Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date              : Wed Apr 21 09:04:07 2021
| Host              : edev running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design            : system_top
| Device            : xczu6eg-ffvc900
| Speed File        : -1  PRODUCTION 1.28 07-24-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3887)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10634)
5. checking no_input_delay (44)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3887)
---------------------------
 There are 1535 register/latch pins with no clock driven by root clock pin: ADC_DATA0_DCLK_p (HIGH)

 There are 815 register/latch pins with no clock driven by root clock pin: ADC_DATA2_DCLK_p (HIGH)

 There are 1535 register/latch pins with no clock driven by root clock pin: ADC_DATA3_DCLK_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC_SCLK (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10634)
----------------------------------------------------
 There are 10634 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.083        0.000                      0                40536        0.013        0.000                      0                40536        0.400        0.000                       0                 15067  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
ADC_DATA1_DCLK_p                      {0.000 1.333}        2.667           374.953         
  clk_out1_62p5_adc_sample_clk_gen_1  {0.000 8.001}        16.002          62.492          
  clkfbout_adc_sample_clk_gen_1       {0.000 4.000}        8.001           124.984         
ADC_DATA4_DCLK_p                      {0.000 1.333}        2.667           374.953         
  clk_out1_62p5_adc_sample_clk_gen    {0.000 8.001}        16.002          62.492          
  clk_out2_62p5_adc_sample_clk_gen    {0.000 8.001}        16.002          62.492          
  clkfbout_adc_sample_clk_gen         {0.000 4.000}        8.001           124.984         
clk_pl_0                              {0.000 5.000}        10.000          100.000         
clk_pl_1                              {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_DATA1_DCLK_p                                                                                                                                                                        0.400        0.000                       0                     1  
  clk_out1_62p5_adc_sample_clk_gen_1       12.268        0.000                      0                 1866        0.024        0.000                      0                 1866        7.726        0.000                       0                   953  
  clkfbout_adc_sample_clk_gen_1                                                                                                                                                         6.502        0.000                       0                     3  
ADC_DATA4_DCLK_p                                                                                                                                                                        0.400        0.000                       0                     1  
  clk_out1_62p5_adc_sample_clk_gen         12.160        0.000                      0                 1866        0.038        0.000                      0                 1866        7.726        0.000                       0                   953  
  clk_out2_62p5_adc_sample_clk_gen         13.303        0.000                      0                  986        0.043        0.000                      0                  986        7.726        0.000                       0                   505  
  clkfbout_adc_sample_clk_gen                                                                                                                                                           6.502        0.000                       0                     3  
clk_pl_0                                    4.083        0.000                      0                35737        0.013        0.000                      0                35737        3.400        0.000                       0                 12607  
clk_pl_1                                   18.514        0.000                      0                   81        0.060        0.000                      0                   81        9.725        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA1_DCLK_p
  To Clock:  ADC_DATA1_DCLK_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DATA1_DCLK_p
Waveform(ns):       { 0.000 1.334 }
Period(ns):         2.667
Sources:            { ADC_DATA1_DCLK_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         2.667       1.417      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       2.667       97.333     MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.333       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out1_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.268ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.454ns (13.125%)  route 3.005ns (86.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 15.890 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.170ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.053     3.295    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.990    15.890    Ad9229Core_b65/sampleClk
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][0]/C
                         clock pessimism             -0.184    15.706    
                         clock uncertainty           -0.071    15.635    
    SLICE_X96Y80         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.563    Ad9229Core_b65/r_reg[parData][12][0]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 12.268    

Slack (MET) :             12.268ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.454ns (13.125%)  route 3.005ns (86.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 15.890 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.170ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.053     3.295    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.990    15.890    Ad9229Core_b65/sampleClk
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][1]/C
                         clock pessimism             -0.184    15.706    
                         clock uncertainty           -0.071    15.635    
    SLICE_X96Y80         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    15.563    Ad9229Core_b65/r_reg[parData][12][1]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 12.268    

Slack (MET) :             12.268ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.454ns (13.125%)  route 3.005ns (86.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 15.890 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.170ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.053     3.295    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.990    15.890    Ad9229Core_b65/sampleClk
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][3]/C
                         clock pessimism             -0.184    15.706    
                         clock uncertainty           -0.071    15.635    
    SLICE_X96Y80         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    15.563    Ad9229Core_b65/r_reg[parData][12][3]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 12.268    

Slack (MET) :             12.268ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.454ns (13.125%)  route 3.005ns (86.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 15.890 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.170ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.053     3.295    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.990    15.890    Ad9229Core_b65/sampleClk
    SLICE_X96Y80         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][6]/C
                         clock pessimism             -0.184    15.706    
                         clock uncertainty           -0.071    15.635    
    SLICE_X96Y80         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    15.563    Ad9229Core_b65/r_reg[parData][12][6]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 12.268    

Slack (MET) :             12.276ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.454ns (13.159%)  route 2.996ns (86.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.113ns = ( 15.889 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.170ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.044     3.286    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.989    15.889    Ad9229Core_b65/sampleClk
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][10]/C
                         clock pessimism             -0.184    15.705    
                         clock uncertainty           -0.071    15.634    
    SLICE_X96Y81         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.562    Ad9229Core_b65/r_reg[parData][12][10]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 12.276    

Slack (MET) :             12.276ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.454ns (13.159%)  route 2.996ns (86.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.113ns = ( 15.889 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.170ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.044     3.286    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.989    15.889    Ad9229Core_b65/sampleClk
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][11]/C
                         clock pessimism             -0.184    15.705    
                         clock uncertainty           -0.071    15.634    
    SLICE_X96Y81         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    15.562    Ad9229Core_b65/r_reg[parData][12][11]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 12.276    

Slack (MET) :             12.276ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.454ns (13.159%)  route 2.996ns (86.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.113ns = ( 15.889 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.170ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.044     3.286    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.989    15.889    Ad9229Core_b65/sampleClk
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][2]/C
                         clock pessimism             -0.184    15.705    
                         clock uncertainty           -0.071    15.634    
    SLICE_X96Y81         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    15.562    Ad9229Core_b65/r_reg[parData][12][2]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 12.276    

Slack (MET) :             12.276ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.454ns (13.159%)  route 2.996ns (86.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.113ns = ( 15.889 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.170ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.044     3.286    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.989    15.889    Ad9229Core_b65/sampleClk
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][4]/C
                         clock pessimism             -0.184    15.705    
                         clock uncertainty           -0.071    15.634    
    SLICE_X96Y81         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    15.562    Ad9229Core_b65/r_reg[parData][12][4]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 12.276    

Slack (MET) :             12.276ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.454ns (13.159%)  route 2.996ns (86.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.113ns = ( 15.889 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.170ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.044     3.286    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.989    15.889    Ad9229Core_b65/sampleClk
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][5]/C
                         clock pessimism             -0.184    15.705    
                         clock uncertainty           -0.071    15.634    
    SLICE_X96Y81         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    15.562    Ad9229Core_b65/r_reg[parData][12][5]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 12.276    

Slack (MET) :             12.276ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][12][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.454ns (13.159%)  route 2.996ns (86.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.113ns = ( 15.889 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.185ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.170ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.183    -0.164    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096    -0.068 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/Q
                         net (fo=1, routed)           0.506     0.438    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[0]
    SLICE_X93Y108        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     0.620 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2/O
                         net (fo=4, routed)           0.446     1.066    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     1.242 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.044     3.286    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    14.648 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    14.876    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.900 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.989    15.889    Ad9229Core_b65/sampleClk
    SLICE_X96Y81         FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][7]/C
                         clock pessimism             -0.184    15.705    
                         clock uncertainty           -0.071    15.634    
    SLICE_X96Y81         FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    15.562    Ad9229Core_b65/r_reg[parData][12][7]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 12.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.096ns (46.154%)  route 0.112ns (53.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.154ns
    Source Clock Delay      (SCD):    -0.055ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.047ns (routing 0.170ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.185ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579     0.579 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.619    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     0.982    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.336    -1.354 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    -1.126    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.102 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.047    -0.055    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y120        FDRE                                         r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     0.014 r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.073     0.087    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X91Y119        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.027     0.114 r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1/O
                         net (fo=1, routed)           0.039     0.153    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X91Y119        FDRE                                         r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.813    -1.632 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257    -1.375    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.347 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         1.193    -0.154    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y119        FDRE                                         r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.230     0.076    
    SLICE_X91Y119        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     0.129    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.157ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.598ns (routing 0.097ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.108ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.598    -0.157    Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X89Y99         FDRE                                         r  Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.118 r  Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.058    -0.060    Ad9229Core_b65/p_8_in[9]
    SLICE_X89Y99         FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.689    -0.214    Ad9229Core_b65/sampleClk
    SLICE_X89Y99         FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/C
                         clock pessimism              0.073    -0.141    
    SLICE_X89Y99         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047    -0.094    Ad9229Core_b65/r_reg[parData][8][9]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[count][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[count][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      0.607ns (routing 0.097ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.108ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.607    -0.148    Ad9229Core_b65/sampleClk
    SLICE_X86Y107        FDRE                                         r  Ad9229Core_b65/r_reg[count][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.109 r  Ad9229Core_b65/r_reg[count][2]/Q
                         net (fo=7, routed)           0.031    -0.078    Ad9229Core_b65/r_reg[count][2]
    SLICE_X86Y108        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.014    -0.064 r  Ad9229Core_b65/r[count][5]_i_1/O
                         net (fo=1, routed)           0.016    -0.048    Ad9229Core_b65/plusOp[5]
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/r_reg[count][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.689    -0.214    Ad9229Core_b65/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/r_reg[count][5]/C
                         clock pessimism              0.080    -0.133    
    SLICE_X86Y108        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046    -0.087    Ad9229Core_b65/r_reg[count][5]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.536%)  route 0.100ns (72.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.163ns
    Clock Pessimism Removal (CPR):    -0.111ns
  Clock Net Delay (Source):      0.592ns (routing 0.097ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.678ns (routing 0.108ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.592    -0.163    Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y99         FDRE                                         r  Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    -0.125 r  Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/Q
                         net (fo=1, routed)           0.100    -0.025    Ad9229Core_b65/p_8_in[5]
    SLICE_X93Y99         FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.678    -0.225    Ad9229Core_b65/sampleClk
    SLICE_X93Y99         FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][5]/C
                         clock pessimism              0.111    -0.114    
    SLICE_X93Y99         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.067    Ad9229Core_b65/r_reg[parData][8][5]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      0.594ns (routing 0.097ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.108ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.594    -0.161    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X92Y94         FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.122 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.029    -0.093    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X92Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014    -0.079 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][3]_i_1__1/O
                         net (fo=15, routed)          0.014    -0.065    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/ADDRA[3]
    SLICE_X92Y94         FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.679    -0.224    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X92Y94         FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][3]/C
                         clock pessimism              0.069    -0.155    
    SLICE_X92Y94         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047    -0.108    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][3]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.080ns (42.781%)  route 0.107ns (57.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.148ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Net Delay (Source):      0.607ns (routing 0.097ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.108ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.607    -0.148    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X91Y119        FDRE                                         r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.108 r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/Q
                         net (fo=7, routed)           0.083    -0.025    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[2]_6[2]
    SLICE_X91Y122        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     0.015 r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__16/O
                         net (fo=1, routed)           0.024     0.039    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X91Y122        FDRE                                         r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.713    -0.190    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y122        FDRE                                         r  Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.137    -0.053    
    SLICE_X91Y122        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.007    Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.062ns (45.255%)  route 0.075ns (54.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.111ns
  Clock Net Delay (Source):      0.603ns (routing 0.097ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.603    -0.152    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X87Y86         FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.112 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.059    -0.053    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X86Y86         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022    -0.031 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__22/O
                         net (fo=1, routed)           0.016    -0.015    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X86Y86         FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.684    -0.219    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X86Y86         FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.111    -0.108    
    SLICE_X86Y86         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.062    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[count][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[count][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.151ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      0.604ns (routing 0.097ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.108ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.604    -0.151    Ad9229Core_b65/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/r_reg[count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.112 r  Ad9229Core_b65/r_reg[count][0]/Q
                         net (fo=9, routed)           0.025    -0.087    Ad9229Core_b65/r_reg[count][0]
    SLICE_X86Y108        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033    -0.054 r  Ad9229Core_b65/r[count][1]_i_1/O
                         net (fo=1, routed)           0.006    -0.048    Ad9229Core_b65/plusOp[1]
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/r_reg[count][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.689    -0.214    Ad9229Core_b65/sampleClk
    SLICE_X86Y108        FDRE                                         r  Ad9229Core_b65/r_reg[count][1]/C
                         clock pessimism              0.069    -0.145    
    SLICE_X86Y108        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047    -0.098    Ad9229Core_b65/r_reg[count][1]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.054ns (37.500%)  route 0.090ns (62.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    -0.111ns
  Clock Net Delay (Source):      0.589ns (routing 0.097ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.108ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.589    -0.166    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X95Y105        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040    -0.126 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.066    -0.060    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[empty]_i_2__4[0]
    SLICE_X96Y105        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014    -0.046 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__21/O
                         net (fo=1, routed)           0.024    -0.022    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X96Y105        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.673    -0.230    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X96Y105        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.111    -0.119    
    SLICE_X96Y105        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.073    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Net Delay (Source):      0.584ns (routing 0.097ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.108ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.460    -0.918 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.772    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.755 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.584    -0.171    Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X95Y96         FDRE                                         r  Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.132 r  Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.066    -0.066    Ad9229Core_b65/p_8_in[4]
    SLICE_X95Y96         FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.772    -1.088 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.922    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.903 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=951, routed)         0.665    -0.238    Ad9229Core_b65/sampleClk
    SLICE_X95Y96         FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][4]/C
                         clock pessimism              0.075    -0.163    
    SLICE_X95Y96         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.117    Ad9229Core_b65/r_reg[parData][8][4]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_62p5_adc_sample_clk_gen_1
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y36   serdes_clock_b65/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         16.002      14.752     MMCM_X0Y1      serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X94Y120  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X94Y120  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X94Y120  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X94Y120  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X94Y120  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X96Y121  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X94Y120  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X94Y120  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_sample_clk_gen_1
  To Clock:  clkfbout_adc_sample_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_sample_clk_gen_1
Waveform(ns):       { 0.000 4.001 }
Period(ns):         8.001
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         8.001       6.502      BUFGCE_X0Y37  serdes_clock_b65/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         8.001       6.751      MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         8.001       6.751      MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       8.001       91.999     MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA4_DCLK_p
  To Clock:  ADC_DATA4_DCLK_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DATA4_DCLK_p
Waveform(ns):       { 0.000 1.334 }
Period(ns):         2.667
Sources:            { ADC_DATA4_DCLK_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         2.667       1.417      MMCM_X0Y0  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       2.667       97.333     MMCM_X0Y0  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y0  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y0  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.333       0.400      MMCM_X0Y0  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y0  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_62p5_adc_sample_clk_gen
  To Clock:  clk_out1_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.298ns (8.524%)  route 3.198ns (91.476%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.221ns = ( 15.781 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.600ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.695     3.344    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.519    15.781    Ad9229Core_b64/sampleClk
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][0]/C
                         clock pessimism             -0.134    15.647    
                         clock uncertainty           -0.071    15.576    
    SLICE_X91Y44         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.504    Ad9229Core_b64/r_reg[parData][4][0]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.298ns (8.524%)  route 3.198ns (91.476%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.221ns = ( 15.781 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.600ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.695     3.344    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.519    15.781    Ad9229Core_b64/sampleClk
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][1]/C
                         clock pessimism             -0.134    15.647    
                         clock uncertainty           -0.071    15.576    
    SLICE_X91Y44         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    15.504    Ad9229Core_b64/r_reg[parData][4][1]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.298ns (8.524%)  route 3.198ns (91.476%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.221ns = ( 15.781 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.600ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.695     3.344    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.519    15.781    Ad9229Core_b64/sampleClk
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][6]/C
                         clock pessimism             -0.134    15.647    
                         clock uncertainty           -0.071    15.576    
    SLICE_X91Y44         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    15.504    Ad9229Core_b64/r_reg[parData][4][6]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.298ns (8.524%)  route 3.198ns (91.476%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.221ns = ( 15.781 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.600ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.695     3.344    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.519    15.781    Ad9229Core_b64/sampleClk
    SLICE_X91Y44         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][7]/C
                         clock pessimism             -0.134    15.647    
                         clock uncertainty           -0.071    15.576    
    SLICE_X91Y44         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    15.504    Ad9229Core_b64/r_reg[parData][4][7]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.298ns (8.675%)  route 3.137ns (91.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 15.779 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.600ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.634     3.283    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.517    15.779    Ad9229Core_b64/sampleClk
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][10]/C
                         clock pessimism             -0.134    15.645    
                         clock uncertainty           -0.071    15.574    
    SLICE_X92Y43         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    15.502    Ad9229Core_b64/r_reg[parData][4][10]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.298ns (8.675%)  route 3.137ns (91.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 15.779 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.600ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.634     3.283    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.517    15.779    Ad9229Core_b64/sampleClk
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][11]/C
                         clock pessimism             -0.134    15.645    
                         clock uncertainty           -0.071    15.574    
    SLICE_X92Y43         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    15.502    Ad9229Core_b64/r_reg[parData][4][11]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.298ns (8.675%)  route 3.137ns (91.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 15.779 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.600ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.634     3.283    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.517    15.779    Ad9229Core_b64/sampleClk
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][2]/C
                         clock pessimism             -0.134    15.645    
                         clock uncertainty           -0.071    15.574    
    SLICE_X92Y43         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    15.502    Ad9229Core_b64/r_reg[parData][4][2]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.298ns (8.675%)  route 3.137ns (91.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 15.779 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.600ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.634     3.283    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.517    15.779    Ad9229Core_b64/sampleClk
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][3]/C
                         clock pessimism             -0.134    15.645    
                         clock uncertainty           -0.071    15.574    
    SLICE_X92Y43         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    15.502    Ad9229Core_b64/r_reg[parData][4][3]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.298ns (8.675%)  route 3.137ns (91.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 15.779 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.600ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.634     3.283    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.517    15.779    Ad9229Core_b64/sampleClk
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][4]/C
                         clock pessimism             -0.134    15.645    
                         clock uncertainty           -0.071    15.574    
    SLICE_X92Y43         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    15.502    Ad9229Core_b64/r_reg[parData][4][4]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.298ns (8.675%)  route 3.137ns (91.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 15.779 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.657ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.600ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.779    -0.152    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X90Y72         FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098    -0.054 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.340     0.286    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X90Y72         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     0.386 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.163     0.549    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X90Y71         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.649 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.634     3.283    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.238    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.262 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.517    15.779    Ad9229Core_b64/sampleClk
    SLICE_X92Y43         FDRE                                         r  Ad9229Core_b64/r_reg[parData][4][5]/C
                         clock pessimism             -0.134    15.645    
                         clock uncertainty           -0.071    15.574    
    SLICE_X92Y43         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    15.502    Ad9229Core_b64/r_reg[parData][4][5]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 12.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.071ns (33.810%)  route 0.139ns (66.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      1.384ns (routing 0.600ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.657ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.607    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     0.970    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    -1.991 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    -1.764    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.740 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.384    -0.356    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X76Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071    -0.285 r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.139    -0.146    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X78Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.674    -0.257    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X78Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                         clock pessimism              0.088    -0.169    
    SLICE_X78Y91         FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.015    -0.184    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.071ns (33.649%)  route 0.140ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      1.384ns (routing 0.600ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.657ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.607    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     0.970    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    -1.991 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    -1.764    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.740 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.384    -0.356    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X76Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071    -0.285 r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.140    -0.145    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X77Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.675    -0.256    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X77Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
                         clock pessimism              0.088    -0.168    
    SLICE_X77Y91         FDRE (Hold_EFF_SLICEM_C_CE)
                                                     -0.016    -0.184    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.071ns (33.491%)  route 0.141ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      1.384ns (routing 0.600ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.657ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.607    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     0.970    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    -1.991 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    -1.764    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.740 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.384    -0.356    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X76Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071    -0.285 r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.141    -0.144    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X77Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.675    -0.256    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X77Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]/C
                         clock pessimism              0.088    -0.168    
    SLICE_X77Y91         FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.015    -0.183    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.071ns (33.649%)  route 0.140ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      1.384ns (routing 0.600ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.657ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.607    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     0.970    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.961    -1.991 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    -1.764    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.740 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.384    -0.356    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X76Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071    -0.285 r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.140    -0.145    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X77Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.959    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.931 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         1.675    -0.256    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X77Y91         FDRE                                         r  Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                         clock pessimism              0.088    -0.168    
    SLICE_X77Y91         FDRE (Hold_FFF_SLICEM_C_CE)
                                                     -0.016    -0.184    Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/syncRst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Net Delay (Source):      0.830ns (routing 0.333ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.368ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.128    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.111 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.830    -0.281    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/sampleClk
    SLICE_X79Y52         FDRE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.242 r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/Q
                         net (fo=1, routed)           0.066    -0.176    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/syncInt
    SLICE_X80Y52         FDRE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/syncRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.248    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.229 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.938    -0.291    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/sampleClk
    SLICE_X80Y52         FDRE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/syncRst_reg/C
                         clock pessimism              0.023    -0.268    
    SLICE_X80Y52         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046    -0.222    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.054ns (36.000%)  route 0.096ns (64.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.262ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      0.849ns (routing 0.333ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.368ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.128    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.111 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.849    -0.262    Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X80Y104        FDRE                                         r  Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040    -0.222 r  Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.080    -0.142    Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X81Y103        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014    -0.128 r  Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__7/O
                         net (fo=1, routed)           0.016    -0.112    Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X81Y103        FDRE                                         r  Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.248    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.229 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.966    -0.263    Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y103        FDRE                                         r  Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.054    -0.209    
    SLICE_X81Y103        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046    -0.163    Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.053ns (40.769%)  route 0.077ns (59.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Net Delay (Source):      0.827ns (routing 0.333ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.368ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.128    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.111 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.827    -0.284    Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y43         FDSE                                         r  Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    -0.245 r  Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/Q
                         net (fo=17, routed)          0.060    -0.185    Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]_0
    SLICE_X78Y43         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    -0.171 r  Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__8/O
                         net (fo=1, routed)           0.017    -0.154    Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X78Y43         FDRE                                         r  Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.248    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.229 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.921    -0.308    Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X78Y43         FDRE                                         r  Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.057    -0.251    
    SLICE_X78Y43         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.205    Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      0.860ns (routing 0.333ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.368ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.128    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.111 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.860    -0.251    Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y67         FDRE                                         r  Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039    -0.212 r  Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.077    -0.135    Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X82Y68         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.024    -0.111 r  Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdAddr][3]_i_1__13/O
                         net (fo=1, routed)           0.010    -0.101    Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/v[rdAddr][3]
    SLICE_X82Y68         FDRE                                         r  Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.248    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.229 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.974    -0.255    Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y68         FDRE                                         r  Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                         clock pessimism              0.054    -0.201    
    SLICE_X82Y68         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.155    Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][15][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Net Delay (Source):      0.818ns (routing 0.333ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.368ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.128    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.111 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.818    -0.293    Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X74Y68         FDRE                                         r  Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y68         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    -0.255 r  Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.074    -0.181    Ad9229Core_b64/p_15_in[11]
    SLICE_X74Y68         FDRE                                         r  Ad9229Core_b64/r_reg[parData][15][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.248    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.229 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.927    -0.302    Ad9229Core_b64/sampleClk
    SLICE_X74Y68         FDRE                                         r  Ad9229Core_b64/r_reg[parData][15][11]/C
                         clock pessimism              0.021    -0.281    
    SLICE_X74Y68         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046    -0.235    Ad9229Core_b64/r_reg[parData][15][11]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][15][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Net Delay (Source):      0.818ns (routing 0.333ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.368ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.128    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.111 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.818    -0.293    Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X74Y68         FDRE                                         r  Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.255 r  Ad9229Core_b64/GEN_DATA[15].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/Q
                         net (fo=1, routed)           0.074    -0.181    Ad9229Core_b64/p_15_in[7]
    SLICE_X74Y68         FDRE                                         r  Ad9229Core_b64/r_reg[parData][15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.248    serdes_clock_b64_b66/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.229 r  serdes_clock_b64_b66/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=951, routed)         0.927    -0.302    Ad9229Core_b64/sampleClk
    SLICE_X74Y68         FDRE                                         r  Ad9229Core_b64/r_reg[parData][15][7]/C
                         clock pessimism              0.021    -0.281    
    SLICE_X74Y68         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046    -0.235    Ad9229Core_b64/r_reg[parData][15][7]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_62p5_adc_sample_clk_gen
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y14  serdes_clock_b64_b66/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         16.002      14.752     MMCM_X0Y0     serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X90Y71  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X90Y72  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X90Y72  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X90Y71  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][5]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][6]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X77Y72  Ad9229Core_b64/r_reg[parData][10][7]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X77Y72  Ad9229Core_b64/r_reg[parData][10][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X77Y72  Ad9229Core_b64/r_reg[parData][10][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X77Y72  Ad9229Core_b64/r_reg[parData][10][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y63  Ad9229Core_b64/r_reg[parData][12][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y66  Ad9229Core_b64/r_reg[parData][12][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y66  Ad9229Core_b64/r_reg[parData][12][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y66  Ad9229Core_b64/r_reg[parData][12][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X82Y69  Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X90Y71  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X90Y72  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X90Y72  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X90Y71  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X77Y72  Ad9229Core_b64/r_reg[parData][10][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X77Y72  Ad9229Core_b64/r_reg[parData][10][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y72  Ad9229Core_b64/r_reg[parData][10][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y81  Ad9229Core_b64/r_reg[parData][11][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen
  To Clock:  clk_out2_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.303ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.324ns (12.671%)  route 2.233ns (87.329%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 16.288 - 16.002 ) 
    Source Clock Delay      (SCD):    0.351ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.277ns (routing 1.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.021ns (routing 1.091ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.277     0.351    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X83Y193        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y193        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.450 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.361     0.811    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X83Y192        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     0.900 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_14__5/O
                         net (fo=14, routed)          1.004     1.904    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRC2
    SLICE_X85Y190        RAMD32 (Prop_C5LUT_SLICEM_RADR2_O)
                                                      0.136     2.040 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMC/O
                         net (fo=1, routed)           0.868     2.908    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[4]
    SLICE_X85Y191        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.021    16.288    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X85Y191        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                         clock pessimism             -0.034    16.254    
                         clock uncertainty           -0.071    16.184    
    SLICE_X85Y191        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    16.211    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 13.303    

Slack (MET) :             13.444ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.379ns (15.552%)  route 2.058ns (84.448%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 16.309 - 16.002 ) 
    Source Clock Delay      (SCD):    0.351ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.277ns (routing 1.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.042ns (routing 1.091ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.277     0.351    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X83Y193        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y193        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.450 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.355     0.805    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X83Y192        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.885 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_16__4/O
                         net (fo=14, routed)          0.991     1.876    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRA0
    SLICE_X85Y190        RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.200     2.076 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMA/O
                         net (fo=1, routed)           0.712     2.788    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[0]
    SLICE_X86Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.042    16.309    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]/C
                         clock pessimism             -0.034    16.275    
                         clock uncertainty           -0.071    16.205    
    SLICE_X86Y195        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    16.232    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.232    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                 13.444    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.384ns (16.347%)  route 1.965ns (83.653%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 16.288 - 16.002 ) 
    Source Clock Delay      (SCD):    0.351ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.277ns (routing 1.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.021ns (routing 1.091ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.277     0.351    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X83Y193        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y193        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.450 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.355     0.805    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X83Y192        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.885 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_16__4/O
                         net (fo=14, routed)          0.992     1.877    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRB0
    SLICE_X85Y190        RAMD32 (Prop_B5LUT_SLICEM_RADR0_O)
                                                      0.205     2.082 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMB/O
                         net (fo=1, routed)           0.618     2.700    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[2]
    SLICE_X85Y191        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.021    16.288    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X85Y191        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
                         clock pessimism             -0.034    16.254    
                         clock uncertainty           -0.071    16.184    
    SLICE_X85Y191        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027    16.211    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.606ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.413ns (19.254%)  route 1.732ns (80.746%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.198ns = ( 16.200 - 16.002 ) 
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.199ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.933ns (routing 1.091ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.248     0.322    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y182        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y182        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.421 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.334     0.755    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X79Y180        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     0.922 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_15__4/O
                         net (fo=14, routed)          0.944     1.866    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRD1
    SLICE_X82Y180        RAMD32 (Prop_D6LUT_SLICEM_RADR1_O)
                                                      0.147     2.013 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMD_D1/O
                         net (fo=1, routed)           0.454     2.467    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[7]
    SLICE_X80Y179        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.933    16.200    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y179        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/C
                         clock pessimism             -0.083    16.117    
                         clock uncertainty           -0.071    16.046    
    SLICE_X80Y179        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027    16.073    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]
  -------------------------------------------------------------------
                         required time                         16.073    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 13.606    

Slack (MET) :             13.606ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.378ns (16.435%)  route 1.922ns (83.565%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.235ns = ( 16.237 - 16.002 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 1.199ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.091ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.176     0.250    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X75Y198        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y198        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.349 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.616     0.965    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X75Y197        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     1.100 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_14__2/O
                         net (fo=14, routed)          0.977     2.077    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRF2
    SLICE_X79Y196        RAMD32 (Prop_F5LUT_SLICEM_RADR2_O)
                                                      0.144     2.221 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMF/O
                         net (fo=1, routed)           0.329     2.550    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[10]
    SLICE_X78Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.970    16.237    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X78Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
                         clock pessimism             -0.037    16.200    
                         clock uncertainty           -0.071    16.129    
    SLICE_X78Y195        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    16.156    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]
  -------------------------------------------------------------------
                         required time                         16.156    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 13.606    

Slack (MET) :             13.645ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.373ns (16.374%)  route 1.905ns (83.626%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.252ns = ( 16.254 - 16.002 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 1.199ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.091ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.176     0.250    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X75Y198        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y198        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.349 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.616     0.965    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X75Y197        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     1.100 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_14__2/O
                         net (fo=14, routed)          0.980     2.080    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRE2
    SLICE_X79Y196        RAMD32 (Prop_E5LUT_SLICEM_RADR2_O)
                                                      0.139     2.219 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAME/O
                         net (fo=1, routed)           0.309     2.528    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[8]
    SLICE_X81Y196        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.987    16.254    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X81Y196        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[8]/C
                         clock pessimism             -0.037    16.217    
                         clock uncertainty           -0.071    16.146    
    SLICE_X81Y196        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    16.173    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[8]
  -------------------------------------------------------------------
                         required time                         16.173    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                 13.645    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.328ns (14.909%)  route 1.872ns (85.091%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.270ns = ( 16.272 - 16.002 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.199ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.091ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.213     0.287    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X83Y175        FDSE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y175        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.384 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/Q
                         net (fo=17, routed)          0.444     0.828    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]_0
    SLICE_X84Y175        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     0.911 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_15/O
                         net (fo=14, routed)          0.927     1.838    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRF1
    SLICE_X85Y181        RAMD32 (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.148     1.986 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMF_D1/O
                         net (fo=1, routed)           0.501     2.487    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[11]
    SLICE_X83Y181        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.005    16.272    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X83Y181        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                         clock pessimism             -0.083    16.189    
                         clock uncertainty           -0.071    16.118    
    SLICE_X83Y181        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    16.145    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]
  -------------------------------------------------------------------
                         required time                         16.145    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.674ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.384ns (17.399%)  route 1.823ns (82.601%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 16.309 - 16.002 ) 
    Source Clock Delay      (SCD):    0.351ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.277ns (routing 1.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.042ns (routing 1.091ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.277     0.351    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X83Y193        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y193        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.450 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.355     0.805    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X83Y192        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     0.885 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_16__4/O
                         net (fo=14, routed)          0.852     1.737    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRF0
    SLICE_X85Y190        RAMD32 (Prop_F5LUT_SLICEM_RADR0_O)
                                                      0.205     1.942 r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMF/O
                         net (fo=1, routed)           0.616     2.558    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[10]
    SLICE_X86Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.042    16.309    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X86Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
                         clock pessimism             -0.034    16.275    
                         clock uncertainty           -0.071    16.205    
    SLICE_X86Y195        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    16.232    Ad9229Core_b66/GEN_DATA[2].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]
  -------------------------------------------------------------------
                         required time                         16.232    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                 13.674    

Slack (MET) :             13.677ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.468ns (21.567%)  route 1.702ns (78.433%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.242ns = ( 16.244 - 16.002 ) 
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.033ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.199ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.977ns (routing 1.091ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.246     0.320    Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X82Y206        FDRE                                         r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y206        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.417 r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.614     1.031    Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X82Y206        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     1.226 r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_15__6/O
                         net (fo=14, routed)          0.595     1.821    Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRF1
    SLICE_X82Y202        RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.176     1.997 r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAMF/O
                         net (fo=1, routed)           0.493     2.490    Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[10]
    SLICE_X81Y202        FDRE                                         r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.977    16.244    Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X81Y202        FDRE                                         r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]/C
                         clock pessimism             -0.033    16.211    
                         clock uncertainty           -0.071    16.140    
    SLICE_X81Y202        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027    16.167    Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[10]
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 13.677    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.349ns (15.678%)  route 1.877ns (84.322%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.235ns = ( 16.237 - 16.002 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 1.199ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.091ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.176     0.250    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X75Y198        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y198        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.349 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.616     0.965    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X75Y197        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     1.100 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/mem_reg_0_15_0_11_i_14__2/O
                         net (fo=14, routed)          0.980     2.080    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/ADDRE2
    SLICE_X79Y196        RAMD32 (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.115     2.195 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/mem_reg_0_15_0_11/RAME_D1/O
                         net (fo=1, routed)           0.281     2.476    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt0[9]
    SLICE_X78Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AG8                                               0.000    16.002 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567    16.569 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.609    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.609 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.972    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    14.011 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    14.243    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.267 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.970    16.237    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X78Y195        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                         clock pessimism             -0.037    16.200    
                         clock uncertainty           -0.071    16.129    
    SLICE_X78Y195        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    16.156    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]
  -------------------------------------------------------------------
                         required time                         16.156    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 13.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[count][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.137ns (routing 0.610ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.680ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.137     0.029    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.068 r  Ad9229Core_b66/r_reg[count][3]/Q
                         net (fo=6, routed)           0.031     0.099    Ad9229Core_b66/r_reg[count][3]
    SLICE_X78Y193        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.119 r  Ad9229Core_b66/r[count][4]_i_1/O
                         net (fo=1, routed)           0.006     0.125    Ad9229Core_b66/plusOp[4]
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.282     0.057    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][4]/C
                         clock pessimism             -0.022     0.035    
    SLICE_X78Y193        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.082    Ad9229Core_b66/r_reg[count][4]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/r_reg[count][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[count][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.053ns
    Source Clock Delay      (SCD):    0.026ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Net Delay (Source):      1.134ns (routing 0.610ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.680ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.134     0.026    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.065 r  Ad9229Core_b66/r_reg[count][5]/Q
                         net (fo=3, routed)           0.027     0.092    Ad9229Core_b66/r_reg[count][5]
    SLICE_X78Y193        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.106 r  Ad9229Core_b66/r[count][5]_i_1/O
                         net (fo=1, routed)           0.016     0.122    Ad9229Core_b66/plusOp[5]
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.278     0.053    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][5]/C
                         clock pessimism             -0.021     0.032    
    SLICE_X78Y193        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.078    Ad9229Core_b66/r_reg[count][5]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.058ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      1.139ns (routing 0.610ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.680ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.139     0.031    Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X77Y185        FDRE                                         r  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y185        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.069 r  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[7]/Q
                         net (fo=1, routed)           0.066     0.135    Ad9229Core_b66/p_6_in[7]
    SLICE_X77Y185        FDRE                                         r  Ad9229Core_b66/r_reg[parData][6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.283     0.058    Ad9229Core_b66/sampleClk
    SLICE_X77Y185        FDRE                                         r  Ad9229Core_b66/r_reg[parData][6][7]/C
                         clock pessimism             -0.015     0.043    
    SLICE_X77Y185        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.090    Ad9229Core_b66/r_reg[parData][6][7]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.114ns (41.155%)  route 0.163ns (58.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.318ns
    Source Clock Delay      (SCD):    0.176ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Net Delay (Source):      1.911ns (routing 1.091ns, distribution 0.820ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.199ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.607    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     0.970    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.961    -1.991 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    -1.759    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.735 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.911     0.176    Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X75Y183        FDRE                                         r  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y183        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.247 r  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.124     0.371    Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X77Y183        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.043     0.414 r  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__9/O
                         net (fo=1, routed)           0.039     0.453    Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X77Y183        FDRE                                         r  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702     0.702 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.752    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.752 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.169    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.384    -2.215 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    -1.954    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.926 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         2.244     0.318    Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X77Y183        FDRE                                         r  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.037     0.355    
    SLICE_X77Y183        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     0.408    Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      1.099ns (routing 0.610ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.680ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.099    -0.009    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y195        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y195        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.028 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.054     0.082    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X74Y194        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     0.106 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdAddr][3]_i_1__0/O
                         net (fo=1, routed)           0.010     0.116    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/v[rdAddr][3]
    SLICE_X74Y194        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.250     0.025    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y194        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                         clock pessimism             -0.003     0.022    
    SLICE_X74Y194        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.068    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.079ns
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Net Delay (Source):      1.153ns (routing 0.610ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.680ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.153     0.045    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X83Y181        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.084 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/Q
                         net (fo=1, routed)           0.076     0.160    Ad9229Core_b66/p_7_in[3]
    SLICE_X83Y181        FDRE                                         r  Ad9229Core_b66/r_reg[parData][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.304     0.079    Ad9229Core_b66/sampleClk
    SLICE_X83Y181        FDRE                                         r  Ad9229Core_b66/r_reg[parData][7][3]/C
                         clock pessimism             -0.017     0.062    
    SLICE_X83Y181        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.109    Ad9229Core_b66/r_reg[parData][7][3]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.065ns
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      1.145ns (routing 0.610ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.680ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.145     0.037    Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X82Y203        FDRE                                         r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y203        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.075 r  Ad9229Core_b66/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[3]/Q
                         net (fo=1, routed)           0.074     0.149    Ad9229Core_b66/p_1_in[3]
    SLICE_X82Y203        FDRE                                         r  Ad9229Core_b66/r_reg[parData][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.290     0.065    Ad9229Core_b66/sampleClk
    SLICE_X82Y203        FDRE                                         r  Ad9229Core_b66/r_reg[parData][1][3]/C
                         clock pessimism             -0.016     0.049    
    SLICE_X82Y203        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.095    Ad9229Core_b66/r_reg[parData][1][3]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns
    Source Clock Delay      (SCD):    -0.011ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Net Delay (Source):      1.097ns (routing 0.610ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.680ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.097    -0.011    Ad9229Core_b66/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X76Y202        FDRE                                         r  Ad9229Core_b66/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y202        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.027 r  Ad9229Core_b66/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[8]/Q
                         net (fo=1, routed)           0.074     0.101    Ad9229Core_b66/s_parData[0][8]
    SLICE_X76Y202        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.236     0.011    Ad9229Core_b66/sampleClk
    SLICE_X76Y202        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][8]/C
                         clock pessimism             -0.010     0.001    
    SLICE_X76Y202        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.047    Ad9229Core_b66/r_reg[parData][0][8]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/r_reg[count][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[count][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.077ns (70.642%)  route 0.032ns (29.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.137ns (routing 0.610ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.680ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.137     0.029    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.068 r  Ad9229Core_b66/r_reg[count][7]/Q
                         net (fo=3, routed)           0.026     0.094    Ad9229Core_b66/r_reg[count][7]
    SLICE_X78Y193        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.038     0.132 r  Ad9229Core_b66/r[count][8]_i_2/O
                         net (fo=1, routed)           0.006     0.138    Ad9229Core_b66/plusOp[8]
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.282     0.057    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][8]/C
                         clock pessimism             -0.022     0.035    
    SLICE_X78Y193        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.082    Ad9229Core_b66/r_reg[count][8]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[count][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.364%)  route 0.048ns (43.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.137ns (routing 0.610ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.680ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.287     0.287 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.327    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.327 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.530    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.803    -1.273 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -1.125    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.108 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.137     0.029    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.068 r  Ad9229Core_b66/r_reg[count][3]/Q
                         net (fo=6, routed)           0.031     0.099    Ad9229Core_b66/r_reg[count][3]
    SLICE_X78Y193        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.122 r  Ad9229Core_b66/r[count][3]_i_1/O
                         net (fo=1, routed)           0.017     0.139    Ad9229Core_b66/plusOp[3]
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG8                                               0.000     0.000 r  ADC_DATA4_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b64_b66/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  serdes_clock_b64_b66/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.442    serdes_clock_b64_b66/inst/clkin1_ibufds/OUT
    AG8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  serdes_clock_b64_b66/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.672    serdes_clock_b64_b66/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.413 r  serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -1.244    serdes_clock_b64_b66/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.225 r  serdes_clock_b64_b66/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=503, routed)         1.282     0.057    Ad9229Core_b66/sampleClk
    SLICE_X78Y193        FDRE                                         r  Ad9229Core_b66/r_reg[count][3]/C
                         clock pessimism             -0.022     0.035    
    SLICE_X78Y193        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.081    Ad9229Core_b66/r_reg[count][3]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_62p5_adc_sample_clk_gen
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y8    serdes_clock_b64_b66/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         16.002      14.752     MMCM_X0Y0      serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X77Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]/C
Min Period        n/a     FDSE/C              n/a            0.550         16.002      15.452     SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         8.001       7.726      SLICE_X74Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y182  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y182  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y182  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y180  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdRdy]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y180  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y180  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X76Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y180  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y180  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X75Y183  Ad9229Core_b66/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_sample_clk_gen
  To Clock:  clkfbout_adc_sample_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_sample_clk_gen
Waveform(ns):       { 0.000 4.001 }
Period(ns):         8.001
Sources:            { serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         8.001       6.502      BUFGCE_X0Y20  serdes_clock_b64_b66/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         8.001       6.751      MMCM_X0Y0     serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         8.001       6.751      MMCM_X0Y0     serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       8.001       91.999     MMCM_X0Y0     serdes_clock_b64_b66/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[10]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.215ns (4.630%)  route 4.429ns (95.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.604ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.863     2.023    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X24Y185        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.122 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/Q
                         net (fo=42, routed)          1.968     4.090    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc[1]
    SLICE_X39Y77         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.206 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[10]_INST_0/O
                         net (fo=5, routed)           2.461     6.667    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[10]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.097    11.982    
                         clock uncertainty           -0.160    11.822    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[10])
                                                     -1.072    10.750    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DWE
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 2.086ns (45.656%)  route 2.483ns (54.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.604ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       2.032     2.192    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.198 f  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.366     5.564    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/jtaglocked_i
    SLICE_X45Y154        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     5.644 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/inst_sysmon_i_2/O
                         net (fo=1, routed)           1.117     6.761    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/DWE
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.283    12.168    
                         clock uncertainty           -0.160    12.008    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DWE)
                                                     -1.110    10.898    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[9]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.199ns (4.598%)  route 4.129ns (95.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.604ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.863     2.023    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X24Y185        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.122 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/Q
                         net (fo=42, routed)          1.908     4.030    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc[1]
    SLICE_X39Y77         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     4.130 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[9]_INST_0/O
                         net (fo=5, routed)           2.221     6.351    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[9]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.097    11.982    
                         clock uncertainty           -0.160    11.822    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[9])
                                                     -1.164    10.658    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.658    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[4]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.755ns (16.342%)  route 3.865ns (83.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.604ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.648     1.808    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      0.641     2.449 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[4]
                         net (fo=1, routed)           2.021     4.470    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[4]
    SLICE_X18Y180        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     4.584 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[4]_INST_0/O
                         net (fo=5, routed)           1.844     6.428    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[4]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.088    11.973    
                         clock uncertainty           -0.160    11.813    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[4])
                                                     -1.077    10.736    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[12]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.278ns (6.665%)  route 3.893ns (93.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.604ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.863     2.023    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X24Y185        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.122 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/Q
                         net (fo=42, routed)          1.693     3.815    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc[1]
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     3.994 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[12]_INST_0/O
                         net (fo=6, routed)           2.200     6.194    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[12]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.097    11.982    
                         clock uncertainty           -0.160    11.822    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[12])
                                                     -1.275    10.547    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.547    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.278ns (6.673%)  route 3.888ns (93.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.604ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.863     2.023    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X24Y185        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.122 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[1]/Q
                         net (fo=42, routed)          1.709     3.831    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc[1]
    SLICE_X36Y78         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.010 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[15]_INST_0/O
                         net (fo=6, routed)           2.179     6.189    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[15]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.097    11.982    
                         clock uncertainty           -0.160    11.822    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[15])
                                                     -1.276    10.546    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DEN
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 2.086ns (50.705%)  route 2.028ns (49.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.604ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       2.032     2.192    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.198 f  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.085     5.283    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/D[7]
    SLICE_X54Y155        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.363 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon_i_1/O
                         net (fo=1, routed)           0.943     6.306    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/DEN
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.283    12.168    
                         clock uncertainty           -0.160    12.008    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DEN)
                                                     -1.230    10.778    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.552ns (13.295%)  route 3.600ns (86.705%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.604ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.546ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.895     2.055    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X21Y189        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y189        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.151 f  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.747     2.898    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X33Y181        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.197     3.095 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0_i_6/O
                         net (fo=4, routed)           0.489     3.584    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/w_transfer_en
    SLICE_X37Y171        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     3.763 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.593     4.356    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X24Y186        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.436 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.771     6.207    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/maxigp0_wready
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.454    11.584    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.088    11.672    
                         clock uncertainty           -0.160    11.512    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.809    10.703    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.703    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[7]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.274ns (6.782%)  route 3.766ns (93.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.604ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.863     2.023    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X24Y185        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.119 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=45, routed)          1.732     3.851    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc[0]
    SLICE_X36Y79         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     4.029 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[7]_INST_0/O
                         net (fo=5, routed)           2.034     6.063    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[7]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.097    11.982    
                         clock uncertainty           -0.160    11.822    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[7])
                                                     -1.234    10.588    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.588    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[6]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.196ns (4.933%)  route 3.777ns (95.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.604ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.546ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.863     2.023    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X24Y185        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.119 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i_reg[0]/Q
                         net (fo=45, routed)          1.775     3.894    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_enc[0]
    SLICE_X36Y78         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     3.994 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[6]_INST_0/O
                         net (fo=5, routed)           2.002     5.996    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[6]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.755    11.885    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.097    11.982    
                         clock uncertainty           -0.160    11.822    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[6])
                                                     -1.244    10.578    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  4.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.071ns (28.175%)  route 0.181ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.503ns (routing 0.546ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.604ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.503     1.633    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X47Y23         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.704 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1063]/Q
                         net (fo=10, routed)          0.181     1.885    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIA0
    SLICE_X44Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.780     1.940    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X44Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA/CLK
                         clock pessimism             -0.147     1.793    
    SLICE_X44Y26         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     1.872    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1185]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_149/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.072ns (29.508%)  route 0.172ns (70.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.484ns (routing 0.546ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.604ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.484     1.614    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X38Y63         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.686 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1185]/Q
                         net (fo=1, routed)           0.172     1.858    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_149/DIE0
    SLICE_X40Y65         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_149/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.744     1.904    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_149/WCLK
    SLICE_X40Y65         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_149/RAME/CLK
                         clock pessimism             -0.142     1.762    
    SLICE_X40Y65         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     1.843    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_149/RAME
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.074ns (45.963%)  route 0.087ns (54.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.865ns (routing 0.310ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.351ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       0.865     0.958    MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/m_axi_sg_aclk
    SLICE_X45Y60         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.997 r  MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]/Q
                         net (fo=7, routed)           0.071     1.068    MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0]
    SLICE_X45Y59         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.103 r  MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.119    MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt[5]
    SLICE_X45Y59         FDSE                                         r  MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.009     1.125    MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/m_axi_sg_aclk
    SLICE_X45Y59         FDSE                                         r  MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]/C
                         clock pessimism             -0.067     1.058    
    SLICE_X45Y59         FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.104    MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.071ns (27.413%)  route 0.188ns (72.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.505ns (routing 0.546ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.604ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.505     1.635    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y10         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.706 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/Q
                         net (fo=1, routed)           0.188     1.894    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIE0
    SLICE_X49Y8          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.784     1.944    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X49Y8          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/CLK
                         clock pessimism             -0.147     1.797    
    SLICE_X49Y8          RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     1.878    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.683ns (routing 0.546ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.604ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.683     1.813    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X12Y193        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.883 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.119     2.002    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/skid_buffer_reg[1][0]
    SLICE_X13Y193        SRL16E                                       r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.967     2.127    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X13Y193        SRL16E                                       r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.156     1.971    
    SLICE_X13Y193        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.015     1.986    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.071ns (27.519%)  route 0.187ns (72.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.494ns (routing 0.546ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.604ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.494     1.624    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X45Y22         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.695 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][5]/Q
                         net (fo=1, routed)           0.187     1.882    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG1
    SLICE_X46Y21         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.789     1.949    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X46Y21         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/CLK
                         clock pessimism             -0.147     1.802    
    SLICE_X46Y21         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     1.865    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.507ns (routing 0.546ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.604ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.507     1.637    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y1          FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     1.708 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.182     1.890    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.767     1.927    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.147     1.780    
    SLICE_X40Y3          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.873    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.507ns (routing 0.546ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.604ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.507     1.637    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y1          FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     1.708 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.182     1.890    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.767     1.927    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.147     1.780    
    SLICE_X40Y3          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.873    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.507ns (routing 0.546ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.604ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.507     1.637    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y1          FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     1.708 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.182     1.890    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.767     1.927    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.147     1.780    
    SLICE_X40Y3          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.873    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.507ns (routing 0.546ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.604ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.507     1.637    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y1          FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     1.708 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.182     1.890    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12607, routed)       1.767     1.927    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X40Y3          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.147     1.780    
    SLICE_X40Y3          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.873    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X7Y1    MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X7Y1    MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X5Y9    MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X5Y9    MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       18.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.289ns (23.983%)  route 0.916ns (76.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 21.073 - 20.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.207ns, distribution 0.894ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.185ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.101     1.261    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.358 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.229     1.587    RstCnt_reg[11]
    SLICE_X44Y140        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     1.738 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.105     1.843    RstCnt[15]_i_3_n_0
    SLICE_X44Y139        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.884 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.582     2.466    RstCnt[15]_i_1_n_0
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.942    21.073    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[13]/C
                         clock pessimism              0.159    21.232    
                         clock uncertainty           -0.209    21.023    
    SLICE_X45Y140        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    20.980    RstCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         20.980    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.289ns (23.983%)  route 0.916ns (76.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 21.073 - 20.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.207ns, distribution 0.894ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.185ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.101     1.261    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.358 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.229     1.587    RstCnt_reg[11]
    SLICE_X44Y140        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     1.738 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.105     1.843    RstCnt[15]_i_3_n_0
    SLICE_X44Y139        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.884 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.582     2.466    RstCnt[15]_i_1_n_0
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.942    21.073    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[14]/C
                         clock pessimism              0.159    21.232    
                         clock uncertainty           -0.209    21.023    
    SLICE_X45Y140        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    20.980    RstCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         20.980    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.289ns (23.983%)  route 0.916ns (76.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 21.073 - 20.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.207ns, distribution 0.894ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.185ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.101     1.261    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     1.358 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.229     1.587    RstCnt_reg[11]
    SLICE_X44Y140        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     1.738 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.105     1.843    RstCnt[15]_i_3_n_0
    SLICE_X44Y139        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.884 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.582     2.466    RstCnt[15]_i_1_n_0
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.942    21.073    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[15]/C
                         clock pessimism              0.159    21.232    
                         clock uncertainty           -0.209    21.023    
    SLICE_X45Y140        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    20.980    RstCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         20.980    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.730ns  (required time - arrival time)
  Source:                 RstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.434ns (41.973%)  route 0.600ns (58.027%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 21.073 - 20.000 ) 
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.207ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.185ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.115     1.275    Clk
    SLICE_X44Y139        FDRE                                         r  RstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.373 r  RstCnt_reg[0]/Q
                         net (fo=3, routed)           0.541     1.914    RstCnt_reg[0]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.105 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.133    RstCnt_reg[8]_i_1_n_0
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.278 r  RstCnt_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.031     2.309    p_0_in__0[14]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.942    21.073    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[14]/C
                         clock pessimism              0.148    21.221    
                         clock uncertainty           -0.209    21.012    
    SLICE_X45Y140        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    21.039    RstCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 18.730    

Slack (MET) :             18.745ns  (required time - arrival time)
  Source:                 RstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.418ns (41.021%)  route 0.601ns (58.979%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 21.073 - 20.000 ) 
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.207ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.185ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.115     1.275    Clk
    SLICE_X44Y139        FDRE                                         r  RstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.373 r  RstCnt_reg[0]/Q
                         net (fo=3, routed)           0.541     1.914    RstCnt_reg[0]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.105 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.133    RstCnt_reg[8]_i_1_n_0
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.262 r  RstCnt_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.032     2.294    p_0_in__0[15]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.942    21.073    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[15]/C
                         clock pessimism              0.148    21.221    
                         clock uncertainty           -0.209    21.012    
    SLICE_X45Y140        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    21.039    RstCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                 18.745    

Slack (MET) :             18.766ns  (required time - arrival time)
  Source:                 RstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.393ns (39.537%)  route 0.601ns (60.463%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 21.069 - 20.000 ) 
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.207ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.185ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.115     1.275    Clk
    SLICE_X44Y139        FDRE                                         r  RstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.373 r  RstCnt_reg[0]/Q
                         net (fo=3, routed)           0.541     1.914    RstCnt_reg[0]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.105 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.133    RstCnt_reg[8]_i_1_n_0
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.237 r  RstCnt_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.032     2.269    p_0_in__0[12]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.938    21.069    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[12]/C
                         clock pessimism              0.148    21.217    
                         clock uncertainty           -0.209    21.008    
    SLICE_X45Y140        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    21.035    RstCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.035    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 18.766    

Slack (MET) :             18.767ns  (required time - arrival time)
  Source:                 RstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.398ns (39.920%)  route 0.599ns (60.080%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 21.073 - 20.000 ) 
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.207ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.185ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.115     1.275    Clk
    SLICE_X44Y139        FDRE                                         r  RstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.373 r  RstCnt_reg[0]/Q
                         net (fo=3, routed)           0.541     1.914    RstCnt_reg[0]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.105 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.133    RstCnt_reg[8]_i_1_n_0
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     2.242 r  RstCnt_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.030     2.272    p_0_in__0[13]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.942    21.073    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[13]/C
                         clock pessimism              0.148    21.221    
                         clock uncertainty           -0.209    21.012    
    SLICE_X45Y140        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    21.039    RstCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 18.767    

Slack (MET) :             18.774ns  (required time - arrival time)
  Source:                 RstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.386ns (39.148%)  route 0.600ns (60.852%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 21.069 - 20.000 ) 
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.207ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.185ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.115     1.275    Clk
    SLICE_X44Y139        FDRE                                         r  RstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.373 r  RstCnt_reg[0]/Q
                         net (fo=3, routed)           0.541     1.914    RstCnt_reg[0]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.105 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.133    RstCnt_reg[8]_i_1_n_0
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.230 r  RstCnt_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.031     2.261    p_0_in__0[10]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.938    21.069    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[10]/C
                         clock pessimism              0.148    21.217    
                         clock uncertainty           -0.209    21.008    
    SLICE_X45Y140        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    21.035    RstCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.035    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                 18.774    

Slack (MET) :             18.784ns  (required time - arrival time)
  Source:                 RstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.375ns (38.422%)  route 0.601ns (61.578%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 21.069 - 20.000 ) 
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.207ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.185ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.115     1.275    Clk
    SLICE_X44Y139        FDRE                                         r  RstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.373 r  RstCnt_reg[0]/Q
                         net (fo=3, routed)           0.541     1.914    RstCnt_reg[0]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.105 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.133    RstCnt_reg[8]_i_1_n_0
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.219 r  RstCnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.032     2.251    p_0_in__0[11]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.938    21.069    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/C
                         clock pessimism              0.148    21.217    
                         clock uncertainty           -0.209    21.008    
    SLICE_X45Y140        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    21.035    RstCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.035    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 18.784    

Slack (MET) :             18.800ns  (required time - arrival time)
  Source:                 RstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.361ns (37.604%)  route 0.599ns (62.396%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 21.069 - 20.000 ) 
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.115ns (routing 0.207ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.185ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          1.115     1.275    Clk
    SLICE_X44Y139        FDRE                                         r  RstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.373 r  RstCnt_reg[0]/Q
                         net (fo=3, routed)           0.541     1.914    RstCnt_reg[0]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.105 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.133    RstCnt_reg[8]_i_1_n_0
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.205 r  RstCnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.030     2.235    p_0_in__0[9]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.938    21.069    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[9]/C
                         clock pessimism              0.148    21.217    
                         clock uncertainty           -0.209    21.008    
    SLICE_X45Y140        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    21.035    RstCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.035    
                         arrival time                          -2.235    
  -------------------------------------------------------------------
                         slack                                 18.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 RstCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.638ns (routing 0.120ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.688 r  RstCnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.737    RstCnt_reg[10]
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.754 r  RstCnt_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.007     0.761    p_0_in__0[10]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.638     0.754    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[10]/C
                         clock pessimism             -0.099     0.655    
    SLICE_X45Y140        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.701    RstCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.120ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.688 r  RstCnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.737    RstCnt_reg[2]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.754 r  RstCnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.761    p_0_in__0[2]
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.639     0.755    Clk
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[2]/C
                         clock pessimism             -0.100     0.655    
    SLICE_X45Y139        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.701    RstCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 RstCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.559ns (routing 0.106ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.120ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.559     0.652    Clk
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.691 r  RstCnt_reg[8]/Q
                         net (fo=2, routed)           0.050     0.741    RstCnt_reg[8]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.758 r  RstCnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.765    p_0_in__0[8]
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.643     0.759    Clk
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[8]/C
                         clock pessimism             -0.101     0.658    
    SLICE_X45Y139        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.704    RstCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.638ns (routing 0.120ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.688 r  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.738    RstCnt_reg[11]
    SLICE_X45Y140        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.755 r  RstCnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.007     0.762    p_0_in__0[11]
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.638     0.754    Clk
    SLICE_X45Y140        FDRE                                         r  RstCnt_reg[11]/C
                         clock pessimism             -0.099     0.655    
    SLICE_X45Y140        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.701    RstCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 RstCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.120ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.688 r  RstCnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.738    RstCnt_reg[3]
    SLICE_X45Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.755 r  RstCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.762    p_0_in__0[3]
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.639     0.755    Clk
    SLICE_X45Y139        FDRE                                         r  RstCnt_reg[3]/C
                         clock pessimism             -0.100     0.655    
    SLICE_X45Y139        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.701    RstCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 LedCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.120ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X43Y142        FDRE                                         r  LedCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.687 r  LedCount_reg[17]/Q
                         net (fo=1, routed)           0.051     0.738    LedCount_reg_n_0_[17]
    SLICE_X43Y142        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.756 r  LedCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.763    LedCount_reg[16]_i_1_n_14
    SLICE_X43Y142        FDRE                                         r  LedCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.639     0.755    Clk
    SLICE_X43Y142        FDRE                                         r  LedCount_reg[17]/C
                         clock pessimism             -0.100     0.655    
    SLICE_X43Y142        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.701    LedCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 LedCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.557ns (routing 0.106ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.120ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.557     0.650    Clk
    SLICE_X43Y140        FDRE                                         r  LedCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.688 r  LedCount_reg[1]/Q
                         net (fo=1, routed)           0.051     0.739    LedCount_reg_n_0_[1]
    SLICE_X43Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.757 r  LedCount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.764    LedCount_reg[0]_i_1_n_14
    SLICE_X43Y140        FDRE                                         r  LedCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.640     0.756    Clk
    SLICE_X43Y140        FDRE                                         r  LedCount_reg[1]/C
                         clock pessimism             -0.100     0.656    
    SLICE_X43Y140        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.702    LedCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 LedCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.120ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X43Y141        FDRE                                         r  LedCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.687 r  LedCount_reg[9]/Q
                         net (fo=1, routed)           0.051     0.738    LedCount_reg_n_0_[9]
    SLICE_X43Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.756 r  LedCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.763    LedCount_reg[8]_i_1_n_14
    SLICE_X43Y141        FDRE                                         r  LedCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.639     0.755    Clk
    SLICE_X43Y141        FDRE                                         r  LedCount_reg[9]/C
                         clock pessimism             -0.100     0.655    
    SLICE_X43Y141        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.701    LedCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.120ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X43Y141        FDRE                                         r  LedCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.687 r  LedCount_reg[10]/Q
                         net (fo=1, routed)           0.054     0.741    LedCount_reg_n_0_[10]
    SLICE_X43Y141        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.760 r  LedCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.767    LedCount_reg[8]_i_1_n_13
    SLICE_X43Y141        FDRE                                         r  LedCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.639     0.755    Clk
    SLICE_X43Y141        FDRE                                         r  LedCount_reg[10]/C
                         clock pessimism             -0.100     0.655    
    SLICE_X43Y141        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.701    LedCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.556ns (routing 0.106ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.120ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.556     0.649    Clk
    SLICE_X43Y142        FDRE                                         r  LedCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.687 r  LedCount_reg[18]/Q
                         net (fo=1, routed)           0.054     0.741    LedCount_reg_n_0_[18]
    SLICE_X43Y142        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.760 r  LedCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.767    LedCount_reg[16]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  LedCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y55        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=41, routed)          0.639     0.755    Clk
    SLICE_X43Y142        FDRE                                         r  LedCount_reg[18]/C
                         clock pessimism             -0.100     0.655    
    SLICE_X43Y142        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.701    LedCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y140  LedCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y141  LedCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y141  LedCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y141  LedCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y141  LedCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y141  LedCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y141  LedCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y142  LedCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y142  LedCount_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X43Y142  LedCount_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y140  LedCount_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y141  LedCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y141  LedCount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y141  LedCount_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y141  LedCount_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y142  LedCount_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y142  LedCount_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y142  LedCount_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X43Y142  LedCount_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X44Y139  RstCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X45Y140  RstCnt_reg[10]/C



