{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585415786978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585415787041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 13:16:25 2020 " "Processing started: Sat Mar 28 13:16:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585415787041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415787041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415787042 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415806444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585415807621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585415807622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/de10_standard_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/de10_standard_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS " "Found entity 1: DE10_Standard_QSYS" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415893509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415893509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415895009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415895009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415895688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415895688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_irq_mapper " "Found entity 1: DE10_Standard_QSYS_irq_mapper" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415896348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415896348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415898123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415898123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415898478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415898478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415898809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415898809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415899023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415899023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415899233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415899233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415899558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415899558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415899865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415899865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415900438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415900438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415901224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415901224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415901603 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415901603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415901603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415901839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415901839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415902058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415902058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415902218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415902218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415902423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415902423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415902540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415902540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415902729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415902729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415902829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415902829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415902949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415902949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415903043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415903148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415903289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415903528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415903648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903858 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903858 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903858 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903858 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415903858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415903858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415904494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415904508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415904508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415904975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415904975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415905138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415905158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415905158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415905309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415905309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415905539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415905539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415905728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415905728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415905919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415905919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906178 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415906178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415906343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415906473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415906476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906503 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_007 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_007" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415906503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415906679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415906688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906728 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_004" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415906728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415906843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415906848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906873 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_003 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_003" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415906873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415906873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415907008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415907008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907028 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_002" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415907028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415907138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415907138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907179 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_001" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415907179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Standard_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415907248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Standard_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10_Standard_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585415907258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907293 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_mm_interconnect_0_router " "Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415907293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415907473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415907579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415907743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415907888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415907888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_timer " "Found entity 1: DE10_Standard_QSYS_timer" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415908169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415908169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_sysid_qsys " "Found entity 1: DE10_Standard_QSYS_sysid_qsys" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415908308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415908308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_sdram_input_efifo_module " "Found entity 1: DE10_Standard_QSYS_sdram_input_efifo_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415908598 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_sdram " "Found entity 2: DE10_Standard_QSYS_sdram" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415908598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415908598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_Standard_QSYS_sdram_test_component.v(236) " "Verilog HDL warning at DE10_Standard_QSYS_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1585415908758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_Standard_QSYS_sdram_test_component.v(237) " "Verilog HDL warning at DE10_Standard_QSYS_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1585415908758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_sdram_test_component_ram_module " "Found entity 1: DE10_Standard_QSYS_sdram_test_component_ram_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415908793 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_sdram_test_component " "Found entity 2: DE10_Standard_QSYS_sdram_test_component" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415908793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415908793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_pll_0 " "Found entity 1: DE10_Standard_QSYS_pll_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415908978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415908978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_pll " "Found entity 1: DE10_Standard_QSYS_pll" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415909138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415909138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_onchip_memory2 " "Found entity 1: DE10_Standard_QSYS_onchip_memory2" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415909273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415909273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0 " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415909403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415909403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module " "Found entity 3: DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_Standard_QSYS_nios2_gen2_0_cpu " "Found entity 27: DE10_Standard_QSYS_nios2_gen2_0_cpu" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415916344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415916538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415916678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415916818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415916939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415916939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415917139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415917139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_key " "Found entity 1: DE10_Standard_QSYS_key" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415917318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415917318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/de10_standard_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE10_Standard_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415917538 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Standard_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE10_Standard_QSYS_jtag_uart_scfifo_w" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415917538 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Standard_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE10_Standard_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415917538 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Standard_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE10_Standard_QSYS_jtag_uart_scfifo_r" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415917538 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Standard_QSYS_jtag_uart " "Found entity 5: DE10_Standard_QSYS_jtag_uart" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415917538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415917538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_qsys/synthesis/submodules/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-JPD " "Found design unit 1: vga-JPD" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415927258 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415927258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415927258 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(318) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1585415927653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(328) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1585415927653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(338) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1585415927653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Standard_QSYS_sdram.v(682) " "Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1585415927668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_nios_test.v 1 1 " "Using design file sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Nios_Test " "Found entity 1: SDRAM_Nios_Test" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415930833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1585415930833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_Nios_Test " "Elaborating entity \"SDRAM_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585415931278 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR sdram_nios_test.v(21) " "Output port \"LEDR\" at sdram_nios_test.v(21) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 sdram_nios_test.v(24) " "Output port \"HEX0\" at sdram_nios_test.v(24) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 sdram_nios_test.v(25) " "Output port \"HEX1\" at sdram_nios_test.v(25) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 sdram_nios_test.v(26) " "Output port \"HEX2\" at sdram_nios_test.v(26) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 sdram_nios_test.v(27) " "Output port \"HEX3\" at sdram_nios_test.v(27) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 sdram_nios_test.v(28) " "Output port \"HEX4\" at sdram_nios_test.v(28) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 sdram_nios_test.v(29) " "Output port \"HEX5\" at sdram_nios_test.v(29) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N sdram_nios_test.v(48) " "Output port \"TD_RESET_N\" at sdram_nios_test.v(48) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT sdram_nios_test.v(65) " "Output port \"AUD_DACDAT\" at sdram_nios_test.v(65) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK sdram_nios_test.v(67) " "Output port \"AUD_XCK\" at sdram_nios_test.v(67) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST sdram_nios_test.v(76) " "Output port \"ADC_CONVST\" at sdram_nios_test.v(76) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN sdram_nios_test.v(77) " "Output port \"ADC_DIN\" at sdram_nios_test.v(77) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK sdram_nios_test.v(79) " "Output port \"ADC_SCLK\" at sdram_nios_test.v(79) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931359 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK sdram_nios_test.v(82) " "Output port \"FPGA_I2C_SCLK\" at sdram_nios_test.v(82) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931368 "|SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD sdram_nios_test.v(88) " "Output port \"IRDA_TXD\" at sdram_nios_test.v(88) has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585415931368 "|SDRAM_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS DE10_Standard_QSYS:u0 " "Elaborating entity \"DE10_Standard_QSYS\" for hierarchy \"DE10_Standard_QSYS:u0\"" {  } { { "sdram_nios_test.v" "u0" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415932373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga DE10_Standard_QSYS:u0\|vga:ele8307_vga_0 " "Elaborating entity \"vga\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "ele8307_vga_0" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415932882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FIFO_DC DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Elaborating entity \"LPM_FIFO_DC\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "FIFO_OUT" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415934153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415934353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 8 " "Parameter \"LPM_WIDTHU\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FIFO_DC " "Parameter \"LPM_TYPE\" = \"LPM_FIFO_DC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415934384 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585415934384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO " "Elaborating entity \"dcfifo\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\"" {  } { { "lpm_fifo_dc.tdf" "myFIFO" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415942128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\", which is child of megafunction instantiation \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\"" {  } { { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415942328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h1r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h1r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h1r1 " "Found entity 1: dcfifo_h1r1" {  } { { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415943338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415943338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h1r1 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated " "Elaborating entity \"dcfifo_h1r1\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415943399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415944078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415944078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_h1r1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415944209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415945644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415945644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_h1r1.tdf" "rdptr_g1p" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415945709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415946553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415946553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_h1r1.tdf" "wrptr_g1p" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415946634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26d1 " "Found entity 1: altsyncram_26d1" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415947368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415947368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26d1 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram " "Elaborating entity \"altsyncram_26d1\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\"" {  } { { "db/dcfifo_h1r1.tdf" "fifo_ram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415947444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415948319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415948319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_h1r1.tdf" "rs_brp" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415948434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_mc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415949138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415949138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_h1r1.tdf" "rs_dgwp" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415949238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415949629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415949629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe13" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_mc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415949713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415950413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415950413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_h1r1.tdf" "ws_dgrp" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415950498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415951013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415951013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe15" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415951178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415952268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415952268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_h1r1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415952418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415953351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415953351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_h1r1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415953568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415954631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415954631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_1v5:rdfull_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|cmpr_1v5:rdfull_eq_comp\"" {  } { { "db/dcfifo_h1r1.tdf" "rdfull_eq_comp" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415954709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415955939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415955939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|LPM_FIFO_DC:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_h1r1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415956094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_jtag_uart DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE10_Standard_QSYS_jtag_uart\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "jtag_uart" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415956858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_jtag_uart_scfifo_w DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE10_Standard_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "the_DE10_Standard_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415957099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415959698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415959813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415959813 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585415959813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415960594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415960594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415960633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415961278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415961278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415961403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415961943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415961943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415962178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415963143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415963143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415963318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415964408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415964408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415964549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415965699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415965699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415966014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_jtag_uart_scfifo_r DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE10_Standard_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "the_DE10_Standard_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415966934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415970128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415970503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415970508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415970508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415970508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585415970508 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585415970508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415971893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415973348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_key DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_key:key " "Elaborating entity \"DE10_Standard_QSYS_key\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_key:key\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "key" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415974058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "nios2_gen2_0" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415974309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" "cpu" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415974638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415977589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415978338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415980468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415981339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415981339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415981408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415982133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415982708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415983483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415983483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415983528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_bht" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415984069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415984399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415985118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415985118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415985168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415985853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415986288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415987288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415987288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415987358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415988248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415988878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415990218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585415991189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585415991189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415991403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415993304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415994418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415994903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415995364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415996478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415999049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585415999488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416001028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416001933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416002433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416002868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416004002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416010968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416013774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416014054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416014654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416015128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416016104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416017169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416054353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416055123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_jpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416057399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416057399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416057448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416059033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416059763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416060883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416060883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416060918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416061568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416062253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416063118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416063118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416063234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416063938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416064603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416065629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416066304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416067048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416067453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416067913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416068564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416070798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416071289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416071828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416072263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416072659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416073058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416073499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416073929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416074364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416074919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416075249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416076069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416076069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416076118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416076668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416076849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416077499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416078818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416079109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416079498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416079799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_onchip_memory2 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE10_Standard_QSYS_onchip_memory2\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "onchip_memory2" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416080249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416080718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416080958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE10_Standard_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE10_Standard_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416080958 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585416080958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hao1 " "Found entity 1: altsyncram_hao1" {  } { { "db/altsyncram_hao1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416081668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416081668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hao1 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated " "Elaborating entity \"altsyncram_hao1\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416081710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416090558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416090558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_hao1.tdf" "decode3" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416090643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416091339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416091339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hao1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_hao1.tdf" "mux2" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416091399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_pll DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll " "Elaborating entity \"DE10_Standard_QSYS_pll\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "pll" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416097309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "altera_pll_i" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416098279 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1585416098453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416098809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416098809 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585416098809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_pll_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0 " "Elaborating entity \"DE10_Standard_QSYS_pll_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "pll_0" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416098979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "altera_pll_i" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416099218 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1585416099328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416099478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.174825 MHz " "Parameter \"output_clock_frequency0\" = \"25.174825 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416099489 ""}  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585416099489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_sdram DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram " "Elaborating entity \"DE10_Standard_QSYS_sdram\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "sdram" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416099629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_sdram_input_efifo_module DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram\|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE10_Standard_QSYS_sdram_input_efifo_module\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sdram:sdram\|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" "the_DE10_Standard_QSYS_sdram_input_efifo_module" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416100438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_sysid_qsys DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE10_Standard_QSYS_sysid_qsys\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "sysid_qsys" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416100764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_timer DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_timer:timer " "Elaborating entity \"DE10_Standard_QSYS_timer\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_timer:timer\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "timer" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416101008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "mm_interconnect_0" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416101353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_master_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416103668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416103979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416104208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416104409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416104739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_slave_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416105138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416105619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416105899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416106279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416106749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416106919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_master_agent" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416107149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416107439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416107653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416107819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416108079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416108289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416108879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416109218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416109528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416109818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416111478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router\|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router:router\|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416111848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416112079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001\|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001\|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416112509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_002 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416112678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002\|DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002\|DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416112923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_003 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_003\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416113074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003\|DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003\|DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416113478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_004 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416113654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004\|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004\|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416113849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_007 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_007\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "router_007" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416114209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007\|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007\|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416114424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416114839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 2965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416115118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416115293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416115454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416115589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416115923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416116158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416116308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416116638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416116828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416117104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416117585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416118019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416118193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416118618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416118939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416119164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416119748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416119938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416120189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416120483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416120689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416121338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416121779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585416121873 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585416121889 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585416121889 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416122519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585416122569 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585416122583 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585416122583 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416123013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416123329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v" 3843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416123639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416123848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Standard_QSYS_irq_mapper DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE10_Standard_QSYS_irq_mapper\" for hierarchy \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "irq_mapper" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416124463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "rst_controller" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416124704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416124938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416125143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Standard_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "rst_controller_001" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416125413 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1585416136398 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585416148274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.28.13:23:38 Progress: Loading sld3853e859/alt_sld_fab_wrapper_hw.tcl " "2020.03.28.13:23:38 Progress: Loading sld3853e859/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416219149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416247729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416249773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416271184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416272219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416273009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416274219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416276639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416276644 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585416280814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3853e859/alt_sld_fab.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416283754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416283754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416284639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416284639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416285104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416285104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416285604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416285604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416286433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416286433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416286433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416287038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416287038 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 233 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 265 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 489 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 521 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 745 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 777 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 1001 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"DE10_Standard_QSYS:u0\|vga:ele8307_vga_0\|lpm_fifo_dc:FIFO_OUT\|dcfifo:myFIFO\|dcfifo_h1r1:auto_generated\|altsyncram_26d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf" 1033 2 0 } } { "db/dcfifo_h1r1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf" 69 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "lpm_fifo_dc.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf" 75 2 0 } } { "DE10_Standard_QSYS/synthesis/submodules/vga.vhd" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd" 85 0 0 } } { "DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v" 132 0 0 } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416314839 "|SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1585416314839 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1585416314839 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585416356749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585416356749 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585416356749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416357368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585416357368 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585416357368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585416358333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416358333 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1585416371053 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1585416371053 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1585416371729 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1585416371729 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1585416371729 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1585416371729 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1585416371729 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1585416371839 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1585416375659 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1585416375659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585416405284 "|SDRAM_Nios_Test|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585416405284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416408509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "505 " "505 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585416443709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416454089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416457169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.map.smsg " "Generated suppressed messages file C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416465239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585416501129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585416501129 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1585416508689 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1585416508689 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1585416509269 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1585416509269 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1585416509529 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1585416509529 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585416514699 "|SDRAM_Nios_Test|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1585416514699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5951 " "Implemented 5951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585416514814 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585416514814 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1585416514814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5353 " "Implemented 5353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585416514814 ""} { "Info" "ICUT_CUT_TM_RAMS" "419 " "Implemented 419 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585416514814 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1585416514814 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1585416514814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585416514814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585416515779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 13:28:35 2020 " "Processing ended: Sat Mar 28 13:28:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585416515779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:10 " "Elapsed time: 00:12:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585416515779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:16 " "Total CPU time (on all processors): 00:09:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585416515779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585416515779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1585416550659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585416550739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 13:28:54 2020 " "Processing started: Sat Mar 28 13:28:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585416550739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1585416550739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1585416550739 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1585416563909 ""}
{ "Info" "0" "" "Project  = SDRAM_Nios_Test" {  } {  } 0 0 "Project  = SDRAM_Nios_Test" 0 0 "Fitter" 0 0 1585416564037 ""}
{ "Info" "0" "" "Revision = SDRAM_Nios_Test" {  } {  } 0 0 "Revision = SDRAM_Nios_Test" 0 0 "Fitter" 0 0 1585416564039 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1585416566799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1585416566939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1585416566939 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM_Nios_Test 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"SDRAM_Nios_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1585416567739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585416568399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585416568399 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1585416569364 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1585416569364 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1585416569519 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1585416569729 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1585416569729 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1585416569789 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1585416574539 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1585416575579 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1585416593129 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1585416595164 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1585416686339 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1585416689263 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1585416689263 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3404 global CLKCTRL_G2 " "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3404 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585416691289 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G1 " "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585416691289 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 93 global CLKCTRL_G5 " "DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 93 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585416691289 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1585416691289 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585416691309 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h1r1 " "Entity dcfifo_h1r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585416715089 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1585416715089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585416716009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585416716034 ""}  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585416716034 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585416716079 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585416716219 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM_Nios_Test.SDC " "Reading SDC File: 'SDRAM_Nios_Test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585416716339 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1585416716364 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585416716509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585416716509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585416716509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585416716509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585416716509 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1585416716509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1585416716539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585416717294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585416717294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585416717294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585416717294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585416717294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585416717294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585416717294 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1585416717294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1585416718084 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1585416718129 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.055 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.055 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.722 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  39.722 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585416718139 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1585416718139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585416726629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585416726764 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1585416727679 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1585416727679 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1585416727679 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585416727689 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585416727924 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585416727973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585416728044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585416736879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1585416736949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "160 DSP block " "Packed 160 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1585416736949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1585416736949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1585416736949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "147 " "Created 147 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1585416736949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585416736949 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1585416739719 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585416751149 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585416757049 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585416757144 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585416759149 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585416759149 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585416764999 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1585416765039 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1585416766839 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:39 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:39" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1585416778902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585416782314 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585416782549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585416782549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585416782634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585416824949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1585416825029 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585416825029 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:03:57 " "Fitter preparation operations ending: elapsed time is 00:03:57" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585416828059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1585416863274 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1585416879939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:29 " "Fitter placement preparation operations ending: elapsed time is 00:01:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585416954489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1585417042739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1585417143510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:43 " "Fitter placement operations ending: elapsed time is 00:01:43" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585417143510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1585417189820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1585417336374 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1585417336374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:07 " "Fitter routing operations ending: elapsed time is 00:04:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585417470419 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 81.17 " "Total time spent on timing analysis during the Fitter is 81.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1585417534079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585417548329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585417585209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585417585219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585417607909 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:02 " "Fitter post-fit operations ending: elapsed time is 00:02:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585417668939 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1585417677239 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "sdram_nios_test.v" "" { Text "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/sdram_nios_test.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1585417678159 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1585417678159 ""}
{ "Warning" "WHDB_WILDCARD_CONFLICTS_HEADER" "PLL_COMPENSATION_MODE " "Found conflicting wildcards in PLL_COMPENSATION_MODE assignments" { { "Warning" "WHDB_WILDCARD_CONFLICTS_NODES" "2 DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\] s " "Wildcard assignments have conflicts involving  2 nodeDE10_Standard_QSYS:u0\|DE10_Standard_QSYS_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\].  Example matching node is \"s\". The first wildcard assignment has priority." { { "Warning" "WHDB_WILDCARD_CONFLICTS_NAME" "*DE10_Standard_QSYS_pll_0*\|altera_pll:altera_pll_i*\|* " "Conflicting wildcard \"*DE10_Standard_QSYS_pll_0*\|altera_pll:altera_pll_i*\|*\"" {  } {  } 0 136025 "Conflicting wildcard \"%1!s!\"" 0 0 "Design Software" 0 -1 1585417691560 ""} { "Warning" "WHDB_WILDCARD_CONFLICTS_NAME" "*DE10_Standard_QSYS_pll*\|altera_pll:altera_pll_i*\|* " "Conflicting wildcard \"*DE10_Standard_QSYS_pll*\|altera_pll:altera_pll_i*\|*\"" {  } {  } 0 136025 "Conflicting wildcard \"%1!s!\"" 0 0 "Design Software" 0 -1 1585417691560 ""}  } {  } 0 136024 "Wildcard assignments have conflicts involving  %1!d! node%2!s!.  Example matching node is \"%3!s!\". The first wildcard assignment has priority." 0 0 "Design Software" 0 -1 1585417691560 ""}  } {  } 0 136015 "Found conflicting wildcards in %1!s! assignments" 0 0 "Fitter" 0 -1 1585417691560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.fit.smsg " "Generated suppressed messages file C:/Users/alexi/Documents/ELE8307/LUT-Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1585417696409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6774 " "Peak virtual memory: 6774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585417744380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 13:49:04 2020 " "Processing ended: Sat Mar 28 13:49:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585417744380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:20:10 " "Elapsed time: 00:20:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585417744380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:20:14 " "Total CPU time (on all processors): 00:20:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585417744380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1585417744380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1585417923186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585417923248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 13:52:02 2020 " "Processing started: Sat Mar 28 13:52:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585417923248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1585417923248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1585417923248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1585417942759 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1585417988858 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1585417989280 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1585417992216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585417993091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 13:53:13 2020 " "Processing ended: Sat Mar 28 13:53:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585417993091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585417993091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585417993091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1585417993091 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1585417995185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1585418001136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585418001152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 13:53:16 2020 " "Processing started: Sat Mar 28 13:53:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585418001152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585418001152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDRAM_Nios_Test -c SDRAM_Nios_Test " "Command: quartus_sta SDRAM_Nios_Test -c SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585418001152 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1585418003042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585418009931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585418009931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418010212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418010212 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h1r1 " "Entity dcfifo_h1r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585418014071 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1585418014071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585418014430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585418014430 ""}  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585418014430 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585418014430 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585418014524 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM_Nios_Test.SDC " "Reading SDC File: 'SDRAM_Nios_Test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585418014602 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585418014602 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585418014617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585418014617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585418014617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585418014617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1585418014617 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418014617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1585418014617 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418014821 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585418014821 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418015695 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585418015727 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585418015945 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585418017507 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585418017507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.383 " "Worst-case setup slack is -6.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.383             -18.946 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.383             -18.946 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.223             -12.394 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.223             -12.394 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.136               0.000 clk_dram_ext  " "    2.136               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.807               0.000 altera_reserved_tck  " "   10.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418017523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 altera_reserved_tck  " "    0.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.324               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.334               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.614               0.000 clk_dram_ext  " "    1.614               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418017898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418017898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.800 " "Worst-case recovery slack is -6.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.800            -340.579 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.800            -340.579 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.304               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.202               0.000 altera_reserved_tck  " "   17.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418018023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.578 " "Worst-case removal slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.578               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 altera_reserved_tck  " "    0.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.003               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418018164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.527 " "Worst-case minimum pulse width slack is 1.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.760               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.760               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.836               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.836               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.639               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.639               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.028               0.000 altera_reserved_tck  " "   19.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418018242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418018242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.850 ns " "Worst Case Available Settling Time: 17.850 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418018617 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418018617 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585418018664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585418019023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585418041455 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418042673 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585418042673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418043205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585418043923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585418043923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.186 " "Worst-case setup slack is -6.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418043954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418043954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.186             -12.360 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.186             -12.360 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418043954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.983             -17.733 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.983             -17.733 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418043954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.265               0.000 clk_dram_ext  " "    2.265               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418043954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 altera_reserved_tck  " "   10.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418043954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418043954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 altera_reserved_tck  " "    0.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.271               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.641               0.000 clk_dram_ext  " "    1.641               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418044267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.332 " "Worst-case recovery slack is -6.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.332            -315.451 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.332            -315.451 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.692               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.284               0.000 altera_reserved_tck  " "   17.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418044361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.535 " "Worst-case removal slack is 0.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.535               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 altera_reserved_tck  " "    0.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.908               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418044470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.527 " "Worst-case minimum pulse width slack is 1.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.745               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.745               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.806               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.806               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.628               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.628               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.099               0.000 altera_reserved_tck  " "   19.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418044501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418044501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.810 ns " "Worst Case Available Settling Time: 17.810 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418044704 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418044704 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585418044735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585418045688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585418070479 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418071760 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585418071760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418072307 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585418072557 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585418072557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.504 " "Worst-case setup slack is -4.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.504             -13.504 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.504             -13.504 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416              -6.789 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.416              -6.789 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.087               0.000 clk_dram_ext  " "    3.087               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.888               0.000 altera_reserved_tck  " "   12.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418072666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.078 " "Worst-case hold slack is 0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 altera_reserved_tck  " "    0.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.176               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.175               0.000 clk_dram_ext  " "    2.175               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418072979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418072979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.967 " "Worst-case recovery slack is -4.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.967            -252.306 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.967            -252.306 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.175               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.175               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.392               0.000 altera_reserved_tck  " "   18.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418073057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.310 " "Worst-case removal slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.310               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altera_reserved_tck  " "    0.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.527               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418073166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.527 " "Worst-case minimum pulse width slack is 1.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.884               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.909               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.909               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.752               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.752               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.033               0.000 altera_reserved_tck  " "   19.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418073244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418073244 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.749 ns " "Worst Case Available Settling Time: 18.749 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418073447 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418073447 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585418073479 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE10_Standard_QSYS:u0\|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585418074916 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585418074916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418075478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585418075744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585418075744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.717 " "Worst-case setup slack is -3.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418075775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418075775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.717             -11.149 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.717             -11.149 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418075775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302              -6.577 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.302              -6.577 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418075775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.242               0.000 clk_dram_ext  " "    3.242               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418075775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.011               0.000 altera_reserved_tck  " "   13.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418075775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418075775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 altera_reserved_tck  " "    0.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.064               0.000 clk_dram_ext  " "    2.064               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418076087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.129 " "Worst-case recovery slack is -4.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.129            -207.017 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.129            -207.017 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.042               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.042               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.607               0.000 altera_reserved_tck  " "   18.607               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418076197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.279               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 altera_reserved_tck  " "    0.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.477               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418076322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.527 " "Worst-case minimum pulse width slack is 1.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.527               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.883               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.883               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.906               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.906               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.753               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.753               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.058               0.000 altera_reserved_tck  " "   19.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585418076369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585418076369 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.832 ns " "Worst Case Available Settling Time: 18.832 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585418076587 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585418076587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585418085617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585418085632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5411 " "Peak virtual memory: 5411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585418086460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 13:54:46 2020 " "Processing ended: Sat Mar 28 13:54:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585418086460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585418086460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585418086460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585418086460 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 183 s " "Quartus Prime Full Compilation was successful. 0 errors, 183 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585418088163 ""}
