Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 20 23:41:20 2021
| Host         : OMEN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_ov7670_timing_summary_routed.rpt -pb top_ov7670_timing_summary_routed.pb -rpx top_ov7670_timing_summary_routed.rpx -warn_on_violation
| Design       : top_ov7670
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.640        0.000                      0                 4144        0.087        0.000                      0                 4144        3.750        0.000                       0                  1114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.640        0.000                      0                 4144        0.087        0.000                      0                 4144        3.750        0.000                       0                  1114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_1_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 3.669ns (41.709%)  route 5.128ns (58.291%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.849     5.451    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.323 r  I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.388    I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.813 r  I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.681    10.494    I_fb_orig/ram_reg_1_3_n_67
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124    10.618 f  I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           1.586    12.204    I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.328 r  I_fb_orig/ram_reg_0_6_i_5/O
                         net (fo=1, routed)           0.433    12.761    I_edge_proc/ram_reg_1_6__0_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.885 r  I_edge_proc/ram_reg_0_6_i_1/O
                         net (fo=3, routed)           1.363    14.248    I_fb_proc/dina[6]
    RAMB36_X1Y19         RAMB36E1                                     r  I_fb_proc/ram_reg_1_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.555    14.977    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  I_fb_proc/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.888    I_fb_proc/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 3.669ns (41.995%)  route 5.068ns (58.005%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.849     5.451    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.323 r  I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.388    I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.813 r  I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.681    10.494    I_fb_orig/ram_reg_1_3_n_67
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124    10.618 f  I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           1.586    12.204    I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X55Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.328 r  I_fb_orig/ram_reg_0_6_i_5/O
                         net (fo=1, routed)           0.433    12.761    I_edge_proc/ram_reg_1_6__0_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.885 r  I_edge_proc/ram_reg_0_6_i_1/O
                         net (fo=3, routed)           1.303    14.188    I_fb_proc/dina[6]
    RAMB36_X1Y18         RAMB36E1                                     r  I_fb_proc/ram_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.554    14.976    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  I_fb_proc/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.187    15.163    
                         clock uncertainty           -0.035    15.128    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.887    I_fb_proc/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_1_10/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 3.669ns (42.359%)  route 4.993ns (57.641%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.849     5.451    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.323 r  I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.388    I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.813 r  I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.681    10.494    I_fb_orig/ram_reg_1_3_n_67
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124    10.618 f  I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           0.457    11.075    I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124    11.199 r  I_fb_orig/ram_reg_0_8_i_3__0/O
                         net (fo=4, routed)           1.711    12.911    I_fb_orig/ram_reg_0_8_i_3__0_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.035 r  I_fb_orig/ram_reg_0_10_i_1/O
                         net (fo=3, routed)           1.078    14.113    I_fb_proc/dina[10]
    RAMB36_X0Y22         RAMB36E1                                     r  I_fb_proc/ram_reg_1_10/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.545    14.967    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  I_fb_proc/ram_reg_1_10/CLKARDCLK
                         clock pessimism              0.180    15.147    
                         clock uncertainty           -0.035    15.112    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.871    I_fb_proc/ram_reg_1_10
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 3.669ns (41.772%)  route 5.114ns (58.228%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.898     5.500    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  I_fb_orig/ram_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.372 r  I_fb_orig/ram_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.437    I_fb_orig/ram_reg_0_11_n_1
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.862 r  I_fb_orig/ram_reg_1_11/DOBDO[0]
                         net (fo=2, routed)           1.429    10.292    I_fb_orig/ram_reg_1_11_n_67
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124    10.416 f  I_fb_orig/ram_reg_0_8_i_4/O
                         net (fo=11, routed)          1.863    12.278    I_fb_orig/ram_reg_0_8_i_4_n_0
    SLICE_X25Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.402 r  I_fb_orig/ram_reg_0_4_i_35/O
                         net (fo=1, routed)           0.433    12.835    I_edge_proc/ram_reg_1_4__0_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.959 r  I_edge_proc/ram_reg_0_4_i_31/O
                         net (fo=3, routed)           1.324    14.284    I_fb_proc/dina[4]
    RAMB36_X0Y2          RAMB36E1                                     r  I_fb_proc/ram_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.729    15.152    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  I_fb_proc/ram_reg_0_4/CLKARDCLK
                         clock pessimism              0.195    15.347    
                         clock uncertainty           -0.035    15.312    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.071    I_fb_proc/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_1_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 3.669ns (42.755%)  route 4.912ns (57.245%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.849     5.451    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.323 r  I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.388    I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.813 r  I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.681    10.494    I_fb_orig/ram_reg_1_3_n_67
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124    10.618 f  I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           0.457    11.075    I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124    11.199 r  I_fb_orig/ram_reg_0_8_i_3__0/O
                         net (fo=4, routed)           0.341    11.541    I_fb_orig/ram_reg_0_8_i_3__0_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.665 r  I_fb_orig/ram_reg_0_9_i_1/O
                         net (fo=3, routed)           2.368    14.033    I_fb_proc/dina[9]
    RAMB36_X0Y20         RAMB36E1                                     r  I_fb_proc/ram_reg_1_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.550    14.972    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  I_fb_proc/ram_reg_1_9/CLKARDCLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.117    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.876    I_fb_proc/ram_reg_1_9
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_0_10/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.669ns (42.840%)  route 4.895ns (57.160%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.849     5.451    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.323 r  I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.388    I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.813 r  I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.681    10.494    I_fb_orig/ram_reg_1_3_n_67
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124    10.618 f  I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           0.457    11.075    I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124    11.199 r  I_fb_orig/ram_reg_0_8_i_3__0/O
                         net (fo=4, routed)           1.711    12.911    I_fb_orig/ram_reg_0_8_i_3__0_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.035 r  I_fb_orig/ram_reg_0_10_i_1/O
                         net (fo=3, routed)           0.981    14.016    I_fb_proc/dina[10]
    RAMB36_X0Y21         RAMB36E1                                     r  I_fb_proc/ram_reg_0_10/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.549    14.971    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  I_fb_proc/ram_reg_0_10/CLKARDCLK
                         clock pessimism              0.180    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.875    I_fb_proc/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_1_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 3.669ns (42.864%)  route 4.891ns (57.136%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.898     5.500    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  I_fb_orig/ram_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.372 r  I_fb_orig/ram_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.437    I_fb_orig/ram_reg_0_11_n_1
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.862 r  I_fb_orig/ram_reg_1_11/DOBDO[0]
                         net (fo=2, routed)           1.429    10.292    I_fb_orig/ram_reg_1_11_n_67
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124    10.416 f  I_fb_orig/ram_reg_0_8_i_4/O
                         net (fo=11, routed)          0.828    11.244    I_fb_orig/ram_reg_0_8_i_4_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  I_fb_orig/ram_reg_0_3_i_6/O
                         net (fo=1, routed)           0.452    11.820    I_edge_proc/ram_reg_1_3__0_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.944 r  I_edge_proc/ram_reg_0_3_i_1/O
                         net (fo=3, routed)           2.116    14.060    I_fb_proc/dina[3]
    RAMB36_X3Y13         RAMB36E1                                     r  I_fb_proc/ram_reg_1_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.636    15.058    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  I_fb_proc/ram_reg_1_3/CLKARDCLK
                         clock pessimism              0.187    15.245    
                         clock uncertainty           -0.035    15.210    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.969    I_fb_proc/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_1_10__0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 3.669ns (43.110%)  route 4.842ns (56.890%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.849     5.451    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.323 r  I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.388    I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.813 r  I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.681    10.494    I_fb_orig/ram_reg_1_3_n_67
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124    10.618 f  I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           0.457    11.075    I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124    11.199 r  I_fb_orig/ram_reg_0_8_i_3__0/O
                         net (fo=4, routed)           1.711    12.911    I_fb_orig/ram_reg_0_8_i_3__0_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.035 r  I_fb_orig/ram_reg_0_10_i_1/O
                         net (fo=3, routed)           0.927    13.962    I_fb_proc/dina[10]
    RAMB36_X0Y16         RAMB36E1                                     r  I_fb_proc/ram_reg_1_10__0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.560    14.982    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  I_fb_proc/ram_reg_1_10__0/CLKARDCLK
                         clock pessimism              0.187    15.169    
                         clock uncertainty           -0.035    15.134    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.893    I_fb_proc/ram_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 3.669ns (43.162%)  route 4.831ns (56.838%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.849     5.451    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  I_fb_orig/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.323 r  I_fb_orig/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.388    I_fb_orig/ram_reg_0_3_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.813 r  I_fb_orig/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           1.681    10.494    I_fb_orig/ram_reg_1_3_n_67
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124    10.618 f  I_fb_orig/ram_reg_0_0_i_55/O
                         net (fo=8, routed)           0.838    11.456    I_fb_orig/ram_reg_0_0_i_55_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124    11.580 r  I_fb_orig/ram_reg_0_2_i_6/O
                         net (fo=1, routed)           1.102    12.682    I_edge_proc/ram_reg_1_2__0_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.806 r  I_edge_proc/ram_reg_0_2_i_1/O
                         net (fo=3, routed)           1.146    13.952    I_fb_proc/dina[2]
    RAMB36_X0Y11         RAMB36E1                                     r  I_fb_proc/ram_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.566    14.988    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  I_fb_proc/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.899    I_fb_proc/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 I_fb_orig/ram_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_fb_proc/ram_reg_1_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 3.669ns (42.665%)  route 4.930ns (57.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.898     5.500    I_fb_orig/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  I_fb_orig/ram_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.372 r  I_fb_orig/ram_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.437    I_fb_orig/ram_reg_0_11_n_1
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.862 r  I_fb_orig/ram_reg_1_11/DOBDO[0]
                         net (fo=2, routed)           1.429    10.292    I_fb_orig/ram_reg_1_11_n_67
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124    10.416 f  I_fb_orig/ram_reg_0_8_i_4/O
                         net (fo=11, routed)          1.863    12.278    I_fb_orig/ram_reg_0_8_i_4_n_0
    SLICE_X25Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.402 r  I_fb_orig/ram_reg_0_4_i_35/O
                         net (fo=1, routed)           0.433    12.835    I_edge_proc/ram_reg_1_4__0_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.959 r  I_edge_proc/ram_reg_0_4_i_31/O
                         net (fo=3, routed)           1.140    14.100    I_fb_proc/dina[4]
    RAMB36_X0Y3          RAMB36E1                                     r  I_fb_proc/ram_reg_1_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        1.724    15.147    I_fb_proc/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  I_fb_proc/ram_reg_1_4/CLKARDCLK
                         clock pessimism              0.195    15.342    
                         clock uncertainty           -0.035    15.307    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.066    I_fb_proc/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.643%)  route 0.127ns (47.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.626     1.546    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  sumador_pxl/sum/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  sumador_pxl/sum/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.127     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/DIB0
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.483     1.581    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.727    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.491%)  route 0.128ns (47.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.629     1.549    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  sumador_pxl/sum/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  sumador_pxl/sum/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.128     1.818    sumador_pxl/memo_ram/ram_reg_0_15_12_17/DIA0
    SLICE_X42Y32         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.901     2.066    sumador_pxl/memo_ram/ram_reg_0_15_12_17/WCLK
    SLICE_X42Y32         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.483     1.583    
    SLICE_X42Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.730    sumador_pxl/memo_ram/ram_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMD32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMS32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMS32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sumador_pxl/sum/addr_ram_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.627     1.547    sumador_pxl/sum/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  sumador_pxl/sum/addr_ram_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sumador_pxl/sum/addr_ram_aux_reg[2]/Q
                         net (fo=43, routed)          0.217     1.905    sumador_pxl/memo_ram/ram_reg_0_15_0_5/ADDRD2
    SLICE_X42Y30         RAMS32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1113, routed)        0.899     2.064    sumador_pxl/memo_ram/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y30         RAMS32                                       r  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.504     1.560    
    SLICE_X42Y30         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.814    sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y9   I_fb_orig/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   I_fb_orig/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y17  I_fb_orig/ram_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y21  I_fb_proc/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y18  I_fb_proc/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7   I_fb_proc/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y11  I_fb_proc/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y8   I_fb_proc/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y18  I_fb_proc/ram_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  I_fb_orig/ram_reg_0_2/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32  sumador_pxl/memo_ram/ram_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32  sumador_pxl/memo_ram/ram_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  sumador_pxl/memo_ram/ram_reg_0_15_0_5/RAMA_D1/CLK



