#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\PDS_FPGA\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26100
#Hostname: 傻额宁儿
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Thu Nov  6 23:13:17 2025
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Thu Nov  6 23:14:57 2025
Compiling architecture definition.
Analyzing project file 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/pcie_dma_test.pds'.
License checkout: fabric_ads from E:\PDS_FPGA\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Analyzing module pgr_apb_ctr_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Analyzing module pgr_apb_mif_32bit (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 111)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Analyzing module pgr_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Analyzing module pgr_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Analyzing module pgr_fifo_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Analyzing module pgr_uart_rx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Analyzing module pgr_uart_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Analyzing module pgr_uart_tx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Analyzing module pgr_uart2apb_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module pgm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Analyzing module pgm_distributed_fifo_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Analyzing module pgm_distributed_sdpram_v1_1 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Analyzing module pgr_prefetch_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 153)] bar0_rd_clk_en is already declared in this scope
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 154)] bar0_rd_addr is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 116)] cpld_last_data is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Analyzing module pcie_dma_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Analyzing module i2cSlave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Analyzing module registerInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Analyzing module serialInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Analyzing module rgb565_to_rgb888 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 125)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 97)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_SXT1_FIFO (library work)
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Analyzing module SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v successfully.
I: Module "pcie_dma_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.529s wall, 0.781s user + 0.219s system = 1.000s CPU (18.1%)

Start rtl-elaborate.
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Elaborating module pcie_dma_test
I: Module instance {pcie_dma_test} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 160)] Elaborating instance u_PLL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 195)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 205)] Elaborating instance coms1_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 217)] Elaborating instance coms2_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 237)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 256)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 343)] Elaborating instance u_rgb565_to_rgb888
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Elaborating module rgb565_to_rgb888
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 528)] Elaborating instance u_SXT1_FIFO_to_DDR
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 168)] Elaborating instance U_ipm2l_fifo_SXT1_FIFO
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 687)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 688)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 689)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 573)] Elaborating instance GTP_GRS_INST
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 584)] Elaborating instance u_ddr3
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {pcie_dma_test/u_ddr3} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001101000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001101000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001101000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001101000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 32.000000
    ODIV1 = 32'b00000000000000000000000001000000
    DUTY0 = 32'b00000000000000000000000000100000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001000000
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance pcie_dma_test/u_ddr3.u_ips_ddrc_top
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 576)] Width mismatch between port init_slip_step and signal bound to it for instantiated module ddr3
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 576)] Width mismatch between port init_read_clk_ctrl and signal bound to it for instantiated module ddr3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 940)] Elaborating instance u_SXT1_FIFO_to_PCIe
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 982)] Elaborating instance i2cSlave_u
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Elaborating module i2cSlave
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 164)] Elaborating instance u_registerInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Elaborating module registerInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 180)] Elaborating instance u_serialInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Elaborating module serialInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1132)] Elaborating instance u_refclk_buttonrstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_buttonrstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1140)] Elaborating instance u_refclk_perstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_perstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1146)] Elaborating instance u_ref_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1153)] Elaborating instance u_pclk_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1188)] Elaborating instance u_uart2apb_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Elaborating module pgr_uart2apb_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 50)] Elaborating instance u_uart_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Elaborating module pgr_uart_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 42)] Elaborating instance u_pgr_clk_gen
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Elaborating module pgr_clk_gen_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 54)] Elaborating instance u_tx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 34)] Elaborating instance u_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Elaborating module pgr_prefetch_fifo
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000001000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 82)] Elaborating instance pgm_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Elaborating module pgm_distributed_fifo_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 60)] Elaborating instance pgm_distributed_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Elaborating module pgm_distributed_sdpram_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/pgm_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 80)] Elaborating instance u_pgm_distributed_fifo_ctr_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module pgm_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 71)] Elaborating instance u_rx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_rx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 84)] Elaborating instance u_pgr_uart_tx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Elaborating module pgr_uart_tx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 102)] Elaborating instance u_pgr_uart_rx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Elaborating module pgr_uart_rx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 68)] Elaborating instance u_apb_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Elaborating module pgr_apb_ctr_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr} parameter value:
    CLK_DIV_P = 16'b0000000010010001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 39)] Elaborating instance u_apb_mif
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Elaborating module pgr_apb_mif_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr/u_apb_mif} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    TX_INTERVAL = 32'b00000000000000000000001101100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 64)] Elaborating instance u_cmd_parser
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Elaborating module pgr_cmd_parser_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1204)] Elaborating instance u_ips2l_pcie_expd_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Elaborating module ips2l_expd_apb_mux
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 64)] Elaborating instance u_pcie_expd_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1247)] Elaborating instance u_ips2l_pcie_dma
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Elaborating module ips2l_pcie_dma
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma} parameter value:
    DEVICE_TYPE = 3'b000
    AXIS_SLAVE_NUM = 32'b00000000000000000000000000000011
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 184)] Elaborating instance u_ips2l_pcie_dma_rx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 124)] Elaborating instance u_ips2l_pcie_dma_tlp_rcv
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Elaborating module ips2l_pcie_dma_tlp_rcv
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv} parameter value:
    DEVICE_TYPE = 3'b000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 188)] Elaborating instance u_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_cpld_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 128)] Elaborating instance u_ipm_distributed_sdpram_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Elaborating module ipm_distributed_sdpram_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 166)] Elaborating instance ips2l_pcie_dma_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 214)] Elaborating instance u_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_mwr_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 42)] Elaborating instance ips2l_pcie_dma_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 278)] Elaborating instance ips2l_pcie_dma_bar0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 163)] Elaborating instance U_ipm2l_sdpram_ips2l_pcie_dma_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000010000
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 455)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 456)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 569)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 574)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 575)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 576)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 303)] Elaborating instance ips2l_pcie_dma_bar2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 249)] Elaborating instance u_ips2l_pcie_dma_controller
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Elaborating module ips2l_pcie_dma_controller
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 298)] Elaborating instance u_ips2l_pcie_dma_tx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 121)] Elaborating instance u_ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 40)] Elaborating instance u_ips2l_pcie_dma_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 216)] Elaborating instance u_mwr_data_rd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo} parameter value:
    D = 8'b10000000
    W = 32'b00000000000000000000000010000000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 144)] Elaborating instance u_ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 101)] Elaborating instance u_ips2l_pcie_dma_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 165)] Elaborating instance u_ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 128)] Elaborating instance u_cpld_req_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo} parameter value:
    D = 7'b1000000
    W = 32'b00000000000000000000000001101000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 202)] Elaborating instance u_ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 235)] Elaborating instance u_ips2l_pcie_dma_mwr_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mwr_tx_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl} parameter value:
    DEVICE_TYPE = 3'b000
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1244)] Width mismatch between port bar0_rd_addr and signal bound to it for instantiated module ips2l_pcie_dma
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1642)] Elaborating instance u_ips2l_pcie_wrap
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Elaborating module pcie_test
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 531)] Elaborating instance U_IPS2L_PCIE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_top_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP} parameter value:
    DEVICE_TYPE = 3'b000
    DIAG_CTRL_BUS_B2 = NORMAL
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    ATOMIC_DISABLE = TRUE
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 331)] Elaborating instance u_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 342)] Elaborating instance u_pcie_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_mux_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 81)] Elaborating instance u_pcie_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 486)] Elaborating instance U_IPS2L_PCIE_HARD_CTRL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_hard_ctrl_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL} parameter value:
    DEVICE_TYPE = 3'b000
    DEBUG_INFO_DW = 32'b00000000000000000000000010000101
    TP = 32'b00000000000000000000000000000010
    GRS_EN = FALSE
    PIN_MUX_INT_FORCE_EN = FALSE
    PIN_MUX_INT_DISABLE = FALSE
    DIAG_CTRL_BUS_B2 = NORMAL
    DYN_DEBUG_SEL_EN = TRUE
    DEBUG_INFO_SEL = 32'b00000000000000000000000000000000
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    RAM_MUX_EN = TRUE
    ATOMIC_DISABLE = TRUE
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 424)] Elaborating instance mem_button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 426)] Elaborating instance pcie2_iip_exrcvdata_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Elaborating module rcv_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 568)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 438)] Elaborating instance pcie2_iip_exrcvhdr_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Elaborating module rcv_header_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_header_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_header_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 569)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 450)] Elaborating instance pcie2_iip_exretry_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Elaborating module retry_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 119)] Elaborating instance U_ipml_spram_retry_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Elaborating module ipm2l_spram_v1_0_retry_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 231)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 233)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 461)] Elaborating instance u_pcie_seio
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Elaborating module ips2l_pcie_seio_intf_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 473)] Elaborating instance tx_rst_done_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 563)] Elaborating instance U_IPS2L_PCIE_CFG_SPACE_INIT
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Elaborating module ips2l_pcie_cfg_init_v1_7
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT} parameter value:
    DEVICE_TYPE = 3'b000
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 583)] Elaborating instance U_APB2DBI
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Elaborating module ips2l_pcie_apb2dbi_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 646)] Elaborating instance u_gtp_pcie
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 652)] Elaborating instance U_IPS2L_HSSTLP_PCIE_SOFT_PHY
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Elaborating module ips2l_pcie_soft_phy_v1_3
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY} parameter value:
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    EN_CONTI_SKP_REPLACE = 1'b0
    PW = 32'b00000000000000000000000101011011
    PW_PMA_RX = 32'b00000000000000000000000110001111
    PW_PMA_TX = 32'b00000000000000000000000110000101
    PW_QUAD = 32'b00000000000000000000000100000011
    TX_DATA_WIDTH = 32'b00000000000000000000000000100000
    ENCODER_TYPE = normal
    COM = 8'b10111100
    SKP = 8'b00011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 537)] Elaborating instance rdata_proc_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 554)] Elaborating instance rdata_proc_1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 781)] Elaborating instance u_clkbufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 789)] Elaborating instance phy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 791)] Elaborating instance button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 877)] Elaborating instance hsst_pciex4_sync_rate_done
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1000)] Elaborating instance hsst_pciex4_rst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Elaborating instance ext_rstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Elaborating instance mac_clk_req_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 121)] Elaborating instance rate_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 122)] Elaborating instance st_recvr_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 124)] Elaborating instance hsst_tx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 66)] Elaborating instance pll_lock_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 69)] Elaborating instance pll_lock_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 72)] Elaborating instance pll_lock_multi_sw_wtchdg
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Elaborating module hsst_rst_wtchdg_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 74)] Elaborating instance tx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_rst_fsm_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 170)] Elaborating instance hsst_rx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Elaborating instance link_num_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 45)] Elaborating instance loss_signal_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 46)] Elaborating instance cdr_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 47)] Elaborating instance word_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 51)] Elaborating instance loss_signal_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 54)] Elaborating instance cdr_align_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 57)] Elaborating instance rx_rst_initfsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 161)] Elaborating instance rx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_fsm_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane} parameter value:
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[1] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[2] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[3] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1485)] Elaborating instance GTP_HSST_2LANE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Elaborating module ipm2l_pcie_hsstlp_x2_top
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 1699)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = FALSE
    FREE_CLOCK_FREQ = 10.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = TRUE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = TRUE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH1 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = Fullduplex
    CH1_EN = Fullduplex
    CH2_EN = DISABLE
    CH3_EN = DISABLE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100111
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000100100
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_DENC = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = TRUE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X20
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 10GB
    PCS_CH0_SAMP_16B = X20
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 4SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH0_DEC_DUAL = TRUE
    PCS_CH0_SPLIT = FALSE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = FALSE
    PCS_CH0_TX_BYPASS_ENC = FALSE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = TRUE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X20
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 20BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = ON
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 20BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_DENC = FALSE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = TRUE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X20
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 10GB
    PCS_CH1_SAMP_16B = X20
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 4SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH1_DEC_DUAL = TRUE
    PCS_CH1_SPLIT = FALSE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = SLAVE
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = FALSE
    PCS_CH1_TX_BYPASS_ENC = FALSE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = TRUE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = SLAVE
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X20
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 20BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = ON
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 20BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X16
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = FALSE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = FALSE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = TRUE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X16
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 16BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 16BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_DENC = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X16
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = 1GB
    PCS_CH3_SAMP_16B = X16
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = FALSE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = TRUE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X16
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 16BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 16BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2676)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2830)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 3501)] Elaborating instance U_GTP_HSSTLP_LANE0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 4108)] Elaborating instance U_GTP_HSSTLP_LANE1
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2386)] Net LANE_CIN_BUS_FORWARD_0 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2433)] Net APATTERN_STATUS_CIN_1 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1642)] Width mismatch between port pcs_nearend_loop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1642)] Width mismatch between port pma_nearend_ploop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1642)] Width mismatch between port pma_nearend_sloop and signal bound to it for instantiated module pcie_test
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 982)] Give initial value 0 for the no drive pin myReg2 in module instance pcie_dma_test.i2cSlave_u
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1188)] Net rxd connected to input port of module instance pcie_dma_test.u_uart2apb_top has no driver, tie it to 0
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rst_n_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txc_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_tx_ctl_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txd_0 in graph of sdm module pcie_dma_test
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 143)] Net video_pre_rd_flag in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 2.281s wall, 2.094s user + 0.172s system = 2.266s CPU (99.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 1.113s wall, 1.125s user + 0.000s system = 1.125s CPU (101.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 691)] Feedback mux created for signal 'counter_24bit_end'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 119)] Feedback mux created for signal 'clk_cnt_start1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 442)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_user_define_data_flag that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 330)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 276)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 255)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
I: Removed inst ddr_fifo_rd_en_pcie that is redundant to bar0_wr_en.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Removed inst o_axis_slave1_tvld that is redundant to o_axis_slave1_tlast.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 77)] Found Ram mem, depth=64, width=10.
I: Removed inst P_PMA_TX_PD that is redundant to P_PMA_LANE_PD.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 82)] Found Ram mem, depth=16, width=8.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=64, width=104.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=128, width=128.
Executing : rtl-infer successfully. Time elapsed: 8.997s wall, 5.391s user + 3.594s system = 8.984s CPU (99.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.186s wall, 0.172s user + 0.016s system = 0.188s CPU (100.7%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 1.230s wall, 1.234s user + 0.000s system = 1.234s CPU (100.4%)

Start FSM inference.
I: FSM blk_state_fsm[1:0] inferred.
FSM blk_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N772 N1121 
S0(00)-->S1(01): x1
S1(01)-->S2(10): 1x
S2(10)-->S3(11): xx
S3(11)-->S0(00): xx

I: FSM curr_wr_reg_fsm[1:0] inferred.
FSM curr_wr_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM curr_rd_reg_fsm[1:0] inferred.
FSM curr_rd_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM CurrState_SISt_fsm[3:0] inferred.
FSM CurrState_SISt_fsm[3:0] STG:
Number of reachable states: 16
Input nets: N64 N240 bitCnt[2:0] scl 
S0(0000)-->S1(0001): xxxxxx
S1(0001)-->S2(0010): x1xxxx
S1(0001)-->S8(1000): x0xxxx
S2(0010)-->S3(0011): xxxxx0
S3(0011)-->S4(0100): xxxxx1
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S2(0010): xxx1xx
S4(0100)-->S2(0010): xxxx1x
S4(0100)-->S5(0101): xx000x
S5(0101)-->S6(0110): xxxxx0
S6(0110)-->S1(0001): xxxxx1
S7(0111)-->S11(1011): 0xxxx0
S7(0111)-->S15(1111): 1xxxxx
S8(1000)-->S7(0111): xxxxx1
S9(1001)-->S11(1011): xx0xxx
S9(1001)-->S11(1011): xxx0xx
S9(1001)-->S11(1011): xxxx0x
S9(1001)-->S14(1110): xx111x
S10(1010)-->S9(1001): xxxxx0
S11(1011)-->S10(1010): xxxxx1
S12(1100)-->S1(0001): xxxxx0
S13(1101)-->S12(1100): xxxxx1
S14(1110)-->S13(1101): xxxxxx
S15(1111)-->S1(0001): xxxxxx

I: FSM streamSt_fsm[1:0] inferred.
FSM streamSt_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N129 N232 N237 N250 N262 N263 N400 rxData[0] startStopDetState[1:0] 
S0(00)-->S0(00): x1x1xxxx0x
S0(00)-->S1(01): 1xxx11x1xx
S0(00)-->S2(10): 1xxx11x0xx
S2(10)-->S3(11): xxxx11xxxx
S0(00)-->S0(00): xx1xxxxxxx
S1(01)-->S0(00): xx1xxxxxxx
S2(10)-->S0(00): xx1xxxxxxx
S3(11)-->S0(00): xx1xxxxxxx
S0(00)-->S0(00): xxxxxx1xxx
S1(01)-->S0(00): xxxxxx1xxx
S2(10)-->S0(00): xxxxxx1xxx
S3(11)-->S0(00): xxxxxx1xxx
S0(00)-->S0(00): x1x1xxxx10
S1(01)-->S0(00): x1x1xxxx10
S2(10)-->S0(00): x1x1xxxx10
S3(11)-->S0(00): x1x1xxxx10
S0(00)-->S0(00): x1x1xxxx01
S1(01)-->S0(00): x1x1xxxx01
S2(10)-->S0(00): x1x1xxxx01
S3(11)-->S0(00): x1x1xxxx01

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2181 N2182 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2207 N2208 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N32 N38 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N27 N107 cnt[2] rst_clk_adj_chg 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S2(010): x0xx
S1(001)-->S4(100): x1xx
S2(010)-->S3(011): xxxx
S3(011)-->S1(001): 1xxx
S2(010)-->S3(011): 0xxx
S3(011)-->S3(011): 0xxx
S4(100)-->S4(100): xx0x
S4(100)-->S0(000): xx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N161 N240 N241 N243 N324 N327 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb training_error_d[1] 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0x
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1x
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx1x
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx10
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx1x
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx10
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx1x
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx10
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0x
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxx1

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[1] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM crt_st_fsm[8:0] inferred.
FSM crt_st_fsm[8:0] STG:
Number of reachable states: 14
Input nets: N181 N200 N201 cmd_done fifo_data_valid 
S0(000000000)-->S1(000000001): 1xxx1
S0(000000000)-->S10(000001010): x1xx1
S1(000000001)-->S1(000000001): xxxx0
S1(000000001)-->S2(000000010): xxxx1
S2(000000010)-->S2(000000010): xxxx0
S2(000000010)-->S3(000000011): xxxx1
S3(000000011)-->S3(000000011): xxxx0
S3(000000011)-->S4(000000100): xxxx1
S4(000000100)-->S4(000000100): xxxx0
S4(000000100)-->S5(000000101): xxxx1
S5(000000101)-->S5(000000101): xxxx0
S5(000000101)-->S6(000000110): xxxx1
S6(000000110)-->S6(000000110): xxxx0
S6(000000110)-->S7(000000111): xxxx1
S7(000000111)-->S7(000000111): xxxx0
S7(000000111)-->S8(000001000): xxxx1
S8(000001000)-->S9(000001001): xxxxx
S10(000001010)-->S10(000001010): xxxx0
S10(000001010)-->S11(000001011): xxxx1
S11(000001011)-->S11(000001011): xxxx0
S11(000001011)-->S12(000001100): xxxx1
S12(000001100)-->S12(000001100): xxxx0
S12(000001100)-->S13(000001101): xxxx1
S13(000001101)-->S9(000001001): xxxxx
S9(000001001)-->S9(000001001): xxx0x
S13(000001101)-->S9(000001001): xxx0x
S0(000000000)-->S0(000000000): xx1xx
S0(000000000)-->S0(000000000): xxxx0
S9(000001001)-->S0(000000000): xxx1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: axis_master_tvld eop with_data 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S2(10): xx1
S0(00)-->S0(00): 0x0
S1(01)-->S0(00): 0x0
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): 01x
S0(00)-->S1(01): 11x
S2(10)-->S1(01): 11x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N143 N152 i_axis_slave0_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2182 N2187 
S0(00)-->S1(01): 1x
S1(01)-->S1(01): x1
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S0(00)-->S0(00): 0x
S1(01)-->S0(00): x0
S0(00)-->S0(00): 00
S1(01)-->S0(00): 00

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N126 N136 i_axis_slave2_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM seio_state_fsm[1:0] inferred.
FSM seio_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N17 N53 sedi_ack 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 0xx
S1(01)-->S2(10): 1xx
S0(00)-->S1(01): 01x
S1(01)-->S1(01): 01x
S2(10)-->S2(10): xx0
S2(10)-->S0(00): xx1

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N118 N153 N155 N157 N159 N161 N163 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: eyecal_done init_done rdcal_done update_cal_req update_done wrcal_done wrlvl_done wrlvl_en 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): x1xxxxx1
S1(0001)-->S3(0011): x1xxxxx0
S0(0000)-->S1(0001): x0xxxxxx
S1(0001)-->S1(0001): x0xxxxxx
S2(0010)-->S2(0010): xxxxxx0x
S2(0010)-->S3(0011): xxxxxx1x
S3(0011)-->S3(0011): xx0xxxxx
S3(0011)-->S4(0100): xx1xxxxx
S4(0100)-->S4(0100): xxxxx0xx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S5(0101): 0xxxxxxx
S5(0101)-->S7(0111): 1xxxxxxx
S6(0110)-->S6(0110): xxxx0xxx
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S6(0110): xxx1xxxx
S7(0111)-->S7(0111): xxx0xxxx
S5(0101)-->S7(0111): 1xx0xxxx
S7(0111)-->S7(0111): 1xx0xxxx

I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N364 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N20 cnt[3] wrcal_move_en wrdata_check_pass write_calibration 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxxx
S2(0010)-->S3(0011): 0x1x1
S2(0010)-->S4(0100): 1x1x1
S0(0000)-->S0(0000): xxxx0
S2(0010)-->S0(0000): xxxx0
S1(0001)-->S2(0010): x10xx
S3(0011)-->S2(0010): x10xx
S4(0100)-->S5(0101): x1xxx
S5(0101)-->S6(0110): xx0xx
S6(0110)-->S7(0111): 0x1xx
S6(0110)-->S8(1000): 1x1xx
S5(0101)-->S6(0110): x10xx
S7(0111)-->S6(0110): x10xx
S8(1000)-->S9(1001): x1xxx
S9(1001)-->S10(1010): xx0xx
S10(1010)-->S11(1011): xx11x
S10(1010)-->S13(1101): xx10x
S11(1011)-->S11(1011): xxxx1
S11(1011)-->S12(1100): xxxx0
S10(1010)-->S11(1011): xx111
S11(1011)-->S11(1011): xx111
S13(1101)-->S13(1101): xxxxx
S12(1100)-->S0(0000): xxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N55 N115 N759 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxx1
S0(0000)-->S4(0100): xx1xxxx
S1(0001)-->S2(0010): xxx1xxx
S2(0010)-->S3(0011): xxxx1xx
S3(0011)-->S0(0000): xxxxxxx
S4(0100)-->S5(0101): 0xxxx1x
S4(0100)-->S6(0110): 1xxxx1x
S5(0101)-->S4(0100): xxx1x0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xxxx10x
S8(1000)-->S9(1001): 0xxxx1x
S8(1000)-->S10(1010): 1xxxx1x
S9(1001)-->S8(1000): xxx1x0x
S10(1010)-->S11(1011): xxx1x0x
S3(0011)-->S0(0000): x1xxxxx
S11(1011)-->S0(0000): x1xxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N21 N25 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N223 N235 N247 N259 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N294 N306 N318 N330 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM hsst_fsm_fsm[3:0] inferred.
FSM hsst_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N87 N280 N281 clk_remove cntr[11:2] pll_ready rate_chng 
S0(0000)-->S1(0001): x11x1111111111xx
S1(0001)-->S2(0010): x11x0100000000xx
S2(0010)-->S3(0011): xxxxxxxxxxxxxxxx
S3(0011)-->S4(0100): x11x00000100001x
S2(0010)-->S3(0011): xxxxxxxxxxxxxx0x
S3(0011)-->S3(0011): xxxxxxxxxxxxxx0x
S4(0100)-->S4(0100): x0xxxxxxxxxxxxxx
S4(0100)-->S4(0100): xx0xxxxxxxxxxxxx
S4(0100)-->S4(0100): xxxx1xxxxxxxxxxx
S4(0100)-->S4(0100): xxxxx1xxxxxxxxxx
S4(0100)-->S4(0100): xxxxxx1xxxxxxxxx
S4(0100)-->S4(0100): xxxxxxx1xxxxxxxx
S4(0100)-->S4(0100): xxxxxxxxxx1xxxxx
S4(0100)-->S4(0100): xxxxxxxxxxx1xxxx
S4(0100)-->S4(0100): xxxxxxxxxxxx1xxx
S4(0100)-->S4(0100): xxxxxxxxxxxxx1xx
S4(0100)-->S4(0100): xxxxxxxx00xxxxxx
S4(0100)-->S5(0101): x11x0000110000xx
S5(0101)-->S2(0010): 1xxxxxxxxxxxxxxx
S5(0101)-->S6(0110): 011x0001010100xx
S6(0110)-->S2(0010): 1xxxxxxxxxxxxxxx
S6(0110)-->S7(0111): 011x0000000100xx
S7(0111)-->S7(0111): 0xx0xxxxxxxxxxx0
S7(0111)-->S8(1000): 0xx0xxxxxxxxxxx1
S5(0101)-->S2(0010): 1xx0xxxxxxxxxxxx
S7(0111)-->S2(0010): 1xx0xxxxxxxxxxxx
S8(1000)-->S2(0010): 1xxxxxxxxxxxxxxx
S8(1000)-->S7(0111): 011x0000101011xx
S7(0111)-->S0(0000): xxx1xxxxxxxxxxxx

I: FSM rx_main_fsm_fsm[3:0] inferred.
FSM rx_main_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N53 N67 N68 N95 N108 N152 N320 N419 N652 N653 active_lane_num[0] ltssm_in_recovery rate_chng 
S0(0000)-->S0(0000): xxxxxxxx0xxxx
S0(0000)-->S1(0001): xxxxxxxx1xxxx
S1(0001)-->S1(0001): 0xxxxxxxxxxx0
S1(0001)-->S2(0010): 1xxxxxxxxxxx0
S2(0010)-->S1(0001): x10xxxxxxx0x0
S2(0010)-->S2(0010): x0xxxxxxxxxx0
S2(0010)-->S3(0011): x11xxxxxxxxx0
S2(0010)-->S6(0110): x10xxxxxxx1x0
S3(0011)-->S5(0101): xxxxxxxxxxxx0
S2(0010)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S4(0100)-->S1(0001): xxxx1xxxx00x0
S4(0100)-->S4(0100): xxxx0xxxxxxx0
S4(0100)-->S6(0110): xxxx1xxxx1xx0
S4(0100)-->S6(0110): xxxx1xxxxx1x0
S5(0101)-->S4(0100): xxx1xxxxxxxx0
S5(0101)-->S5(0101): xxx0xxxxxxxx0
S4(0100)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S6(0110)-->S1(0001): xxxxx1x1xxx00
S6(0110)-->S7(0111): xxxxxxxxxxx1x
S7(0111)-->S1(0001): xxxxx1x1xxx10
S7(0111)-->S6(0110): xxxxxxxxxxx00
S6(0110)-->S6(0110): xxxxx0x1xxx00
S7(0111)-->S6(0110): xxxxx0x1xxx00
S6(0110)-->S7(0111): xxxxx0x1xxx10
S7(0111)-->S7(0111): xxxxx0x1xxx10
S4(0100)-->S8(1000): xxxxxxxxxxx01
S5(0101)-->S8(1000): xxxxxxxxxxx01
S6(0110)-->S8(1000): xxxxxxxxxxx01
S7(0111)-->S8(1000): xxxxxxxxxxx01
S1(0001)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S7(0111)-->S8(1000): xxxxxxxxxxxx1
S8(1000)-->S1(0001): xxxxxx1xxxxxx
S8(1000)-->S8(1000): xxxxxx0xxxxxx
S0(0000)-->S1(0001): xxxxxx1x1xxxx
S8(1000)-->S1(0001): xxxxxx1x1xxxx

I: FSM main_done_fsm[3:0] inferred.
FSM main_done_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N292 N585 N594 N595 N656 active_lane_num[2:0] 
S0(0000)-->S0(0000): xxx1xxxx
S1(0001)-->S1(0001): xxx1xxxx
S2(0011)-->S2(0011): xxx1x1xx
S2(0011)-->S2(0011): xxx1xx1x
S2(0011)-->S2(0011): xxx1xxx0
S3(1111)-->S2(0011): xxx1xx1x
S3(1111)-->S3(1111): xxx1x10x
S3(1111)-->S3(1111): xxx1xx00
S2(0011)-->S1(0001): xxx1x001
S3(1111)-->S1(0001): xxx1x001
S0(0000)-->S0(0000): xx1xxxxx
S1(0001)-->S0(0000): xx1xxxxx
S2(0011)-->S0(0000): xx1xxxxx
S3(1111)-->S0(0000): xx1xxxxx
S0(0000)-->S0(0000): 1xxx0xxx
S1(0001)-->S0(0000): 1xxx0xxx
S2(0011)-->S0(0000): 1xxx0xxx
S3(1111)-->S0(0000): 1xxx0xxx
S0(0000)-->S0(0000): 1xxxxxx0
S1(0001)-->S0(0000): 1xxxxxx0
S2(0011)-->S0(0000): 1xxxxxx0
S3(1111)-->S0(0000): 1xxxxxx0
S0(0000)-->S0(0000): x1xxx000
S1(0001)-->S0(0000): x1xxx000
S2(0011)-->S0(0000): x1xxx000
S3(1111)-->S0(0000): x1xxx000
S0(0000)-->S1(0001): 1xxx1xx1
S1(0001)-->S1(0001): 1xxx1xx1
S2(0011)-->S1(0001): 1xxx1xx1
S3(1111)-->S1(0001): 1xxx1xx1
S0(0000)-->S1(0001): x1xxx001
S1(0001)-->S1(0001): x1xxx001
S2(0011)-->S1(0001): x1xxx001
S3(1111)-->S1(0001): x1xxx001
S0(0000)-->S2(0011): x1xxx01x
S1(0001)-->S2(0011): x1xxx01x
S2(0011)-->S2(0011): x1xxx01x
S3(1111)-->S2(0011): x1xxx01x
S0(0000)-->S3(1111): x1xxx1xx
S1(0001)-->S3(1111): x1xxx1xx
S2(0011)-->S3(1111): x1xxx1xx
S3(1111)-->S3(1111): x1xxx1xx

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: dqs_gate_vld_n gate_move_en gate_value[6] gatecal_start read_pattern_error sample_done 
S0(000)-->S1(001): xxx1xx
S1(001)-->S2(010): xxxxxx
S2(010)-->S2(010): 0xxxxx
S2(010)-->S3(011): 1x0xx0
S2(010)-->S4(100): 1xxxx1
S2(010)-->S5(101): 1x1xx0
S3(011)-->S3(011): x0xxxx
S1(001)-->S2(010): x1xxxx
S3(011)-->S2(010): x1xxxx
S4(100)-->S4(100): xxx10x
S5(101)-->S5(101): xxxxxx
S4(100)-->S5(101): xxx11x
S5(101)-->S5(101): xxx11x
S0(000)-->S0(000): xxx0xx
S4(100)-->S0(000): xxx0xx

I: FSM rx_init_fsm_fsm[3:0] inferred.
FSM rx_init_fsm_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N67 N180 P_RX_LANE_POWERUP cdr_align init_realign loss_signal main_rst_align word_align word_align_pos 
S0(0000)-->S0(0000): xx0xxxxxx
S0(0000)-->S1(0001): xx1xxxxxx
S1(0001)-->S1(0001): x0xxxxxxx
S1(0001)-->S2(0010): x1xxxxxxx
S0(0000)-->S1(0001): x01xxxxxx
S1(0001)-->S1(0001): x01xxxxxx
S2(0010)-->S4(0100): xxxxx0xxx
S4(0100)-->S4(0100): xxx0x0xxx
S4(0100)-->S5(0101): xxx1x0xxx
S5(0101)-->S6(0110): xxx110xxx
S5(0101)-->S7(0111): xxx100xxx
S6(0110)-->S6(0110): 0xx1x0x0x
S7(0111)-->S3(0011): 1xxxx0xxx
S7(0111)-->S7(0111): 0xx1x0x0x
S6(0110)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S6(0110)-->S8(1000): 0xx1x0x1x
S7(0111)-->S8(1000): 0xx1x0x1x
S5(0101)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S4(0100)-->S2(0010): xxxxx1xxx
S5(0101)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S7(0111)-->S2(0010): xxxxx1xxx
S2(0010)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S8(1000)-->S5(0101): xxxxxxx0x
S8(1000)-->S8(1000): xxxxxx01x
S8(1000)-->S9(1001): xxxxxx11x
S9(1001)-->S8(1000): xxxxxxxx1
S9(1001)-->S9(1001): xxxxxxxx0
S8(1000)-->S9(1001): xxxxxx110
S9(1001)-->S9(1001): xxxxxx110
S3(0011)-->S0(0000): xxxxxxxxx
S6(0110)-->S0(0000): 1xx1x0xxx

Executing : FSM inference successfully. Time elapsed: 1.190s wall, 0.906s user + 0.297s system = 1.203s CPU (101.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on N84_10 (bmsREDXOR).
I: Constant propagation done on N74 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N34 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N44 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N54 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[15] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[14] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[13] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[12] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 116)] The net cmos3_d_16bit[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 117)] The net cmos3_href_16bit is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 118)] The net cmos3_d_d0[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 119)] The net cmos3_href_d0 is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 120)] The net cmos3_vsync_d0 is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 121)] The net cmos3_pclk_16bit is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 136)] The net zoom_de_in_cnt[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 139)] The net video0_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net video1_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 141)] The net video2_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 142)] The net video3_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 746)] The net ddr_axi_rvalid_pos_reg is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 1.723s wall, 1.672s user + 0.031s system = 1.703s CPU (98.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:1m:14s
Action compile: CPU time elapsed is 0h:0m:24s
Action compile: Process CPU time elapsed is 0h:0m:24s
Current time: Thu Nov  6 23:16:10 2025
Action compile: Peak memory pool usage is 275 MB
Action from compile to compile: Total Real Time elapsed is 0h:1m:14s
Action from compile to compile: Total CPU time elapsed is 0h:0m:24s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:24s
Process "Compile" done.
Compiling technology operator (valence) library.
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v" has been added to project successfully. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v" has been added to project successfully. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v" has been added to project successfully. 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: IP "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.idf"'s device information is "PGL50H-6FBG484", it isn't the same as the current project. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.idf" has been added to project successfully. 
W: IP "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.idf"'s device information is "PGL50H-6FBG484", it isn't the same as the current project. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.idf" has been added to project successfully. 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v" has been added to project successfully. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/gmii_to_rgmii.v" has been added to project successfully. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v" has been added to project successfully. 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: IP "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.idf"'s device information is "PGL50H-6FBG484", it isn't the same as the current project. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.idf" has been added to project successfully. 
W: IP "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.idf"'s device information is "PGL50H-6FBG484", it isn't the same as the current project. 
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.idf" has been added to project successfully. 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/gmii_to_rgmii.v" has been removed from project successfully. 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 151)] Syntax error near parameter
E: Verilog-4060: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 580)] Multiple instances with the same instance name user_axi_m_arbitration
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 173)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 174)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 187)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] Identifier VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] Identifier ZOOM_VIDEO_LENGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 377)] Identifier ZOOM_VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 378)] Identifier PIXEL_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 380)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 381)] Identifier M_AXI_BRUST_LEN is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 572)] Identifier VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 573)] Identifier ZOOM_VIDEO_LENGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 574)] Identifier ZOOM_VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 575)] Identifier PIXEL_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 577)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 578)] Identifier M_AXI_BRUST_LEN is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 151)] Syntax error near parameter
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 372)] Syntax error near =
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 445)] It is illegal to redeclare the name cmos1_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 445)] Syntax error near 4
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 445)] It is illegal to redeclare the name cmos1_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 445)] Syntax error near 7
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 453)] It is illegal to redeclare the name cmos2_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 453)] Syntax error near 4
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 453)] It is illegal to redeclare the name cmos2_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 453)] Syntax error near 7
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 173)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 174)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 187)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 372)] Identifier DQ_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 373)] Identifier VIDEO_HIGTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 159)] Syntax error near parameter
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 381)] Syntax error near =
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 447)] It is illegal to redeclare the name cmos1_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 447)] Syntax error near 4
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 447)] It is illegal to redeclare the name cmos1_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 447)] Syntax error near 7
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 455)] It is illegal to redeclare the name cmos2_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 455)] Syntax error near 4
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 455)] It is illegal to redeclare the name cmos2_d_16bit which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 455)] Syntax error near 7
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 381)] Identifier VIDEO_HIGTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 159)] Syntax error near parameter
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 384)] Identifier VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 385)] Identifier ZOOM_VIDEO_LENGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 386)] Identifier ZOOM_VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 387)] Identifier PIXEL_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 390)] Identifier M_AXI_BRUST_LEN is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 86)] Syntax error near parameter
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 90)] Syntax error near parameter
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 165)] It is illegal to redeclare the name VIDEO_LENGTH which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] Syntax error near parameter
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 391)] Identifier VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 393)] Identifier ZOOM_VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Identifier PIXEL_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 165)] It is illegal to redeclare the name VIDEO_LENGTH which already declared 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] Syntax error near parameter
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4005: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 163)] Syntax error near parameter
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 388)] Identifier VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] Identifier ZOOM_VIDEO_LENGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 390)] Identifier ZOOM_VIDEO_HIGTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 391)] Identifier PIXEL_WIDTH is not declared
E: Verilog-4039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Identifier M_AXI_BRUST_LEN is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 325)] It is illegal to redeclare the name MEM_DQ_WIDTH which already declared 
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 326)] It is illegal to redeclare the name MEM_DM_WIDTH which already declared 
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 327)] It is illegal to redeclare the name MEM_DQS_WIDTH which already declared 
E: Verilog-4010: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 328)] It is illegal to redeclare the name CTRL_ADDR_WIDTH which already declared 
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4112: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 23)] Identifier MEM_DQ_WIDTH hasn't been initialized
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4112: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 183)] Identifier CTRL_ADDR_WIDTH hasn't been initialized
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1904)] An instance name should be specified when instantiate module eth0_img_rec
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 


Process "Compile" started.
Current time: Fri Nov  7 00:33:15 2025
Compiling architecture definition.
Analyzing project file 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/pcie_dma_test.pds'.
License checkout: fabric_ads from E:\PDS_FPGA\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Analyzing module pgr_apb_ctr_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Analyzing module pgr_apb_mif_32bit (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 111)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Analyzing module pgr_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Analyzing module pgr_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Analyzing module pgr_fifo_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Analyzing module pgr_uart_rx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Analyzing module pgr_uart_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Analyzing module pgr_uart_tx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Analyzing module pgr_uart2apb_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module pgm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Analyzing module pgm_distributed_fifo_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Analyzing module pgm_distributed_sdpram_v1_1 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Analyzing module pgr_prefetch_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 153)] bar0_rd_clk_en is already declared in this scope
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 154)] bar0_rd_addr is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 116)] cpld_last_data is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Analyzing module pcie_dma_test (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 115)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Analyzing module i2cSlave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Analyzing module registerInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Analyzing module serialInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Analyzing module rgb565_to_rgb888 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Analyzing module AXI_FULL_M (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 54)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 1)] Analyzing module axi_m_arbitration (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 102)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Analyzing module rw_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 1)] Analyzing module eth_img_rec (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 17)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 18)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 19)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v(line number: 1)] Analyzing module pcie_dma_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 125)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 97)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_SXT1_FIFO (library work)
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Analyzing module SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_read_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Analyzing module read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v(line number: 18)] Analyzing module hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_write_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Analyzing module write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_eth_pkt_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v(line number: 18)] Analyzing module eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_hdmi_pcie_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v successfully.
I: Module "pcie_dma_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.791s wall, 0.422s user + 0.078s system = 0.500s CPU (17.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Elaborating module pcie_dma_test
I: Module instance {pcie_dma_test} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    RW_ADDR_MIN = 20'b00000000000000000000
    RW_ADDR_MAX = 32'b00000000000011111101001000000000
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 185)] Elaborating instance my_PLL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 210)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 220)] Elaborating instance coms1_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 232)] Elaborating instance coms2_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 252)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 271)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 358)] Elaborating instance u_rgb565_to_rgb888
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Elaborating module rgb565_to_rgb888
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Elaborating instance user_axi_m_arbitration
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 1)] Elaborating module axi_m_arbitration
I: Module instance {pcie_dma_test/user_axi_m_arbitration} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO0_BASE_ADDR = 2'b00
    VIDEO1_BASE_ADDR = 2'b01
    VIDEO2_BASE_ADDR = 2'b10
    VIDEO3_BASE_ADDR = 2'b11
    M0_WRITE = 2'b00
    M1_WRITE = 2'b01
    M2_WRITE = 2'b10
    M3_WRITE = 2'b11
    READ_ARBITRATION = 3'b000
    M0_READ = 3'b001
    M1_READ = 3'b010
    M2_READ = 3'b011
    M3_READ = 3'b100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 450)] Elaborating instance u_axi_full_m0
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m0} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000000
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 499)] Elaborating instance u_axi_full_m1
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m1} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000001
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 547)] Elaborating instance u_axi_full_m2
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m2} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000010
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 595)] Elaborating instance u_axi_full_m3
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m3} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000011
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 636)] Elaborating instance user_rw_fifo_ctrl0
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 93)] Elaborating instance user_write_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Elaborating module write_ddr_fifo
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_write_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_write_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_write_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 683)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 684)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[4] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[5] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[6] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[7] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[22] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[23] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[24] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[25] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[27] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[28] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[29] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[30] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[31] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[32] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[33] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[34] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[40] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[41] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[42] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[43] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[45] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[46] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[47] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[48] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[49] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[50] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[51] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[52] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[58] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[59] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[60] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[61] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[63] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[64] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[65] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[66] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[67] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[68] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[69] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[70] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[76] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[77] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[78] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[79] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[81] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[82] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[83] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[84] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[85] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[86] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[87] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[88] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[94] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[95] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[96] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[97] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[99] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[100] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[101] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[102] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[103] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[104] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[105] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[106] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[112] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[113] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[114] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[115] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[117] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[118] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[119] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[120] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[121] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[122] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[123] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[124] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[130] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[131] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[132] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[133] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[135] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[136] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[137] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[138] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[139] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[140] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[141] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[142] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 110)] Elaborating instance user_read_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Elaborating module read_ddr_fifo
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_read_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_read_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_read_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 683)] Case condition never applies
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 658)] Elaborating instance user_rw_fifo_ctrl1
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 680)] Elaborating instance user_rw_fifo_ctrl2
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 702)] Elaborating instance user_rw_fifo_ctrl3
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video0_data_in and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video0_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video1_data_in and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video1_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video2_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video3_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port wr_addr_max and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port y_act and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port x_act and signal bound to it for instantiated module axi_m_arbitration
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 675)] Elaborating instance u_SXT1_FIFO_to_DDR
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 168)] Elaborating instance U_ipm2l_fifo_SXT1_FIFO
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 687)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 688)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 689)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 720)] Elaborating instance GTP_GRS_INST
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 731)] Elaborating instance u_ddr3
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {pcie_dma_test/u_ddr3} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001101000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001101000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001101000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001101000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 32.000000
    ODIV1 = 32'b00000000000000000000000001000000
    DUTY0 = 32'b00000000000000000000000000100000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001000000
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance pcie_dma_test/u_ddr3.u_ips_ddrc_top
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_slip_step and signal bound to it for instantiated module ddr3
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_read_clk_ctrl and signal bound to it for instantiated module ddr3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1087)] Elaborating instance u_SXT1_FIFO_to_PCIe
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1129)] Elaborating instance i2cSlave_u
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Elaborating module i2cSlave
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 164)] Elaborating instance u_registerInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Elaborating module registerInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 180)] Elaborating instance u_serialInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Elaborating module serialInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1280)] Elaborating instance u_refclk_buttonrstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_buttonrstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1288)] Elaborating instance u_refclk_perstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_perstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1294)] Elaborating instance u_ref_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1301)] Elaborating instance u_pclk_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1336)] Elaborating instance u_uart2apb_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Elaborating module pgr_uart2apb_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 50)] Elaborating instance u_uart_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Elaborating module pgr_uart_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 42)] Elaborating instance u_pgr_clk_gen
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Elaborating module pgr_clk_gen_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 54)] Elaborating instance u_tx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 34)] Elaborating instance u_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Elaborating module pgr_prefetch_fifo
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000001000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 82)] Elaborating instance pgm_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Elaborating module pgm_distributed_fifo_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 60)] Elaborating instance pgm_distributed_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Elaborating module pgm_distributed_sdpram_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/pgm_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 80)] Elaborating instance u_pgm_distributed_fifo_ctr_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module pgm_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 71)] Elaborating instance u_rx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_rx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 84)] Elaborating instance u_pgr_uart_tx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Elaborating module pgr_uart_tx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 102)] Elaborating instance u_pgr_uart_rx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Elaborating module pgr_uart_rx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 68)] Elaborating instance u_apb_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Elaborating module pgr_apb_ctr_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr} parameter value:
    CLK_DIV_P = 16'b0000000010010001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 39)] Elaborating instance u_apb_mif
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Elaborating module pgr_apb_mif_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr/u_apb_mif} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    TX_INTERVAL = 32'b00000000000000000000001101100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 64)] Elaborating instance u_cmd_parser
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Elaborating module pgr_cmd_parser_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1352)] Elaborating instance u_ips2l_pcie_expd_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Elaborating module ips2l_expd_apb_mux
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 64)] Elaborating instance u_pcie_expd_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1395)] Elaborating instance u_ips2l_pcie_dma
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Elaborating module ips2l_pcie_dma
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma} parameter value:
    DEVICE_TYPE = 3'b000
    AXIS_SLAVE_NUM = 32'b00000000000000000000000000000011
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 184)] Elaborating instance u_ips2l_pcie_dma_rx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 124)] Elaborating instance u_ips2l_pcie_dma_tlp_rcv
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Elaborating module ips2l_pcie_dma_tlp_rcv
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv} parameter value:
    DEVICE_TYPE = 3'b000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 188)] Elaborating instance u_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_cpld_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 128)] Elaborating instance u_ipm_distributed_sdpram_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Elaborating module ipm_distributed_sdpram_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 166)] Elaborating instance ips2l_pcie_dma_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 214)] Elaborating instance u_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_mwr_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 42)] Elaborating instance ips2l_pcie_dma_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 278)] Elaborating instance ips2l_pcie_dma_bar0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 163)] Elaborating instance U_ipm2l_sdpram_ips2l_pcie_dma_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000010000
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 455)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 456)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 569)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 574)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 575)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 576)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 303)] Elaborating instance ips2l_pcie_dma_bar2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 249)] Elaborating instance u_ips2l_pcie_dma_controller
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Elaborating module ips2l_pcie_dma_controller
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 298)] Elaborating instance u_ips2l_pcie_dma_tx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 121)] Elaborating instance u_ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 40)] Elaborating instance u_ips2l_pcie_dma_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 216)] Elaborating instance u_mwr_data_rd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo} parameter value:
    D = 8'b10000000
    W = 32'b00000000000000000000000010000000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 144)] Elaborating instance u_ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 101)] Elaborating instance u_ips2l_pcie_dma_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 165)] Elaborating instance u_ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 128)] Elaborating instance u_cpld_req_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo} parameter value:
    D = 7'b1000000
    W = 32'b00000000000000000000000001101000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 202)] Elaborating instance u_ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 235)] Elaborating instance u_ips2l_pcie_dma_mwr_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mwr_tx_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl} parameter value:
    DEVICE_TYPE = 3'b000
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1392)] Width mismatch between port bar0_rd_addr and signal bound to it for instantiated module ips2l_pcie_dma
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1790)] Elaborating instance u_ips2l_pcie_wrap
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Elaborating module pcie_test
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 531)] Elaborating instance U_IPS2L_PCIE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_top_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP} parameter value:
    DEVICE_TYPE = 3'b000
    DIAG_CTRL_BUS_B2 = NORMAL
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    ATOMIC_DISABLE = TRUE
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 331)] Elaborating instance u_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 342)] Elaborating instance u_pcie_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_mux_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 81)] Elaborating instance u_pcie_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 486)] Elaborating instance U_IPS2L_PCIE_HARD_CTRL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_hard_ctrl_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL} parameter value:
    DEVICE_TYPE = 3'b000
    DEBUG_INFO_DW = 32'b00000000000000000000000010000101
    TP = 32'b00000000000000000000000000000010
    GRS_EN = FALSE
    PIN_MUX_INT_FORCE_EN = FALSE
    PIN_MUX_INT_DISABLE = FALSE
    DIAG_CTRL_BUS_B2 = NORMAL
    DYN_DEBUG_SEL_EN = TRUE
    DEBUG_INFO_SEL = 32'b00000000000000000000000000000000
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    RAM_MUX_EN = TRUE
    ATOMIC_DISABLE = TRUE
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 424)] Elaborating instance mem_button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 426)] Elaborating instance pcie2_iip_exrcvdata_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Elaborating module rcv_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 568)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 438)] Elaborating instance pcie2_iip_exrcvhdr_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Elaborating module rcv_header_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_header_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_header_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 569)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 450)] Elaborating instance pcie2_iip_exretry_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Elaborating module retry_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 119)] Elaborating instance U_ipml_spram_retry_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Elaborating module ipm2l_spram_v1_0_retry_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 231)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 233)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 461)] Elaborating instance u_pcie_seio
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Elaborating module ips2l_pcie_seio_intf_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 473)] Elaborating instance tx_rst_done_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 563)] Elaborating instance U_IPS2L_PCIE_CFG_SPACE_INIT
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Elaborating module ips2l_pcie_cfg_init_v1_7
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT} parameter value:
    DEVICE_TYPE = 3'b000
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 583)] Elaborating instance U_APB2DBI
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Elaborating module ips2l_pcie_apb2dbi_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 646)] Elaborating instance u_gtp_pcie
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 652)] Elaborating instance U_IPS2L_HSSTLP_PCIE_SOFT_PHY
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Elaborating module ips2l_pcie_soft_phy_v1_3
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY} parameter value:
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    EN_CONTI_SKP_REPLACE = 1'b0
    PW = 32'b00000000000000000000000101011011
    PW_PMA_RX = 32'b00000000000000000000000110001111
    PW_PMA_TX = 32'b00000000000000000000000110000101
    PW_QUAD = 32'b00000000000000000000000100000011
    TX_DATA_WIDTH = 32'b00000000000000000000000000100000
    ENCODER_TYPE = normal
    COM = 8'b10111100
    SKP = 8'b00011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 537)] Elaborating instance rdata_proc_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 554)] Elaborating instance rdata_proc_1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 781)] Elaborating instance u_clkbufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 789)] Elaborating instance phy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 791)] Elaborating instance button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 877)] Elaborating instance hsst_pciex4_sync_rate_done
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1000)] Elaborating instance hsst_pciex4_rst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Elaborating instance ext_rstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Elaborating instance mac_clk_req_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 121)] Elaborating instance rate_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 122)] Elaborating instance st_recvr_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 124)] Elaborating instance hsst_tx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 66)] Elaborating instance pll_lock_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 69)] Elaborating instance pll_lock_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 72)] Elaborating instance pll_lock_multi_sw_wtchdg
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Elaborating module hsst_rst_wtchdg_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 74)] Elaborating instance tx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_rst_fsm_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 170)] Elaborating instance hsst_rx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Elaborating instance link_num_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 45)] Elaborating instance loss_signal_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 46)] Elaborating instance cdr_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 47)] Elaborating instance word_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 51)] Elaborating instance loss_signal_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 54)] Elaborating instance cdr_align_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 57)] Elaborating instance rx_rst_initfsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 161)] Elaborating instance rx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_fsm_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane} parameter value:
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[1] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[2] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[3] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1485)] Elaborating instance GTP_HSST_2LANE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Elaborating module ipm2l_pcie_hsstlp_x2_top
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 1699)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = FALSE
    FREE_CLOCK_FREQ = 10.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = TRUE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = TRUE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH1 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = Fullduplex
    CH1_EN = Fullduplex
    CH2_EN = DISABLE
    CH3_EN = DISABLE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100111
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000100100
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_DENC = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = TRUE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X20
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 10GB
    PCS_CH0_SAMP_16B = X20
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 4SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH0_DEC_DUAL = TRUE
    PCS_CH0_SPLIT = FALSE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = FALSE
    PCS_CH0_TX_BYPASS_ENC = FALSE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = TRUE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X20
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 20BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = ON
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 20BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_DENC = FALSE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = TRUE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X20
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 10GB
    PCS_CH1_SAMP_16B = X20
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 4SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH1_DEC_DUAL = TRUE
    PCS_CH1_SPLIT = FALSE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = SLAVE
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = FALSE
    PCS_CH1_TX_BYPASS_ENC = FALSE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = TRUE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = SLAVE
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X20
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 20BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = ON
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 20BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X16
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = FALSE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = FALSE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = TRUE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X16
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 16BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 16BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_DENC = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X16
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = 1GB
    PCS_CH3_SAMP_16B = X16
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = FALSE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = TRUE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X16
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 16BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 16BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2676)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2830)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 3501)] Elaborating instance U_GTP_HSSTLP_LANE0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 4108)] Elaborating instance U_GTP_HSSTLP_LANE1
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2386)] Net LANE_CIN_BUS_FORWARD_0 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2433)] Net APATTERN_STATUS_CIN_1 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1790)] Width mismatch between port pcs_nearend_loop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1790)] Width mismatch between port pma_nearend_ploop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1790)] Width mismatch between port pma_nearend_sloop and signal bound to it for instantiated module pcie_test
E: Verilog-4072: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1932)] eth0_img_rec is referenced to undefined module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:25s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Nov  7 00:33:39 2025
Action compile: Peak memory pool usage is 220 MB
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
E: Verilog-4014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1939)] Ordered and named port connection mixed of module instance u_eth0_img_rec
E: Parsing ERROR.
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 


Process "Compile" started.
Current time: Fri Nov  7 00:48:33 2025
Compiling architecture definition.
Analyzing project file 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/pcie_dma_test.pds'.
License checkout: fabric_ads from E:\PDS_FPGA\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Analyzing module pgr_apb_ctr_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Analyzing module pgr_apb_mif_32bit (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 111)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Analyzing module pgr_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Analyzing module pgr_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Analyzing module pgr_fifo_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Analyzing module pgr_uart_rx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Analyzing module pgr_uart_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Analyzing module pgr_uart_tx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Analyzing module pgr_uart2apb_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module pgm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Analyzing module pgm_distributed_fifo_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Analyzing module pgm_distributed_sdpram_v1_1 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Analyzing module pgr_prefetch_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 153)] bar0_rd_clk_en is already declared in this scope
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 154)] bar0_rd_addr is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 116)] cpld_last_data is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Analyzing module pcie_dma_test (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 115)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Analyzing module i2cSlave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Analyzing module registerInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Analyzing module serialInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Analyzing module rgb565_to_rgb888 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Analyzing module AXI_FULL_M (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 54)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 1)] Analyzing module axi_m_arbitration (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 102)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Analyzing module rw_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 1)] Analyzing module eth_img_rec (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 17)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 18)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 19)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v(line number: 1)] Analyzing module pcie_dma_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 125)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 97)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_SXT1_FIFO (library work)
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Analyzing module SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_read_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Analyzing module read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v(line number: 18)] Analyzing module hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_write_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Analyzing module write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_eth_pkt_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v(line number: 18)] Analyzing module eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_hdmi_pcie_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v successfully.
I: Module "pcie_dma_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 3.235s wall, 0.484s user + 0.094s system = 0.578s CPU (17.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Elaborating module pcie_dma_test
I: Module instance {pcie_dma_test} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    RW_ADDR_MIN = 20'b00000000000000000000
    RW_ADDR_MAX = 32'b00000000000011111101001000000000
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 185)] Elaborating instance my_PLL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 210)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 220)] Elaborating instance coms1_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 232)] Elaborating instance coms2_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 252)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 271)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 358)] Elaborating instance u_rgb565_to_rgb888
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Elaborating module rgb565_to_rgb888
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Elaborating instance user_axi_m_arbitration
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 1)] Elaborating module axi_m_arbitration
I: Module instance {pcie_dma_test/user_axi_m_arbitration} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO0_BASE_ADDR = 2'b00
    VIDEO1_BASE_ADDR = 2'b01
    VIDEO2_BASE_ADDR = 2'b10
    VIDEO3_BASE_ADDR = 2'b11
    M0_WRITE = 2'b00
    M1_WRITE = 2'b01
    M2_WRITE = 2'b10
    M3_WRITE = 2'b11
    READ_ARBITRATION = 3'b000
    M0_READ = 3'b001
    M1_READ = 3'b010
    M2_READ = 3'b011
    M3_READ = 3'b100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 450)] Elaborating instance u_axi_full_m0
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m0} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000000
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 499)] Elaborating instance u_axi_full_m1
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m1} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000001
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 547)] Elaborating instance u_axi_full_m2
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m2} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000010
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 595)] Elaborating instance u_axi_full_m3
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m3} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000011
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 636)] Elaborating instance user_rw_fifo_ctrl0
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 93)] Elaborating instance user_write_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Elaborating module write_ddr_fifo
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_write_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_write_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_write_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 683)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 684)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[4] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[5] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[6] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[7] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[22] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[23] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[24] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[25] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[27] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[28] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[29] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[30] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[31] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[32] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[33] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[34] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[40] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[41] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[42] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[43] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[45] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[46] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[47] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[48] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[49] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[50] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[51] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[52] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[58] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[59] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[60] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[61] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[63] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[64] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[65] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[66] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[67] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[68] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[69] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[70] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[76] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[77] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[78] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[79] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[81] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[82] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[83] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[84] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[85] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[86] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[87] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[88] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[94] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[95] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[96] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[97] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[99] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[100] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[101] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[102] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[103] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[104] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[105] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[106] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[112] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[113] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[114] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[115] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[117] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[118] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[119] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[120] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[121] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[122] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[123] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[124] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[130] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[131] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[132] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[133] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[135] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[136] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[137] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[138] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[139] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[140] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[141] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[142] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 110)] Elaborating instance user_read_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Elaborating module read_ddr_fifo
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_read_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_read_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_read_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 683)] Case condition never applies
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 658)] Elaborating instance user_rw_fifo_ctrl1
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 680)] Elaborating instance user_rw_fifo_ctrl2
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 702)] Elaborating instance user_rw_fifo_ctrl3
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video0_data_in and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video0_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video1_data_in and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video1_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video2_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video3_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port wr_addr_max and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port y_act and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port x_act and signal bound to it for instantiated module axi_m_arbitration
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 675)] Elaborating instance u_SXT1_FIFO_to_DDR
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 168)] Elaborating instance U_ipm2l_fifo_SXT1_FIFO
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 687)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 688)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 689)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 720)] Elaborating instance GTP_GRS_INST
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 731)] Elaborating instance u_ddr3
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {pcie_dma_test/u_ddr3} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001101000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001101000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001101000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001101000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 32.000000
    ODIV1 = 32'b00000000000000000000000001000000
    DUTY0 = 32'b00000000000000000000000000100000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001000000
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance pcie_dma_test/u_ddr3.u_ips_ddrc_top
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_slip_step and signal bound to it for instantiated module ddr3
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_read_clk_ctrl and signal bound to it for instantiated module ddr3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1097)] Elaborating instance u_SXT1_FIFO_to_PCIe
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1139)] Elaborating instance i2cSlave_u
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Elaborating module i2cSlave
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 164)] Elaborating instance u_registerInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Elaborating module registerInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 180)] Elaborating instance u_serialInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Elaborating module serialInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1290)] Elaborating instance u_refclk_buttonrstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_buttonrstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1298)] Elaborating instance u_refclk_perstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_perstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1304)] Elaborating instance u_ref_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1311)] Elaborating instance u_pclk_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1346)] Elaborating instance u_uart2apb_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Elaborating module pgr_uart2apb_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 50)] Elaborating instance u_uart_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Elaborating module pgr_uart_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 42)] Elaborating instance u_pgr_clk_gen
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Elaborating module pgr_clk_gen_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 54)] Elaborating instance u_tx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 34)] Elaborating instance u_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Elaborating module pgr_prefetch_fifo
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000001000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 82)] Elaborating instance pgm_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Elaborating module pgm_distributed_fifo_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 60)] Elaborating instance pgm_distributed_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Elaborating module pgm_distributed_sdpram_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/pgm_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 80)] Elaborating instance u_pgm_distributed_fifo_ctr_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module pgm_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 71)] Elaborating instance u_rx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_rx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 84)] Elaborating instance u_pgr_uart_tx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Elaborating module pgr_uart_tx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 102)] Elaborating instance u_pgr_uart_rx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Elaborating module pgr_uart_rx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 68)] Elaborating instance u_apb_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Elaborating module pgr_apb_ctr_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr} parameter value:
    CLK_DIV_P = 16'b0000000010010001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 39)] Elaborating instance u_apb_mif
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Elaborating module pgr_apb_mif_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr/u_apb_mif} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    TX_INTERVAL = 32'b00000000000000000000001101100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 64)] Elaborating instance u_cmd_parser
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Elaborating module pgr_cmd_parser_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1362)] Elaborating instance u_ips2l_pcie_expd_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Elaborating module ips2l_expd_apb_mux
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 64)] Elaborating instance u_pcie_expd_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1405)] Elaborating instance u_ips2l_pcie_dma
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Elaborating module ips2l_pcie_dma
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma} parameter value:
    DEVICE_TYPE = 3'b000
    AXIS_SLAVE_NUM = 32'b00000000000000000000000000000011
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 184)] Elaborating instance u_ips2l_pcie_dma_rx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 124)] Elaborating instance u_ips2l_pcie_dma_tlp_rcv
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Elaborating module ips2l_pcie_dma_tlp_rcv
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv} parameter value:
    DEVICE_TYPE = 3'b000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 188)] Elaborating instance u_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_cpld_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 128)] Elaborating instance u_ipm_distributed_sdpram_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Elaborating module ipm_distributed_sdpram_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 166)] Elaborating instance ips2l_pcie_dma_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 214)] Elaborating instance u_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_mwr_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 42)] Elaborating instance ips2l_pcie_dma_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 278)] Elaborating instance ips2l_pcie_dma_bar0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 163)] Elaborating instance U_ipm2l_sdpram_ips2l_pcie_dma_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000010000
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 455)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 456)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 569)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 574)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 575)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 576)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 303)] Elaborating instance ips2l_pcie_dma_bar2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 249)] Elaborating instance u_ips2l_pcie_dma_controller
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Elaborating module ips2l_pcie_dma_controller
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 298)] Elaborating instance u_ips2l_pcie_dma_tx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 121)] Elaborating instance u_ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 40)] Elaborating instance u_ips2l_pcie_dma_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 216)] Elaborating instance u_mwr_data_rd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo} parameter value:
    D = 8'b10000000
    W = 32'b00000000000000000000000010000000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 144)] Elaborating instance u_ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 101)] Elaborating instance u_ips2l_pcie_dma_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 165)] Elaborating instance u_ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 128)] Elaborating instance u_cpld_req_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo} parameter value:
    D = 7'b1000000
    W = 32'b00000000000000000000000001101000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 202)] Elaborating instance u_ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 235)] Elaborating instance u_ips2l_pcie_dma_mwr_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mwr_tx_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl} parameter value:
    DEVICE_TYPE = 3'b000
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1402)] Width mismatch between port bar0_rd_addr and signal bound to it for instantiated module ips2l_pcie_dma
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Elaborating instance u_ips2l_pcie_wrap
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Elaborating module pcie_test
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 531)] Elaborating instance U_IPS2L_PCIE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_top_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP} parameter value:
    DEVICE_TYPE = 3'b000
    DIAG_CTRL_BUS_B2 = NORMAL
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    ATOMIC_DISABLE = TRUE
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 331)] Elaborating instance u_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 342)] Elaborating instance u_pcie_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_mux_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 81)] Elaborating instance u_pcie_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 486)] Elaborating instance U_IPS2L_PCIE_HARD_CTRL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_hard_ctrl_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL} parameter value:
    DEVICE_TYPE = 3'b000
    DEBUG_INFO_DW = 32'b00000000000000000000000010000101
    TP = 32'b00000000000000000000000000000010
    GRS_EN = FALSE
    PIN_MUX_INT_FORCE_EN = FALSE
    PIN_MUX_INT_DISABLE = FALSE
    DIAG_CTRL_BUS_B2 = NORMAL
    DYN_DEBUG_SEL_EN = TRUE
    DEBUG_INFO_SEL = 32'b00000000000000000000000000000000
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    RAM_MUX_EN = TRUE
    ATOMIC_DISABLE = TRUE
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 424)] Elaborating instance mem_button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 426)] Elaborating instance pcie2_iip_exrcvdata_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Elaborating module rcv_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 568)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 438)] Elaborating instance pcie2_iip_exrcvhdr_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Elaborating module rcv_header_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_header_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_header_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 569)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 450)] Elaborating instance pcie2_iip_exretry_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Elaborating module retry_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 119)] Elaborating instance U_ipml_spram_retry_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Elaborating module ipm2l_spram_v1_0_retry_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 231)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 233)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 461)] Elaborating instance u_pcie_seio
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Elaborating module ips2l_pcie_seio_intf_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 473)] Elaborating instance tx_rst_done_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 563)] Elaborating instance U_IPS2L_PCIE_CFG_SPACE_INIT
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Elaborating module ips2l_pcie_cfg_init_v1_7
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT} parameter value:
    DEVICE_TYPE = 3'b000
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 583)] Elaborating instance U_APB2DBI
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Elaborating module ips2l_pcie_apb2dbi_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 646)] Elaborating instance u_gtp_pcie
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 652)] Elaborating instance U_IPS2L_HSSTLP_PCIE_SOFT_PHY
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Elaborating module ips2l_pcie_soft_phy_v1_3
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY} parameter value:
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    EN_CONTI_SKP_REPLACE = 1'b0
    PW = 32'b00000000000000000000000101011011
    PW_PMA_RX = 32'b00000000000000000000000110001111
    PW_PMA_TX = 32'b00000000000000000000000110000101
    PW_QUAD = 32'b00000000000000000000000100000011
    TX_DATA_WIDTH = 32'b00000000000000000000000000100000
    ENCODER_TYPE = normal
    COM = 8'b10111100
    SKP = 8'b00011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 537)] Elaborating instance rdata_proc_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 554)] Elaborating instance rdata_proc_1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 781)] Elaborating instance u_clkbufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 789)] Elaborating instance phy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 791)] Elaborating instance button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 877)] Elaborating instance hsst_pciex4_sync_rate_done
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1000)] Elaborating instance hsst_pciex4_rst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Elaborating instance ext_rstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Elaborating instance mac_clk_req_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 121)] Elaborating instance rate_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 122)] Elaborating instance st_recvr_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 124)] Elaborating instance hsst_tx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 66)] Elaborating instance pll_lock_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 69)] Elaborating instance pll_lock_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 72)] Elaborating instance pll_lock_multi_sw_wtchdg
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Elaborating module hsst_rst_wtchdg_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 74)] Elaborating instance tx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_rst_fsm_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 170)] Elaborating instance hsst_rx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Elaborating instance link_num_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 45)] Elaborating instance loss_signal_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 46)] Elaborating instance cdr_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 47)] Elaborating instance word_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 51)] Elaborating instance loss_signal_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 54)] Elaborating instance cdr_align_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 57)] Elaborating instance rx_rst_initfsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 161)] Elaborating instance rx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_fsm_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane} parameter value:
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[1] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[2] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[3] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1485)] Elaborating instance GTP_HSST_2LANE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Elaborating module ipm2l_pcie_hsstlp_x2_top
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 1699)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = FALSE
    FREE_CLOCK_FREQ = 10.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = TRUE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = TRUE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH1 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = Fullduplex
    CH1_EN = Fullduplex
    CH2_EN = DISABLE
    CH3_EN = DISABLE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100111
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000100100
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_DENC = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = TRUE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X20
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 10GB
    PCS_CH0_SAMP_16B = X20
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 4SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH0_DEC_DUAL = TRUE
    PCS_CH0_SPLIT = FALSE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = FALSE
    PCS_CH0_TX_BYPASS_ENC = FALSE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = TRUE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X20
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 20BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = ON
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 20BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_DENC = FALSE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = TRUE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X20
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 10GB
    PCS_CH1_SAMP_16B = X20
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 4SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH1_DEC_DUAL = TRUE
    PCS_CH1_SPLIT = FALSE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = SLAVE
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = FALSE
    PCS_CH1_TX_BYPASS_ENC = FALSE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = TRUE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = SLAVE
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X20
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 20BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = ON
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 20BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X16
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = FALSE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = FALSE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = TRUE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X16
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 16BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 16BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_DENC = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X16
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = 1GB
    PCS_CH3_SAMP_16B = X16
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = FALSE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = TRUE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X16
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 16BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 16BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2676)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2830)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 3501)] Elaborating instance U_GTP_HSSTLP_LANE0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 4108)] Elaborating instance U_GTP_HSSTLP_LANE1
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2386)] Net LANE_CIN_BUS_FORWARD_0 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2433)] Net APATTERN_STATUS_CIN_1 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pcs_nearend_loop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pma_nearend_ploop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pma_nearend_sloop and signal bound to it for instantiated module pcie_test
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net ddr_ip_clk connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net pix_clk_out connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_AWREADY connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_WLAST connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_WUSER connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_WREADY connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_ARREADY connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RID connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RDATA connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RLAST connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RVALID connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net vs_in connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net vs_out connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net pix_clk_in connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net zoom_de_out connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video0_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video1_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video2_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video3_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1139)] Give initial value 0 for the no drive pin myReg2 in module instance pcie_dma_test.i2cSlave_u
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1346)] Net rxd connected to input port of module instance pcie_dma_test.u_uart2apb_top has no driver, tie it to 0
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rst_n_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txc_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_tx_ctl_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txd_0 in graph of sdm module pcie_dma_test
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 173)] Net video_pre_rd_flag in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 407)] Net ddr_ip_rst_n in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 442)] Net zoom_data_out in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 475)] Net y_act in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 476)] Net x_act in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 1.366s wall, 1.250s user + 0.125s system = 1.375s CPU (100.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.748s wall, 0.719s user + 0.031s system = 0.750s CPU (100.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 838)] Feedback mux created for signal 'counter_24bit_end'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 119)] Feedback mux created for signal 'clk_cnt_start1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 442)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_user_define_data_flag that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 330)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 276)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 255)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
I: Removed inst ddr_fifo_rd_en_pcie that is redundant to bar0_wr_en.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Removed inst o_axis_slave1_tvld that is redundant to o_axis_slave1_tlast.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 77)] Found Ram mem, depth=64, width=10.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 82)] Found Ram mem, depth=16, width=8.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=64, width=104.
I: Removed inst P_PMA_TX_PD that is redundant to P_PMA_LANE_PD.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=128, width=128.
Executing : rtl-infer successfully. Time elapsed: 6.677s wall, 4.672s user + 1.969s system = 6.641s CPU (99.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.127s wall, 0.125s user + 0.000s system = 0.125s CPU (98.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.832s wall, 0.812s user + 0.000s system = 0.812s CPU (97.7%)

Start FSM inference.
I: FSM blk_state_fsm[1:0] inferred.
FSM blk_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N807 N1156 
S0(00)-->S1(01): x1
S1(01)-->S2(10): 1x
S2(10)-->S3(11): xx
S3(11)-->S0(00): xx

I: FSM curr_wr_reg_fsm[1:0] inferred.
FSM curr_wr_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM curr_rd_reg_fsm[1:0] inferred.
FSM curr_rd_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM arbitration_wr_state_fsm[4:0] inferred.
FSM arbitration_wr_state_fsm[4:0] STG:
Number of reachable states: 4
Input nets: M_AXI_WLAST N251 N277 N303 N329 
S0(00000)-->S1(00001): 1xxxx
S0(00000)-->S1(00001): x1xxx
S1(00001)-->S2(00010): 1xxxx
S1(00001)-->S2(00010): xx1xx
S2(00010)-->S3(00011): 1xxxx
S2(00010)-->S3(00011): xxx1x
S3(00011)-->S0(00000): 1xxxx
S3(00011)-->S0(00000): xxxx1

I: FSM arbitration_rd_state_fsm[2:0] inferred.
FSM arbitration_rd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N379 N381 N398 N438 N813 N814 N815 N816 N879 N881 fram0_done fram2_done rfifo_pre_write_init 
S0(000)-->S0(000): 00xxxxxxxxxx1
S0(000)-->S1(001): xxxx1xxxxxxxx
S0(000)-->S1(001): 1xxxxxxxxxxx1
S0(000)-->S2(010): xxxxx1xxxxxxx
S0(000)-->S3(011): xxxxxx1xxxxxx
S0(000)-->S3(011): 01xxxxxxxxxx1
S0(000)-->S4(100): xxxxxxx1xxxxx
S1(001)-->S1(001): xx0xxxxxxx1xx
S1(001)-->S2(010): xx1xxxxxxx1xx
S2(010)-->S2(010): xxxxxxxx1xxxx
S3(011)-->S3(011): xxx0xxxxxxx1x
S3(011)-->S4(100): xxx1xxxxxxx1x
S0(000)-->S2(010): xxxxx1xx1xxxx
S2(010)-->S2(010): xxxxx1xx1xxxx
S4(100)-->S4(100): xxxxxxxxx1xxx
S4(100)-->S0(000): xxxxxxxxx0xxx
S0(000)-->S4(100): xxxxxxx1x1xxx
S4(100)-->S4(100): xxxxxxx1x1xxx
S1(001)-->S0(000): xxxxxxxxxx0xx
S2(010)-->S0(000): xxxxxxxx0xxxx
S3(011)-->S0(000): xxxxxxxxxxx0x
S1(001)-->S0(000): xxxxxxxxxx00x
S3(011)-->S0(000): xxxxxxxxxx00x

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM CurrState_SISt_fsm[3:0] inferred.
FSM CurrState_SISt_fsm[3:0] STG:
Number of reachable states: 16
Input nets: N64 N240 bitCnt[2:0] scl 
S0(0000)-->S1(0001): xxxxxx
S1(0001)-->S2(0010): x1xxxx
S1(0001)-->S8(1000): x0xxxx
S2(0010)-->S3(0011): xxxxx0
S3(0011)-->S4(0100): xxxxx1
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S2(0010): xxx1xx
S4(0100)-->S2(0010): xxxx1x
S4(0100)-->S5(0101): xx000x
S5(0101)-->S6(0110): xxxxx0
S6(0110)-->S1(0001): xxxxx1
S7(0111)-->S11(1011): 0xxxx0
S7(0111)-->S15(1111): 1xxxxx
S8(1000)-->S7(0111): xxxxx1
S9(1001)-->S11(1011): xx0xxx
S9(1001)-->S11(1011): xxx0xx
S9(1001)-->S11(1011): xxxx0x
S9(1001)-->S14(1110): xx111x
S10(1010)-->S9(1001): xxxxx0
S11(1011)-->S10(1010): xxxxx1
S12(1100)-->S1(0001): xxxxx0
S13(1101)-->S12(1100): xxxxx1
S14(1110)-->S13(1101): xxxxxx
S15(1111)-->S1(0001): xxxxxx

I: FSM streamSt_fsm[1:0] inferred.
FSM streamSt_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N129 N232 N237 N250 N262 N263 N400 rxData[0] startStopDetState[1:0] 
S0(00)-->S0(00): x1x1xxxx0x
S0(00)-->S1(01): 1xxx11x1xx
S0(00)-->S2(10): 1xxx11x0xx
S2(10)-->S3(11): xxxx11xxxx
S0(00)-->S0(00): xx1xxxxxxx
S1(01)-->S0(00): xx1xxxxxxx
S2(10)-->S0(00): xx1xxxxxxx
S3(11)-->S0(00): xx1xxxxxxx
S0(00)-->S0(00): xxxxxx1xxx
S1(01)-->S0(00): xxxxxx1xxx
S2(10)-->S0(00): xxxxxx1xxx
S3(11)-->S0(00): xxxxxx1xxx
S0(00)-->S0(00): x1x1xxxx10
S1(01)-->S0(00): x1x1xxxx10
S2(10)-->S0(00): x1x1xxxx10
S3(11)-->S0(00): x1x1xxxx10
S0(00)-->S0(00): x1x1xxxx01
S1(01)-->S0(00): x1x1xxxx01
S2(10)-->S0(00): x1x1xxxx01
S3(11)-->S0(00): x1x1xxxx01

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2181 N2182 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2207 N2208 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N32 N38 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N27 N107 cnt[2] rst_clk_adj_chg 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S2(010): x0xx
S1(001)-->S4(100): x1xx
S2(010)-->S3(011): xxxx
S3(011)-->S1(001): 1xxx
S2(010)-->S3(011): 0xxx
S3(011)-->S3(011): 0xxx
S4(100)-->S4(100): xx0x
S4(100)-->S0(000): xx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N161 N240 N241 N243 N324 N327 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb training_error_d[1] 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0x
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1x
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx1x
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx10
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx1x
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx10
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx1x
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx10
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0x
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxx1

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[1] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM crt_st_fsm[8:0] inferred.
FSM crt_st_fsm[8:0] STG:
Number of reachable states: 14
Input nets: N181 N200 N201 cmd_done fifo_data_valid 
S0(000000000)-->S1(000000001): 1xxx1
S0(000000000)-->S10(000001010): x1xx1
S1(000000001)-->S1(000000001): xxxx0
S1(000000001)-->S2(000000010): xxxx1
S2(000000010)-->S2(000000010): xxxx0
S2(000000010)-->S3(000000011): xxxx1
S3(000000011)-->S3(000000011): xxxx0
S3(000000011)-->S4(000000100): xxxx1
S4(000000100)-->S4(000000100): xxxx0
S4(000000100)-->S5(000000101): xxxx1
S5(000000101)-->S5(000000101): xxxx0
S5(000000101)-->S6(000000110): xxxx1
S6(000000110)-->S6(000000110): xxxx0
S6(000000110)-->S7(000000111): xxxx1
S7(000000111)-->S7(000000111): xxxx0
S7(000000111)-->S8(000001000): xxxx1
S8(000001000)-->S9(000001001): xxxxx
S10(000001010)-->S10(000001010): xxxx0
S10(000001010)-->S11(000001011): xxxx1
S11(000001011)-->S11(000001011): xxxx0
S11(000001011)-->S12(000001100): xxxx1
S12(000001100)-->S12(000001100): xxxx0
S12(000001100)-->S13(000001101): xxxx1
S13(000001101)-->S9(000001001): xxxxx
S9(000001001)-->S9(000001001): xxx0x
S13(000001101)-->S9(000001001): xxx0x
S0(000000000)-->S0(000000000): xx1xx
S0(000000000)-->S0(000000000): xxxx0
S9(000001001)-->S0(000000000): xxx1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: axis_master_tvld eop with_data 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S2(10): xx1
S0(00)-->S0(00): 0x0
S1(01)-->S0(00): 0x0
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): 01x
S0(00)-->S1(01): 11x
S2(10)-->S1(01): 11x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N143 N152 i_axis_slave0_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2182 N2187 
S0(00)-->S1(01): 1x
S1(01)-->S1(01): x1
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S0(00)-->S0(00): 0x
S1(01)-->S0(00): x0
S0(00)-->S0(00): 00
S1(01)-->S0(00): 00

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N126 N136 i_axis_slave2_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N118 N153 N155 N157 N159 N161 N163 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: eyecal_done init_done rdcal_done update_cal_req update_done wrcal_done wrlvl_done wrlvl_en 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): x1xxxxx1
S1(0001)-->S3(0011): x1xxxxx0
S0(0000)-->S1(0001): x0xxxxxx
S1(0001)-->S1(0001): x0xxxxxx
S2(0010)-->S2(0010): xxxxxx0x
S2(0010)-->S3(0011): xxxxxx1x
S3(0011)-->S3(0011): xx0xxxxx
S3(0011)-->S4(0100): xx1xxxxx
S4(0100)-->S4(0100): xxxxx0xx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S5(0101): 0xxxxxxx
S5(0101)-->S7(0111): 1xxxxxxx
S6(0110)-->S6(0110): xxxx0xxx
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S6(0110): xxx1xxxx
S7(0111)-->S7(0111): xxx0xxxx
S5(0101)-->S7(0111): 1xx0xxxx
S7(0111)-->S7(0111): 1xx0xxxx

I: FSM seio_state_fsm[1:0] inferred.
FSM seio_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N17 N53 sedi_ack 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 0xx
S1(01)-->S2(10): 1xx
S0(00)-->S1(01): 01x
S1(01)-->S1(01): 01x
S2(10)-->S2(10): xx0
S2(10)-->S0(00): xx1

W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N364 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N20 cnt[3] wrcal_move_en wrdata_check_pass write_calibration 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxxx
S2(0010)-->S3(0011): 0x1x1
S2(0010)-->S4(0100): 1x1x1
S0(0000)-->S0(0000): xxxx0
S2(0010)-->S0(0000): xxxx0
S1(0001)-->S2(0010): x10xx
S3(0011)-->S2(0010): x10xx
S4(0100)-->S5(0101): x1xxx
S5(0101)-->S6(0110): xx0xx
S6(0110)-->S7(0111): 0x1xx
S6(0110)-->S8(1000): 1x1xx
S5(0101)-->S6(0110): x10xx
S7(0111)-->S6(0110): x10xx
S8(1000)-->S9(1001): x1xxx
S9(1001)-->S10(1010): xx0xx
S10(1010)-->S11(1011): xx11x
S10(1010)-->S13(1101): xx10x
S11(1011)-->S11(1011): xxxx1
S11(1011)-->S12(1100): xxxx0
S10(1010)-->S11(1011): xx111
S11(1011)-->S11(1011): xx111
S13(1101)-->S13(1101): xxxxx
S12(1100)-->S0(0000): xxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N55 N115 N759 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxx1
S0(0000)-->S4(0100): xx1xxxx
S1(0001)-->S2(0010): xxx1xxx
S2(0010)-->S3(0011): xxxx1xx
S3(0011)-->S0(0000): xxxxxxx
S4(0100)-->S5(0101): 0xxxx1x
S4(0100)-->S6(0110): 1xxxx1x
S5(0101)-->S4(0100): xxx1x0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xxxx10x
S8(1000)-->S9(1001): 0xxxx1x
S8(1000)-->S10(1010): 1xxxx1x
S9(1001)-->S8(1000): xxx1x0x
S10(1010)-->S11(1011): xxx1x0x
S3(0011)-->S0(0000): x1xxxxx
S11(1011)-->S0(0000): x1xxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N21 N25 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N223 N235 N247 N259 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N294 N306 N318 N330 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: dqs_gate_vld_n gate_move_en gate_value[6] gatecal_start read_pattern_error sample_done 
S0(000)-->S1(001): xxx1xx
S1(001)-->S2(010): xxxxxx
S2(010)-->S2(010): 0xxxxx
S2(010)-->S3(011): 1x0xx0
S2(010)-->S4(100): 1xxxx1
S2(010)-->S5(101): 1x1xx0
S3(011)-->S3(011): x0xxxx
S1(001)-->S2(010): x1xxxx
S3(011)-->S2(010): x1xxxx
S4(100)-->S4(100): xxx10x
S5(101)-->S5(101): xxxxxx
S4(100)-->S5(101): xxx11x
S5(101)-->S5(101): xxx11x
S0(000)-->S0(000): xxx0xx
S4(100)-->S0(000): xxx0xx

I: FSM hsst_fsm_fsm[3:0] inferred.
FSM hsst_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N87 N280 N281 clk_remove cntr[11:2] pll_ready rate_chng 
S0(0000)-->S1(0001): x11x1111111111xx
S1(0001)-->S2(0010): x11x0100000000xx
S2(0010)-->S3(0011): xxxxxxxxxxxxxxxx
S3(0011)-->S4(0100): x11x00000100001x
S2(0010)-->S3(0011): xxxxxxxxxxxxxx0x
S3(0011)-->S3(0011): xxxxxxxxxxxxxx0x
S4(0100)-->S4(0100): x0xxxxxxxxxxxxxx
S4(0100)-->S4(0100): xx0xxxxxxxxxxxxx
S4(0100)-->S4(0100): xxxx1xxxxxxxxxxx
S4(0100)-->S4(0100): xxxxx1xxxxxxxxxx
S4(0100)-->S4(0100): xxxxxx1xxxxxxxxx
S4(0100)-->S4(0100): xxxxxxx1xxxxxxxx
S4(0100)-->S4(0100): xxxxxxxxxx1xxxxx
S4(0100)-->S4(0100): xxxxxxxxxxx1xxxx
S4(0100)-->S4(0100): xxxxxxxxxxxx1xxx
S4(0100)-->S4(0100): xxxxxxxxxxxxx1xx
S4(0100)-->S4(0100): xxxxxxxx00xxxxxx
S4(0100)-->S5(0101): x11x0000110000xx
S5(0101)-->S2(0010): 1xxxxxxxxxxxxxxx
S5(0101)-->S6(0110): 011x0001010100xx
S6(0110)-->S2(0010): 1xxxxxxxxxxxxxxx
S6(0110)-->S7(0111): 011x0000000100xx
S7(0111)-->S7(0111): 0xx0xxxxxxxxxxx0
S7(0111)-->S8(1000): 0xx0xxxxxxxxxxx1
S5(0101)-->S2(0010): 1xx0xxxxxxxxxxxx
S7(0111)-->S2(0010): 1xx0xxxxxxxxxxxx
S8(1000)-->S2(0010): 1xxxxxxxxxxxxxxx
S8(1000)-->S7(0111): 011x0000101011xx
S7(0111)-->S0(0000): xxx1xxxxxxxxxxxx

I: FSM rx_main_fsm_fsm[3:0] inferred.
FSM rx_main_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N53 N67 N68 N95 N108 N152 N320 N419 N652 N653 active_lane_num[0] ltssm_in_recovery rate_chng 
S0(0000)-->S0(0000): xxxxxxxx0xxxx
S0(0000)-->S1(0001): xxxxxxxx1xxxx
S1(0001)-->S1(0001): 0xxxxxxxxxxx0
S1(0001)-->S2(0010): 1xxxxxxxxxxx0
S2(0010)-->S1(0001): x10xxxxxxx0x0
S2(0010)-->S2(0010): x0xxxxxxxxxx0
S2(0010)-->S3(0011): x11xxxxxxxxx0
S2(0010)-->S6(0110): x10xxxxxxx1x0
S3(0011)-->S5(0101): xxxxxxxxxxxx0
S2(0010)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S4(0100)-->S1(0001): xxxx1xxxx00x0
S4(0100)-->S4(0100): xxxx0xxxxxxx0
S4(0100)-->S6(0110): xxxx1xxxx1xx0
S4(0100)-->S6(0110): xxxx1xxxxx1x0
S5(0101)-->S4(0100): xxx1xxxxxxxx0
S5(0101)-->S5(0101): xxx0xxxxxxxx0
S4(0100)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S6(0110)-->S1(0001): xxxxx1x1xxx00
S6(0110)-->S7(0111): xxxxxxxxxxx1x
S7(0111)-->S1(0001): xxxxx1x1xxx10
S7(0111)-->S6(0110): xxxxxxxxxxx00
S6(0110)-->S6(0110): xxxxx0x1xxx00
S7(0111)-->S6(0110): xxxxx0x1xxx00
S6(0110)-->S7(0111): xxxxx0x1xxx10
S7(0111)-->S7(0111): xxxxx0x1xxx10
S4(0100)-->S8(1000): xxxxxxxxxxx01
S5(0101)-->S8(1000): xxxxxxxxxxx01
S6(0110)-->S8(1000): xxxxxxxxxxx01
S7(0111)-->S8(1000): xxxxxxxxxxx01
S1(0001)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S7(0111)-->S8(1000): xxxxxxxxxxxx1
S8(1000)-->S1(0001): xxxxxx1xxxxxx
S8(1000)-->S8(1000): xxxxxx0xxxxxx
S0(0000)-->S1(0001): xxxxxx1x1xxxx
S8(1000)-->S1(0001): xxxxxx1x1xxxx

I: FSM main_done_fsm[3:0] inferred.
FSM main_done_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N292 N585 N594 N595 N656 active_lane_num[2:0] 
S0(0000)-->S0(0000): xxx1xxxx
S1(0001)-->S1(0001): xxx1xxxx
S2(0011)-->S2(0011): xxx1x1xx
S2(0011)-->S2(0011): xxx1xx1x
S2(0011)-->S2(0011): xxx1xxx0
S3(1111)-->S2(0011): xxx1xx1x
S3(1111)-->S3(1111): xxx1x10x
S3(1111)-->S3(1111): xxx1xx00
S2(0011)-->S1(0001): xxx1x001
S3(1111)-->S1(0001): xxx1x001
S0(0000)-->S0(0000): xx1xxxxx
S1(0001)-->S0(0000): xx1xxxxx
S2(0011)-->S0(0000): xx1xxxxx
S3(1111)-->S0(0000): xx1xxxxx
S0(0000)-->S0(0000): 1xxx0xxx
S1(0001)-->S0(0000): 1xxx0xxx
S2(0011)-->S0(0000): 1xxx0xxx
S3(1111)-->S0(0000): 1xxx0xxx
S0(0000)-->S0(0000): 1xxxxxx0
S1(0001)-->S0(0000): 1xxxxxx0
S2(0011)-->S0(0000): 1xxxxxx0
S3(1111)-->S0(0000): 1xxxxxx0
S0(0000)-->S0(0000): x1xxx000
S1(0001)-->S0(0000): x1xxx000
S2(0011)-->S0(0000): x1xxx000
S3(1111)-->S0(0000): x1xxx000
S0(0000)-->S1(0001): 1xxx1xx1
S1(0001)-->S1(0001): 1xxx1xx1
S2(0011)-->S1(0001): 1xxx1xx1
S3(1111)-->S1(0001): 1xxx1xx1
S0(0000)-->S1(0001): x1xxx001
S1(0001)-->S1(0001): x1xxx001
S2(0011)-->S1(0001): x1xxx001
S3(1111)-->S1(0001): x1xxx001
S0(0000)-->S2(0011): x1xxx01x
S1(0001)-->S2(0011): x1xxx01x
S2(0011)-->S2(0011): x1xxx01x
S3(1111)-->S2(0011): x1xxx01x
S0(0000)-->S3(1111): x1xxx1xx
S1(0001)-->S3(1111): x1xxx1xx
S2(0011)-->S3(1111): x1xxx1xx
S3(1111)-->S3(1111): x1xxx1xx

I: FSM rx_init_fsm_fsm[3:0] inferred.
FSM rx_init_fsm_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N67 N180 P_RX_LANE_POWERUP cdr_align init_realign loss_signal main_rst_align word_align word_align_pos 
S0(0000)-->S0(0000): xx0xxxxxx
S0(0000)-->S1(0001): xx1xxxxxx
S1(0001)-->S1(0001): x0xxxxxxx
S1(0001)-->S2(0010): x1xxxxxxx
S0(0000)-->S1(0001): x01xxxxxx
S1(0001)-->S1(0001): x01xxxxxx
S2(0010)-->S4(0100): xxxxx0xxx
S4(0100)-->S4(0100): xxx0x0xxx
S4(0100)-->S5(0101): xxx1x0xxx
S5(0101)-->S6(0110): xxx110xxx
S5(0101)-->S7(0111): xxx100xxx
S6(0110)-->S6(0110): 0xx1x0x0x
S7(0111)-->S3(0011): 1xxxx0xxx
S7(0111)-->S7(0111): 0xx1x0x0x
S6(0110)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S6(0110)-->S8(1000): 0xx1x0x1x
S7(0111)-->S8(1000): 0xx1x0x1x
S5(0101)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S4(0100)-->S2(0010): xxxxx1xxx
S5(0101)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S7(0111)-->S2(0010): xxxxx1xxx
S2(0010)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S8(1000)-->S5(0101): xxxxxxx0x
S8(1000)-->S8(1000): xxxxxx01x
S8(1000)-->S9(1001): xxxxxx11x
S9(1001)-->S8(1000): xxxxxxxx1
S9(1001)-->S9(1001): xxxxxxxx0
S8(1000)-->S9(1001): xxxxxx110
S9(1001)-->S9(1001): xxxxxx110
S3(0011)-->S0(0000): xxxxxxxxx
S6(0110)-->S0(0000): 1xx1x0xxx

Executing : FSM inference successfully. Time elapsed: 0.776s wall, 0.531s user + 0.234s system = 0.766s CPU (98.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on N84_10 (bmsREDXOR).
I: Constant propagation done on N74 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N34 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N44 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N54 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
E: Sdm-4011: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Module GTP_DRM9K is not support.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:39s
Action compile: CPU time elapsed is 0h:0m:12s
Action compile: Process CPU time elapsed is 0h:0m:12s
Current time: Fri Nov  7 00:49:11 2025
Action compile: Peak memory pool usage is 275 MB
Compiling verification operator library.
Compiling technology operator (valence) library.
E: Flow-0011: Compile design DB file is not found.


Process "Compile" started.
Current time: Fri Nov  7 00:51:32 2025
Compiling architecture definition.
Analyzing project file 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/pcie_dma_test.pds'.
License checkout: fabric_ads from E:\PDS_FPGA\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Analyzing module pgr_apb_ctr_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Analyzing module pgr_apb_mif_32bit (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 111)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Analyzing module pgr_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Analyzing module pgr_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Analyzing module pgr_fifo_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Analyzing module pgr_uart_rx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Analyzing module pgr_uart_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Analyzing module pgr_uart_tx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Analyzing module pgr_uart2apb_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module pgm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Analyzing module pgm_distributed_fifo_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Analyzing module pgm_distributed_sdpram_v1_1 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Analyzing module pgr_prefetch_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 153)] bar0_rd_clk_en is already declared in this scope
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 154)] bar0_rd_addr is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 116)] cpld_last_data is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Analyzing module pcie_dma_test (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 115)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Analyzing module i2cSlave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Analyzing module registerInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Analyzing module serialInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Analyzing module rgb565_to_rgb888 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Analyzing module AXI_FULL_M (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 54)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 1)] Analyzing module axi_m_arbitration (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 102)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Analyzing module rw_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 1)] Analyzing module eth_img_rec (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 17)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 18)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 19)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v(line number: 1)] Analyzing module pcie_dma_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 125)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 97)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_SXT1_FIFO (library work)
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Analyzing module SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_read_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Analyzing module read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v(line number: 18)] Analyzing module hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_write_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Analyzing module write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_eth_pkt_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v(line number: 18)] Analyzing module eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_hdmi_pcie_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v successfully.
I: Module "pcie_dma_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.685s wall, 0.969s user + 0.031s system = 1.000s CPU (17.6%)

Start rtl-elaborate.
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Elaborating module pcie_dma_test
I: Module instance {pcie_dma_test} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    RW_ADDR_MIN = 20'b00000000000000000000
    RW_ADDR_MAX = 32'b00000000000011111101001000000000
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 185)] Elaborating instance my_PLL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 210)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 220)] Elaborating instance coms1_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 232)] Elaborating instance coms2_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 252)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 271)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 358)] Elaborating instance u_rgb565_to_rgb888
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Elaborating module rgb565_to_rgb888
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Elaborating instance user_axi_m_arbitration
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 1)] Elaborating module axi_m_arbitration
I: Module instance {pcie_dma_test/user_axi_m_arbitration} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO0_BASE_ADDR = 2'b00
    VIDEO1_BASE_ADDR = 2'b01
    VIDEO2_BASE_ADDR = 2'b10
    VIDEO3_BASE_ADDR = 2'b11
    M0_WRITE = 2'b00
    M1_WRITE = 2'b01
    M2_WRITE = 2'b10
    M3_WRITE = 2'b11
    READ_ARBITRATION = 3'b000
    M0_READ = 3'b001
    M1_READ = 3'b010
    M2_READ = 3'b011
    M3_READ = 3'b100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 450)] Elaborating instance u_axi_full_m0
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m0} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000000
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 499)] Elaborating instance u_axi_full_m1
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m1} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000001
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 547)] Elaborating instance u_axi_full_m2
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m2} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000010
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 595)] Elaborating instance u_axi_full_m3
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Elaborating module AXI_FULL_M
I: Module instance {pcie_dma_test/user_axi_m_arbitration/u_axi_full_m3} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000001111000000
    VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    DQ_WIDTH = 32'b00000000000000000000000000010000
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    VIDEO_BASE_ADDR = 32'b00000000000000000000000000000011
    IDLE = 32'b00000000000000000000000000000000
    WRITE_START = 32'b00000000000000000000000000000001
    WRITE_ADDR = 32'b00000000000000000000000000000010
    WRITE_DATA = 32'b00000000000000000000000000000011
    READ_START = 32'b00000000000000000000000000000001
    READ_ADDR = 32'b00000000000000000000000000000010
    READ_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 636)] Elaborating instance user_rw_fifo_ctrl0
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 93)] Elaborating instance user_write_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Elaborating module write_ddr_fifo
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_write_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_write_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_write_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 683)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 684)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 685)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 686)] Case condition never applies
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[4] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[5] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[6] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[7] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[22] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[23] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[24] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[25] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[27] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[28] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[29] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[30] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[31] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[32] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[33] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[34] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[40] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[41] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[42] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[43] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[45] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[46] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[47] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[48] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[49] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[50] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[51] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[52] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[58] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[59] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[60] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[61] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[63] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[64] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[65] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[66] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[67] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[68] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[69] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[70] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[76] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[77] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[78] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[79] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[81] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[82] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[83] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[84] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[85] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[86] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[87] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[88] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[94] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[95] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[96] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[97] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[99] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[100] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[101] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[102] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[103] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[104] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[105] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[106] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[112] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[113] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[114] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[115] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[117] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[118] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[119] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[120] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[121] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[122] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[123] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[124] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[130] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[131] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[132] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[133] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[135] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[136] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[137] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[138] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[139] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[140] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[141] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[142] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_write_ddr_fifo(original module ipml_sdpram_v1_6_write_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000011111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 110)] Elaborating instance user_read_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Elaborating module read_ddr_fifo
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_read_ddr_fifo
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_read_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_read_ddr_fifo
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 486)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 487)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 488)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 489)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 490)] Case condition never applies
W: Verilog-2039: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 682)] Case condition never applies
W: Verilog-2038: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 683)] Case condition never applies
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 773)] Net DA_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[80] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[89] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[98] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[107] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[116] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[125] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[134] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 774)] Net DB_bus[143] in ipml_sdpram_v1_6_read_ddr_fifo(original module ipml_sdpram_v1_6_read_ddr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {pcie_dma_test/user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000001111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 658)] Elaborating instance user_rw_fifo_ctrl1
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 680)] Elaborating instance user_rw_fifo_ctrl2
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
I: Verilog-0004: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 702)] Elaborating instance user_rw_fifo_ctrl3
I: Verilog-0003: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Elaborating module rw_fifo_ctrl
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video0_data_in and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video0_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video1_data_in and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video1_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video2_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port video3_data_out and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port wr_addr_max and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port y_act and signal bound to it for instantiated module axi_m_arbitration
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 394)] Width mismatch between port x_act and signal bound to it for instantiated module axi_m_arbitration
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 675)] Elaborating instance u_SXT1_FIFO_to_DDR
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 168)] Elaborating instance U_ipm2l_fifo_SXT1_FIFO
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 687)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 688)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 689)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 720)] Elaborating instance GTP_GRS_INST
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 731)] Elaborating instance u_ddr3
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {pcie_dma_test/u_ddr3} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001101000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001101000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001101000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001101000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 32.000000
    ODIV1 = 32'b00000000000000000000000001000000
    DUTY0 = 32'b00000000000000000000000000100000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001000000
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance pcie_dma_test/u_ddr3.u_ips_ddrc_top
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_slip_step and signal bound to it for instantiated module ddr3
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_read_clk_ctrl and signal bound to it for instantiated module ddr3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1097)] Elaborating instance u_SXT1_FIFO_to_PCIe
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1139)] Elaborating instance i2cSlave_u
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Elaborating module i2cSlave
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 164)] Elaborating instance u_registerInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Elaborating module registerInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 180)] Elaborating instance u_serialInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Elaborating module serialInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1290)] Elaborating instance u_refclk_buttonrstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_buttonrstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1298)] Elaborating instance u_refclk_perstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_perstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1304)] Elaborating instance u_ref_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1311)] Elaborating instance u_pclk_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1346)] Elaborating instance u_uart2apb_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Elaborating module pgr_uart2apb_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 50)] Elaborating instance u_uart_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Elaborating module pgr_uart_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 42)] Elaborating instance u_pgr_clk_gen
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Elaborating module pgr_clk_gen_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 54)] Elaborating instance u_tx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 34)] Elaborating instance u_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Elaborating module pgr_prefetch_fifo
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000001000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 82)] Elaborating instance pgm_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Elaborating module pgm_distributed_fifo_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 60)] Elaborating instance pgm_distributed_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Elaborating module pgm_distributed_sdpram_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/pgm_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 80)] Elaborating instance u_pgm_distributed_fifo_ctr_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module pgm_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 71)] Elaborating instance u_rx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_rx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 84)] Elaborating instance u_pgr_uart_tx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Elaborating module pgr_uart_tx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 102)] Elaborating instance u_pgr_uart_rx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Elaborating module pgr_uart_rx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 68)] Elaborating instance u_apb_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Elaborating module pgr_apb_ctr_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr} parameter value:
    CLK_DIV_P = 16'b0000000010010001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 39)] Elaborating instance u_apb_mif
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Elaborating module pgr_apb_mif_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr/u_apb_mif} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    TX_INTERVAL = 32'b00000000000000000000001101100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 64)] Elaborating instance u_cmd_parser
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Elaborating module pgr_cmd_parser_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1362)] Elaborating instance u_ips2l_pcie_expd_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Elaborating module ips2l_expd_apb_mux
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 64)] Elaborating instance u_pcie_expd_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1405)] Elaborating instance u_ips2l_pcie_dma
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Elaborating module ips2l_pcie_dma
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma} parameter value:
    DEVICE_TYPE = 3'b000
    AXIS_SLAVE_NUM = 32'b00000000000000000000000000000011
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 184)] Elaborating instance u_ips2l_pcie_dma_rx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 124)] Elaborating instance u_ips2l_pcie_dma_tlp_rcv
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Elaborating module ips2l_pcie_dma_tlp_rcv
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv} parameter value:
    DEVICE_TYPE = 3'b000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 188)] Elaborating instance u_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_cpld_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 128)] Elaborating instance u_ipm_distributed_sdpram_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Elaborating module ipm_distributed_sdpram_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 166)] Elaborating instance ips2l_pcie_dma_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 214)] Elaborating instance u_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_mwr_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 42)] Elaborating instance ips2l_pcie_dma_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 278)] Elaborating instance ips2l_pcie_dma_bar0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 163)] Elaborating instance U_ipm2l_sdpram_ips2l_pcie_dma_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000010000
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 455)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 456)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 569)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 574)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 575)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 576)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 303)] Elaborating instance ips2l_pcie_dma_bar2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 249)] Elaborating instance u_ips2l_pcie_dma_controller
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Elaborating module ips2l_pcie_dma_controller
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 298)] Elaborating instance u_ips2l_pcie_dma_tx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 121)] Elaborating instance u_ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 40)] Elaborating instance u_ips2l_pcie_dma_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 216)] Elaborating instance u_mwr_data_rd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo} parameter value:
    D = 8'b10000000
    W = 32'b00000000000000000000000010000000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 144)] Elaborating instance u_ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 101)] Elaborating instance u_ips2l_pcie_dma_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 165)] Elaborating instance u_ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 128)] Elaborating instance u_cpld_req_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo} parameter value:
    D = 7'b1000000
    W = 32'b00000000000000000000000001101000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 202)] Elaborating instance u_ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 235)] Elaborating instance u_ips2l_pcie_dma_mwr_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mwr_tx_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl} parameter value:
    DEVICE_TYPE = 3'b000
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1402)] Width mismatch between port bar0_rd_addr and signal bound to it for instantiated module ips2l_pcie_dma
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Elaborating instance u_ips2l_pcie_wrap
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Elaborating module pcie_test
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 531)] Elaborating instance U_IPS2L_PCIE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_top_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP} parameter value:
    DEVICE_TYPE = 3'b000
    DIAG_CTRL_BUS_B2 = NORMAL
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    ATOMIC_DISABLE = TRUE
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 331)] Elaborating instance u_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 342)] Elaborating instance u_pcie_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_mux_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 81)] Elaborating instance u_pcie_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 486)] Elaborating instance U_IPS2L_PCIE_HARD_CTRL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_hard_ctrl_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL} parameter value:
    DEVICE_TYPE = 3'b000
    DEBUG_INFO_DW = 32'b00000000000000000000000010000101
    TP = 32'b00000000000000000000000000000010
    GRS_EN = FALSE
    PIN_MUX_INT_FORCE_EN = FALSE
    PIN_MUX_INT_DISABLE = FALSE
    DIAG_CTRL_BUS_B2 = NORMAL
    DYN_DEBUG_SEL_EN = TRUE
    DEBUG_INFO_SEL = 32'b00000000000000000000000000000000
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    RAM_MUX_EN = TRUE
    ATOMIC_DISABLE = TRUE
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 424)] Elaborating instance mem_button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 426)] Elaborating instance pcie2_iip_exrcvdata_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Elaborating module rcv_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 568)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 438)] Elaborating instance pcie2_iip_exrcvhdr_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Elaborating module rcv_header_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_header_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_header_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 569)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 450)] Elaborating instance pcie2_iip_exretry_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Elaborating module retry_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 119)] Elaborating instance U_ipml_spram_retry_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Elaborating module ipm2l_spram_v1_0_retry_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 231)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 233)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 461)] Elaborating instance u_pcie_seio
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Elaborating module ips2l_pcie_seio_intf_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 473)] Elaborating instance tx_rst_done_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 563)] Elaborating instance U_IPS2L_PCIE_CFG_SPACE_INIT
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Elaborating module ips2l_pcie_cfg_init_v1_7
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT} parameter value:
    DEVICE_TYPE = 3'b000
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 583)] Elaborating instance U_APB2DBI
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Elaborating module ips2l_pcie_apb2dbi_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 646)] Elaborating instance u_gtp_pcie
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 652)] Elaborating instance U_IPS2L_HSSTLP_PCIE_SOFT_PHY
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Elaborating module ips2l_pcie_soft_phy_v1_3
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY} parameter value:
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    EN_CONTI_SKP_REPLACE = 1'b0
    PW = 32'b00000000000000000000000101011011
    PW_PMA_RX = 32'b00000000000000000000000110001111
    PW_PMA_TX = 32'b00000000000000000000000110000101
    PW_QUAD = 32'b00000000000000000000000100000011
    TX_DATA_WIDTH = 32'b00000000000000000000000000100000
    ENCODER_TYPE = normal
    COM = 8'b10111100
    SKP = 8'b00011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 537)] Elaborating instance rdata_proc_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 554)] Elaborating instance rdata_proc_1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 781)] Elaborating instance u_clkbufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 789)] Elaborating instance phy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 791)] Elaborating instance button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 877)] Elaborating instance hsst_pciex4_sync_rate_done
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1000)] Elaborating instance hsst_pciex4_rst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Elaborating instance ext_rstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Elaborating instance mac_clk_req_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 121)] Elaborating instance rate_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 122)] Elaborating instance st_recvr_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 124)] Elaborating instance hsst_tx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 66)] Elaborating instance pll_lock_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 69)] Elaborating instance pll_lock_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 72)] Elaborating instance pll_lock_multi_sw_wtchdg
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Elaborating module hsst_rst_wtchdg_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 74)] Elaborating instance tx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_rst_fsm_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 170)] Elaborating instance hsst_rx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Elaborating instance link_num_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 45)] Elaborating instance loss_signal_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 46)] Elaborating instance cdr_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 47)] Elaborating instance word_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 51)] Elaborating instance loss_signal_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 54)] Elaborating instance cdr_align_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 57)] Elaborating instance rx_rst_initfsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 161)] Elaborating instance rx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_fsm_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane} parameter value:
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[1] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[2] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[3] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1485)] Elaborating instance GTP_HSST_2LANE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Elaborating module ipm2l_pcie_hsstlp_x2_top
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 1699)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = FALSE
    FREE_CLOCK_FREQ = 10.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = TRUE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = TRUE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH1 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = Fullduplex
    CH1_EN = Fullduplex
    CH2_EN = DISABLE
    CH3_EN = DISABLE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100111
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000100100
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_DENC = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = TRUE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X20
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 10GB
    PCS_CH0_SAMP_16B = X20
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 4SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH0_DEC_DUAL = TRUE
    PCS_CH0_SPLIT = FALSE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = FALSE
    PCS_CH0_TX_BYPASS_ENC = FALSE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = TRUE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X20
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 20BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = ON
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 20BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_DENC = FALSE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = TRUE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X20
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 10GB
    PCS_CH1_SAMP_16B = X20
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 4SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH1_DEC_DUAL = TRUE
    PCS_CH1_SPLIT = FALSE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = SLAVE
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = FALSE
    PCS_CH1_TX_BYPASS_ENC = FALSE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = TRUE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = SLAVE
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X20
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 20BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = ON
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 20BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X16
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = FALSE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = FALSE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = TRUE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X16
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 16BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 16BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_DENC = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X16
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = 1GB
    PCS_CH3_SAMP_16B = X16
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = FALSE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = TRUE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X16
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 16BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 16BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2676)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2830)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 3501)] Elaborating instance U_GTP_HSSTLP_LANE0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 4108)] Elaborating instance U_GTP_HSSTLP_LANE1
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2386)] Net LANE_CIN_BUS_FORWARD_0 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2433)] Net APATTERN_STATUS_CIN_1 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pcs_nearend_loop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pma_nearend_ploop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pma_nearend_sloop and signal bound to it for instantiated module pcie_test
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net ddr_ip_clk connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net pix_clk_out connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_AWREADY connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_WLAST connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_WUSER connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_WREADY connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_ARREADY connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RID connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RDATA connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RLAST connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net M_AXI_RVALID connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net vs_in connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net vs_out connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net pix_clk_in connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net zoom_de_out connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video0_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video1_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video2_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 404)] Net video3_rd_en connected to input port of module instance pcie_dma_test.user_axi_m_arbitration has no driver, tie it to 0
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1139)] Give initial value 0 for the no drive pin myReg2 in module instance pcie_dma_test.i2cSlave_u
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1346)] Net rxd connected to input port of module instance pcie_dma_test.u_uart2apb_top has no driver, tie it to 0
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rst_n_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txc_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_tx_ctl_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txd_0 in graph of sdm module pcie_dma_test
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 173)] Net video_pre_rd_flag in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 407)] Net ddr_ip_rst_n in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 442)] Net zoom_data_out in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 475)] Net y_act in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 476)] Net x_act in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 2.071s wall, 1.719s user + 0.344s system = 2.062s CPU (99.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 1.300s wall, 1.219s user + 0.062s system = 1.281s CPU (98.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 838)] Feedback mux created for signal 'counter_24bit_end'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 119)] Feedback mux created for signal 'clk_cnt_start1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 442)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_user_define_data_flag that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 330)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 276)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 255)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 558)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit0_ff that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 753)] Removed register node user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
I: Removed inst ddr_fifo_rd_en_pcie that is redundant to bar0_wr_en.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Removed inst o_axis_slave1_tvld that is redundant to o_axis_slave1_tlast.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 77)] Found Ram mem, depth=64, width=10.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 82)] Found Ram mem, depth=16, width=8.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=64, width=104.
I: Removed inst P_PMA_TX_PD that is redundant to P_PMA_LANE_PD.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=128, width=128.
Executing : rtl-infer successfully. Time elapsed: 10.249s wall, 6.141s user + 4.078s system = 10.219s CPU (99.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.197s wall, 0.188s user + 0.000s system = 0.188s CPU (95.1%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 1.496s wall, 1.469s user + 0.047s system = 1.516s CPU (101.3%)

Start FSM inference.
I: FSM blk_state_fsm[1:0] inferred.
FSM blk_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N807 N1156 
S0(00)-->S1(01): x1
S1(01)-->S2(10): 1x
S2(10)-->S3(11): xx
S3(11)-->S0(00): xx

I: FSM curr_wr_reg_fsm[1:0] inferred.
FSM curr_wr_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM curr_rd_reg_fsm[1:0] inferred.
FSM curr_rd_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM arbitration_wr_state_fsm[4:0] inferred.
FSM arbitration_wr_state_fsm[4:0] STG:
Number of reachable states: 4
Input nets: M_AXI_WLAST N251 N277 N303 N329 
S0(00000)-->S1(00001): 1xxxx
S0(00000)-->S1(00001): x1xxx
S1(00001)-->S2(00010): 1xxxx
S1(00001)-->S2(00010): xx1xx
S2(00010)-->S3(00011): 1xxxx
S2(00010)-->S3(00011): xxx1x
S3(00011)-->S0(00000): 1xxxx
S3(00011)-->S0(00000): xxxx1

I: FSM arbitration_rd_state_fsm[2:0] inferred.
FSM arbitration_rd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N379 N381 N398 N438 N813 N814 N815 N816 N879 N881 fram0_done fram2_done rfifo_pre_write_init 
S0(000)-->S0(000): 00xxxxxxxxxx1
S0(000)-->S1(001): xxxx1xxxxxxxx
S0(000)-->S1(001): 1xxxxxxxxxxx1
S0(000)-->S2(010): xxxxx1xxxxxxx
S0(000)-->S3(011): xxxxxx1xxxxxx
S0(000)-->S3(011): 01xxxxxxxxxx1
S0(000)-->S4(100): xxxxxxx1xxxxx
S1(001)-->S1(001): xx0xxxxxxx1xx
S1(001)-->S2(010): xx1xxxxxxx1xx
S2(010)-->S2(010): xxxxxxxx1xxxx
S3(011)-->S3(011): xxx0xxxxxxx1x
S3(011)-->S4(100): xxx1xxxxxxx1x
S0(000)-->S2(010): xxxxx1xx1xxxx
S2(010)-->S2(010): xxxxx1xx1xxxx
S4(100)-->S4(100): xxxxxxxxx1xxx
S4(100)-->S0(000): xxxxxxxxx0xxx
S0(000)-->S4(100): xxxxxxx1x1xxx
S4(100)-->S4(100): xxxxxxx1x1xxx
S1(001)-->S0(000): xxxxxxxxxx0xx
S2(010)-->S0(000): xxxxxxxx0xxxx
S3(011)-->S0(000): xxxxxxxxxxx0x
S1(001)-->S0(000): xxxxxxxxxx00x
S3(011)-->S0(000): xxxxxxxxxx00x

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM r_fifo_state_fsm[1:0] inferred.
FSM r_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: M_AXI_RLAST N155 N268 N275 
S0(00)-->S0(00): xx0x
S0(00)-->S1(01): xx1x
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): xx10
S1(01)-->S1(01): xx10
S2(10)-->S2(10): x0xx
S2(10)-->S3(11): x1xx
S3(11)-->S1(01): 1xxx
S3(11)-->S3(11): 0xxx
S2(10)-->S3(11): 01xx
S3(11)-->S3(11): 01xx
S1(01)-->S1(01): 1xx0
S3(11)-->S1(01): 1xx0

I: FSM w_fifo_state_fsm[1:0] inferred.
FSM w_fifo_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: DDR_INIT_DONE M_AXI_WLAST N57 N478 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): 1xx0
S1(01)-->S1(01): 1xx0
S2(10)-->S2(10): xx0x
S2(10)-->S3(11): xx1x
S3(11)-->S1(01): x1xx
S3(11)-->S3(11): x0xx
S2(10)-->S3(11): x01x
S3(11)-->S3(11): x01x
S1(01)-->S1(01): x1x0
S3(11)-->S1(01): x1x0

I: FSM CurrState_SISt_fsm[3:0] inferred.
FSM CurrState_SISt_fsm[3:0] STG:
Number of reachable states: 16
Input nets: N64 N240 bitCnt[2:0] scl 
S0(0000)-->S1(0001): xxxxxx
S1(0001)-->S2(0010): x1xxxx
S1(0001)-->S8(1000): x0xxxx
S2(0010)-->S3(0011): xxxxx0
S3(0011)-->S4(0100): xxxxx1
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S2(0010): xxx1xx
S4(0100)-->S2(0010): xxxx1x
S4(0100)-->S5(0101): xx000x
S5(0101)-->S6(0110): xxxxx0
S6(0110)-->S1(0001): xxxxx1
S7(0111)-->S11(1011): 0xxxx0
S7(0111)-->S15(1111): 1xxxxx
S8(1000)-->S7(0111): xxxxx1
S9(1001)-->S11(1011): xx0xxx
S9(1001)-->S11(1011): xxx0xx
S9(1001)-->S11(1011): xxxx0x
S9(1001)-->S14(1110): xx111x
S10(1010)-->S9(1001): xxxxx0
S11(1011)-->S10(1010): xxxxx1
S12(1100)-->S1(0001): xxxxx0
S13(1101)-->S12(1100): xxxxx1
S14(1110)-->S13(1101): xxxxxx
S15(1111)-->S1(0001): xxxxxx

I: FSM streamSt_fsm[1:0] inferred.
FSM streamSt_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N129 N232 N237 N250 N262 N263 N400 rxData[0] startStopDetState[1:0] 
S0(00)-->S0(00): x1x1xxxx0x
S0(00)-->S1(01): 1xxx11x1xx
S0(00)-->S2(10): 1xxx11x0xx
S2(10)-->S3(11): xxxx11xxxx
S0(00)-->S0(00): xx1xxxxxxx
S1(01)-->S0(00): xx1xxxxxxx
S2(10)-->S0(00): xx1xxxxxxx
S3(11)-->S0(00): xx1xxxxxxx
S0(00)-->S0(00): xxxxxx1xxx
S1(01)-->S0(00): xxxxxx1xxx
S2(10)-->S0(00): xxxxxx1xxx
S3(11)-->S0(00): xxxxxx1xxx
S0(00)-->S0(00): x1x1xxxx10
S1(01)-->S0(00): x1x1xxxx10
S2(10)-->S0(00): x1x1xxxx10
S3(11)-->S0(00): x1x1xxxx10
S0(00)-->S0(00): x1x1xxxx01
S1(01)-->S0(00): x1x1xxxx01
S2(10)-->S0(00): x1x1xxxx01
S3(11)-->S0(00): x1x1xxxx01

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2181 N2182 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2207 N2208 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N32 N38 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N27 N107 cnt[2] rst_clk_adj_chg 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S2(010): x0xx
S1(001)-->S4(100): x1xx
S2(010)-->S3(011): xxxx
S3(011)-->S1(001): 1xxx
S2(010)-->S3(011): 0xxx
S3(011)-->S3(011): 0xxx
S4(100)-->S4(100): xx0x
S4(100)-->S0(000): xx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N161 N240 N241 N243 N324 N327 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb training_error_d[1] 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0x
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1x
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx1x
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx10
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx1x
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx10
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx1x
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx10
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0x
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxx1

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[1] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM crt_st_fsm[8:0] inferred.
FSM crt_st_fsm[8:0] STG:
Number of reachable states: 14
Input nets: N181 N200 N201 cmd_done fifo_data_valid 
S0(000000000)-->S1(000000001): 1xxx1
S0(000000000)-->S10(000001010): x1xx1
S1(000000001)-->S1(000000001): xxxx0
S1(000000001)-->S2(000000010): xxxx1
S2(000000010)-->S2(000000010): xxxx0
S2(000000010)-->S3(000000011): xxxx1
S3(000000011)-->S3(000000011): xxxx0
S3(000000011)-->S4(000000100): xxxx1
S4(000000100)-->S4(000000100): xxxx0
S4(000000100)-->S5(000000101): xxxx1
S5(000000101)-->S5(000000101): xxxx0
S5(000000101)-->S6(000000110): xxxx1
S6(000000110)-->S6(000000110): xxxx0
S6(000000110)-->S7(000000111): xxxx1
S7(000000111)-->S7(000000111): xxxx0
S7(000000111)-->S8(000001000): xxxx1
S8(000001000)-->S9(000001001): xxxxx
S10(000001010)-->S10(000001010): xxxx0
S10(000001010)-->S11(000001011): xxxx1
S11(000001011)-->S11(000001011): xxxx0
S11(000001011)-->S12(000001100): xxxx1
S12(000001100)-->S12(000001100): xxxx0
S12(000001100)-->S13(000001101): xxxx1
S13(000001101)-->S9(000001001): xxxxx
S9(000001001)-->S9(000001001): xxx0x
S13(000001101)-->S9(000001001): xxx0x
S0(000000000)-->S0(000000000): xx1xx
S0(000000000)-->S0(000000000): xxxx0
S9(000001001)-->S0(000000000): xxx1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: axis_master_tvld eop with_data 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S2(10): xx1
S0(00)-->S0(00): 0x0
S1(01)-->S0(00): 0x0
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): 01x
S0(00)-->S1(01): 11x
S2(10)-->S1(01): 11x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N143 N152 i_axis_slave0_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2182 N2187 
S0(00)-->S1(01): 1x
S1(01)-->S1(01): x1
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S0(00)-->S0(00): 0x
S1(01)-->S0(00): x0
S0(00)-->S0(00): 00
S1(01)-->S0(00): 00

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N126 N136 i_axis_slave2_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N118 N153 N155 N157 N159 N161 N163 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: eyecal_done init_done rdcal_done update_cal_req update_done wrcal_done wrlvl_done wrlvl_en 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): x1xxxxx1
S1(0001)-->S3(0011): x1xxxxx0
S0(0000)-->S1(0001): x0xxxxxx
S1(0001)-->S1(0001): x0xxxxxx
S2(0010)-->S2(0010): xxxxxx0x
S2(0010)-->S3(0011): xxxxxx1x
S3(0011)-->S3(0011): xx0xxxxx
S3(0011)-->S4(0100): xx1xxxxx
S4(0100)-->S4(0100): xxxxx0xx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S5(0101): 0xxxxxxx
S5(0101)-->S7(0111): 1xxxxxxx
S6(0110)-->S6(0110): xxxx0xxx
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S6(0110): xxx1xxxx
S7(0111)-->S7(0111): xxx0xxxx
S5(0101)-->S7(0111): 1xx0xxxx
S7(0111)-->S7(0111): 1xx0xxxx

I: FSM seio_state_fsm[1:0] inferred.
FSM seio_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N17 N53 sedi_ack 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 0xx
S1(01)-->S2(10): 1xx
S0(00)-->S1(01): 01x
S1(01)-->S1(01): 01x
S2(10)-->S2(10): xx0
S2(10)-->S0(00): xx1

W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N364 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N20 cnt[3] wrcal_move_en wrdata_check_pass write_calibration 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxxx
S2(0010)-->S3(0011): 0x1x1
S2(0010)-->S4(0100): 1x1x1
S0(0000)-->S0(0000): xxxx0
S2(0010)-->S0(0000): xxxx0
S1(0001)-->S2(0010): x10xx
S3(0011)-->S2(0010): x10xx
S4(0100)-->S5(0101): x1xxx
S5(0101)-->S6(0110): xx0xx
S6(0110)-->S7(0111): 0x1xx
S6(0110)-->S8(1000): 1x1xx
S5(0101)-->S6(0110): x10xx
S7(0111)-->S6(0110): x10xx
S8(1000)-->S9(1001): x1xxx
S9(1001)-->S10(1010): xx0xx
S10(1010)-->S11(1011): xx11x
S10(1010)-->S13(1101): xx10x
S11(1011)-->S11(1011): xxxx1
S11(1011)-->S12(1100): xxxx0
S10(1010)-->S11(1011): xx111
S11(1011)-->S11(1011): xx111
S13(1101)-->S13(1101): xxxxx
S12(1100)-->S0(0000): xxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N55 N115 N759 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxx1
S0(0000)-->S4(0100): xx1xxxx
S1(0001)-->S2(0010): xxx1xxx
S2(0010)-->S3(0011): xxxx1xx
S3(0011)-->S0(0000): xxxxxxx
S4(0100)-->S5(0101): 0xxxx1x
S4(0100)-->S6(0110): 1xxxx1x
S5(0101)-->S4(0100): xxx1x0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xxxx10x
S8(1000)-->S9(1001): 0xxxx1x
S8(1000)-->S10(1010): 1xxxx1x
S9(1001)-->S8(1000): xxx1x0x
S10(1010)-->S11(1011): xxx1x0x
S3(0011)-->S0(0000): x1xxxxx
S11(1011)-->S0(0000): x1xxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N21 N25 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N223 N235 N247 N259 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N294 N306 N318 N330 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: dqs_gate_vld_n gate_move_en gate_value[6] gatecal_start read_pattern_error sample_done 
S0(000)-->S1(001): xxx1xx
S1(001)-->S2(010): xxxxxx
S2(010)-->S2(010): 0xxxxx
S2(010)-->S3(011): 1x0xx0
S2(010)-->S4(100): 1xxxx1
S2(010)-->S5(101): 1x1xx0
S3(011)-->S3(011): x0xxxx
S1(001)-->S2(010): x1xxxx
S3(011)-->S2(010): x1xxxx
S4(100)-->S4(100): xxx10x
S5(101)-->S5(101): xxxxxx
S4(100)-->S5(101): xxx11x
S5(101)-->S5(101): xxx11x
S0(000)-->S0(000): xxx0xx
S4(100)-->S0(000): xxx0xx

I: FSM hsst_fsm_fsm[3:0] inferred.
FSM hsst_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N87 N280 N281 clk_remove cntr[11:2] pll_ready rate_chng 
S0(0000)-->S1(0001): x11x1111111111xx
S1(0001)-->S2(0010): x11x0100000000xx
S2(0010)-->S3(0011): xxxxxxxxxxxxxxxx
S3(0011)-->S4(0100): x11x00000100001x
S2(0010)-->S3(0011): xxxxxxxxxxxxxx0x
S3(0011)-->S3(0011): xxxxxxxxxxxxxx0x
S4(0100)-->S4(0100): x0xxxxxxxxxxxxxx
S4(0100)-->S4(0100): xx0xxxxxxxxxxxxx
S4(0100)-->S4(0100): xxxx1xxxxxxxxxxx
S4(0100)-->S4(0100): xxxxx1xxxxxxxxxx
S4(0100)-->S4(0100): xxxxxx1xxxxxxxxx
S4(0100)-->S4(0100): xxxxxxx1xxxxxxxx
S4(0100)-->S4(0100): xxxxxxxxxx1xxxxx
S4(0100)-->S4(0100): xxxxxxxxxxx1xxxx
S4(0100)-->S4(0100): xxxxxxxxxxxx1xxx
S4(0100)-->S4(0100): xxxxxxxxxxxxx1xx
S4(0100)-->S4(0100): xxxxxxxx00xxxxxx
S4(0100)-->S5(0101): x11x0000110000xx
S5(0101)-->S2(0010): 1xxxxxxxxxxxxxxx
S5(0101)-->S6(0110): 011x0001010100xx
S6(0110)-->S2(0010): 1xxxxxxxxxxxxxxx
S6(0110)-->S7(0111): 011x0000000100xx
S7(0111)-->S7(0111): 0xx0xxxxxxxxxxx0
S7(0111)-->S8(1000): 0xx0xxxxxxxxxxx1
S5(0101)-->S2(0010): 1xx0xxxxxxxxxxxx
S7(0111)-->S2(0010): 1xx0xxxxxxxxxxxx
S8(1000)-->S2(0010): 1xxxxxxxxxxxxxxx
S8(1000)-->S7(0111): 011x0000101011xx
S7(0111)-->S0(0000): xxx1xxxxxxxxxxxx

I: FSM rx_main_fsm_fsm[3:0] inferred.
FSM rx_main_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N53 N67 N68 N95 N108 N152 N320 N419 N652 N653 active_lane_num[0] ltssm_in_recovery rate_chng 
S0(0000)-->S0(0000): xxxxxxxx0xxxx
S0(0000)-->S1(0001): xxxxxxxx1xxxx
S1(0001)-->S1(0001): 0xxxxxxxxxxx0
S1(0001)-->S2(0010): 1xxxxxxxxxxx0
S2(0010)-->S1(0001): x10xxxxxxx0x0
S2(0010)-->S2(0010): x0xxxxxxxxxx0
S2(0010)-->S3(0011): x11xxxxxxxxx0
S2(0010)-->S6(0110): x10xxxxxxx1x0
S3(0011)-->S5(0101): xxxxxxxxxxxx0
S2(0010)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S4(0100)-->S1(0001): xxxx1xxxx00x0
S4(0100)-->S4(0100): xxxx0xxxxxxx0
S4(0100)-->S6(0110): xxxx1xxxx1xx0
S4(0100)-->S6(0110): xxxx1xxxxx1x0
S5(0101)-->S4(0100): xxx1xxxxxxxx0
S5(0101)-->S5(0101): xxx0xxxxxxxx0
S4(0100)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S6(0110)-->S1(0001): xxxxx1x1xxx00
S6(0110)-->S7(0111): xxxxxxxxxxx1x
S7(0111)-->S1(0001): xxxxx1x1xxx10
S7(0111)-->S6(0110): xxxxxxxxxxx00
S6(0110)-->S6(0110): xxxxx0x1xxx00
S7(0111)-->S6(0110): xxxxx0x1xxx00
S6(0110)-->S7(0111): xxxxx0x1xxx10
S7(0111)-->S7(0111): xxxxx0x1xxx10
S4(0100)-->S8(1000): xxxxxxxxxxx01
S5(0101)-->S8(1000): xxxxxxxxxxx01
S6(0110)-->S8(1000): xxxxxxxxxxx01
S7(0111)-->S8(1000): xxxxxxxxxxx01
S1(0001)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S7(0111)-->S8(1000): xxxxxxxxxxxx1
S8(1000)-->S1(0001): xxxxxx1xxxxxx
S8(1000)-->S8(1000): xxxxxx0xxxxxx
S0(0000)-->S1(0001): xxxxxx1x1xxxx
S8(1000)-->S1(0001): xxxxxx1x1xxxx

I: FSM main_done_fsm[3:0] inferred.
FSM main_done_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N292 N585 N594 N595 N656 active_lane_num[2:0] 
S0(0000)-->S0(0000): xxx1xxxx
S1(0001)-->S1(0001): xxx1xxxx
S2(0011)-->S2(0011): xxx1x1xx
S2(0011)-->S2(0011): xxx1xx1x
S2(0011)-->S2(0011): xxx1xxx0
S3(1111)-->S2(0011): xxx1xx1x
S3(1111)-->S3(1111): xxx1x10x
S3(1111)-->S3(1111): xxx1xx00
S2(0011)-->S1(0001): xxx1x001
S3(1111)-->S1(0001): xxx1x001
S0(0000)-->S0(0000): xx1xxxxx
S1(0001)-->S0(0000): xx1xxxxx
S2(0011)-->S0(0000): xx1xxxxx
S3(1111)-->S0(0000): xx1xxxxx
S0(0000)-->S0(0000): 1xxx0xxx
S1(0001)-->S0(0000): 1xxx0xxx
S2(0011)-->S0(0000): 1xxx0xxx
S3(1111)-->S0(0000): 1xxx0xxx
S0(0000)-->S0(0000): 1xxxxxx0
S1(0001)-->S0(0000): 1xxxxxx0
S2(0011)-->S0(0000): 1xxxxxx0
S3(1111)-->S0(0000): 1xxxxxx0
S0(0000)-->S0(0000): x1xxx000
S1(0001)-->S0(0000): x1xxx000
S2(0011)-->S0(0000): x1xxx000
S3(1111)-->S0(0000): x1xxx000
S0(0000)-->S1(0001): 1xxx1xx1
S1(0001)-->S1(0001): 1xxx1xx1
S2(0011)-->S1(0001): 1xxx1xx1
S3(1111)-->S1(0001): 1xxx1xx1
S0(0000)-->S1(0001): x1xxx001
S1(0001)-->S1(0001): x1xxx001
S2(0011)-->S1(0001): x1xxx001
S3(1111)-->S1(0001): x1xxx001
S0(0000)-->S2(0011): x1xxx01x
S1(0001)-->S2(0011): x1xxx01x
S2(0011)-->S2(0011): x1xxx01x
S3(1111)-->S2(0011): x1xxx01x
S0(0000)-->S3(1111): x1xxx1xx
S1(0001)-->S3(1111): x1xxx1xx
S2(0011)-->S3(1111): x1xxx1xx
S3(1111)-->S3(1111): x1xxx1xx

I: FSM rx_init_fsm_fsm[3:0] inferred.
FSM rx_init_fsm_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N67 N180 P_RX_LANE_POWERUP cdr_align init_realign loss_signal main_rst_align word_align word_align_pos 
S0(0000)-->S0(0000): xx0xxxxxx
S0(0000)-->S1(0001): xx1xxxxxx
S1(0001)-->S1(0001): x0xxxxxxx
S1(0001)-->S2(0010): x1xxxxxxx
S0(0000)-->S1(0001): x01xxxxxx
S1(0001)-->S1(0001): x01xxxxxx
S2(0010)-->S4(0100): xxxxx0xxx
S4(0100)-->S4(0100): xxx0x0xxx
S4(0100)-->S5(0101): xxx1x0xxx
S5(0101)-->S6(0110): xxx110xxx
S5(0101)-->S7(0111): xxx100xxx
S6(0110)-->S6(0110): 0xx1x0x0x
S7(0111)-->S3(0011): 1xxxx0xxx
S7(0111)-->S7(0111): 0xx1x0x0x
S6(0110)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S6(0110)-->S8(1000): 0xx1x0x1x
S7(0111)-->S8(1000): 0xx1x0x1x
S5(0101)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S4(0100)-->S2(0010): xxxxx1xxx
S5(0101)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S7(0111)-->S2(0010): xxxxx1xxx
S2(0010)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S8(1000)-->S5(0101): xxxxxxx0x
S8(1000)-->S8(1000): xxxxxx01x
S8(1000)-->S9(1001): xxxxxx11x
S9(1001)-->S8(1000): xxxxxxxx1
S9(1001)-->S9(1001): xxxxxxxx0
S8(1000)-->S9(1001): xxxxxx110
S9(1001)-->S9(1001): xxxxxx110
S3(0011)-->S0(0000): xxxxxxxxx
S6(0110)-->S0(0000): 1xx1x0xxx

Executing : FSM inference successfully. Time elapsed: 1.318s wall, 1.000s user + 0.281s system = 1.281s CPU (97.2%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on N84_10 (bmsREDXOR).
I: Constant propagation done on N74 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N34 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N44 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N54 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
E: Sdm-4011: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 852)] Module GTP_DRM9K is not support.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:52s
Action compile: CPU time elapsed is 0h:0m:17s
Action compile: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Nov  7 00:52:23 2025
Action compile: Peak memory pool usage is 275 MB
Parse module hierarchy of project 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v". 


Process "Compile" started.
Current time: Fri Nov  7 01:00:29 2025
Compiling architecture definition.
Analyzing project file 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/pcie_dma_test.pds'.
License checkout: fabric_ads from E:\PDS_FPGA\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50H-6FBG484 of IP 'E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Analyzing module pgr_apb_ctr_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Analyzing module pgr_apb_mif_32bit (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 111)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Analyzing module pgr_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Analyzing module pgr_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Analyzing module pgr_fifo_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Analyzing module pgr_uart_rx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Analyzing module pgr_uart_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Analyzing module pgr_uart_tx_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Analyzing module pgr_uart2apb_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module pgm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Analyzing module pgm_distributed_fifo_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Analyzing module pgm_distributed_sdpram_v1_1 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Analyzing module pgr_prefetch_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 153)] bar0_rd_clk_en is already declared in this scope
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 154)] bar0_rd_addr is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
W: Verilog-2015: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 116)] cpld_last_data is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Analyzing module pcie_dma_test (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 115)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Analyzing module i2cSlave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Analyzing module registerInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave_define.v' has been added. It is skipped.
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Analyzing module serialInterface (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v successfully.
W: Public-4030: File 'F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v' has been added. It is skipped.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/timescale.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Analyzing module rgb565_to_rgb888 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 2)] Analyzing module AXI_FULL_M (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v(line number: 54)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 1)] Analyzing module axi_m_arbitration (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v(line number: 102)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/axi_m_arbitration.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v(line number: 1)] Analyzing module rw_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/rw_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 1)] Analyzing module eth_img_rec (library work)
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 17)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 18)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v(line number: 19)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/eth_img_rec.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v(line number: 1)] Analyzing module pcie_dma_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/source/pcie_dma_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 125)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 97)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 19)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO (library work)
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_SXT1_FIFO (library work)
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0001: Analyzing file F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v
I: Verilog-0002: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Analyzing module SXT1_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_read_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_sdpram_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/rtl/ipml_fifo_v1_6_read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v(line number: 18)] Analyzing module read_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/read_ddr_fifo/read_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v(line number: 18)] Analyzing module hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_write_ddr_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v(line number: 416)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_sdpram_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/rtl/ipml_fifo_v1_6_write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v(line number: 18)] Analyzing module write_ddr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/write_ddr_fifo/write_ddr_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_hdmi_pcie_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_fifo_v1_6_hdmi_pcie_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_eth_pkt_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_sdpram_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/rtl/ipml_fifo_v1_6_eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v(line number: 18)] Analyzing module eth_pkt_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/eth_pkt_fifo/eth_pkt_fifo.v successfully.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0001: Analyzing file E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v
I: Verilog-0002: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_hdmi_pcie_fifo (library work)
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v(line number: 415)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test} E:/PDS_Verilog/FPGA-Video-Capture-main/FPGA-Video-Capture-main/board_3_oneboard_design/ipcore/hdmi_pcie_fifo/rtl/ipml_sdpram_v1_6_hdmi_pcie_fifo.v successfully.
I: Module "pcie_dma_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.767s wall, 0.406s user + 0.078s system = 0.484s CPU (17.5%)

Start rtl-elaborate.
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Elaborating module pcie_dma_test
I: Module instance {pcie_dma_test} parameter value:
    VIDEO_LENGTH = 32'b00000000000000000000011110000000
    VIDEO_HIGTH = 32'b00000000000000000000010000111000
    ZOOM_VIDEO_LENGTH = 32'b00000000000000000000001111000000
    ZOOM_VIDEO_HIGTH = 32'b00000000000000000000001000011100
    PIXEL_WIDTH = 32'b00000000000000000000000000100000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    M_AXI_BRUST_LEN = 32'b00000000000000000000000000001000
    RW_ADDR_MIN = 20'b00000000000000000000
    RW_ADDR_MAX = 32'b00000000000011111101001000000000
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b010110000001000100100010100100010011100000110001
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 185)] Elaborating instance my_PLL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/PLL/PLL.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 210)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 220)] Elaborating instance coms1_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 232)] Elaborating instance coms2_reg_config
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 252)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 271)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/cmos_8_16bit.v(line number: 12)] Elaborating module cmos_8_16bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 358)] Elaborating instance u_rgb565_to_rgb888
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/SXT/rgb565_to_rgb888.v(line number: 1)] Elaborating module rgb565_to_rgb888
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 675)] Elaborating instance u_SXT1_FIFO_to_DDR
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 168)] Elaborating instance U_ipm2l_fifo_SXT1_FIFO
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 538)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 539)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 540)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 541)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 542)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 687)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 688)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 689)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 690)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 691)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 779)] Net DA_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[44] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[53] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[62] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[71] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[80] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[89] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[98] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[107] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[116] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[125] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[134] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_sdpram_v1_10_SXT1_FIFO.v(line number: 780)] Net DB_bus[143] in ipm2l_sdpram_v1_10_SXT1_FIFO(original module ipm2l_sdpram_v1_10_SXT1_FIFO) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_v1_10_SXT1_FIFO.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_SXT1_FIFO
I: Module instance {pcie_dma_test/u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 720)] Elaborating instance GTP_GRS_INST
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 731)] Elaborating instance u_ddr3
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {pcie_dma_test/u_ddr3} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001101000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001101000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001110
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001101000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001101000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {pcie_dma_test/u_ddr3/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001101000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 32.000000
    ODIV1 = 32'b00000000000000000000000001000000
    DUTY0 = 32'b00000000000000000000000000100000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32.000000
    DUTYF = 32'b00000000000000000000000000100000
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000101001000001000
    T500US = 20'b00001100011100111000
    T400NS = 8'b00101001
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011011
    TRP = 8'b00000010
    TRFC = 8'b00011010
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00011010
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001000000
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001000000
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {pcie_dma_test/u_ddr3/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance pcie_dma_test/u_ddr3.u_ips_ddrc_top
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_slip_step and signal bound to it for instantiated module ddr3
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 723)] Width mismatch between port init_read_clk_ctrl and signal bound to it for instantiated module ddr3
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1097)] Elaborating instance u_SXT1_FIFO_to_PCIe
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/SXT1_FIFO/SXT1_FIFO.v(line number: 16)] Elaborating module SXT1_FIFO
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1139)] Elaborating instance i2cSlave_u
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 43)] Elaborating module i2cSlave
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 164)] Elaborating instance u_registerInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/registerInterface.v(line number: 43)] Elaborating module registerInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/i2cSlave.v(line number: 180)] Elaborating instance u_serialInterface
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/IIc_text/serialInterface.v(line number: 53)] Elaborating module serialInterface
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1290)] Elaborating instance u_refclk_buttonrstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_buttonrstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1298)] Elaborating instance u_refclk_perstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_refclk_perstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1304)] Elaborating instance u_ref_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1311)] Elaborating instance u_pclk_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1346)] Elaborating instance u_uart2apb_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 6)] Elaborating module pgr_uart2apb_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 50)] Elaborating instance u_uart_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 6)] Elaborating module pgr_uart_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 42)] Elaborating instance u_pgr_clk_gen
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_clk_gen_32bit.v(line number: 6)] Elaborating module pgr_clk_gen_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 54)] Elaborating instance u_tx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 34)] Elaborating instance u_prefetch_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Elaborating module pgr_prefetch_fifo
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000001000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v(line number: 82)] Elaborating instance pgm_distributed_fifo_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 18)] Elaborating module pgm_distributed_fifo_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 60)] Elaborating instance pgm_distributed_sdpram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 22)] Elaborating module pgm_distributed_sdpram_v1_1
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/pgm_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v(line number: 80)] Elaborating instance u_pgm_distributed_fifo_ctr_v1_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module pgm_distributed_fifo_ctr_v1_0
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_tx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 71)] Elaborating instance u_rx_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_uart_top/u_rx_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 84)] Elaborating instance u_pgr_uart_tx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_tx_32bit.v(line number: 6)] Elaborating module pgr_uart_tx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_top_32bit.v(line number: 102)] Elaborating instance u_pgr_uart_rx
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart_rx_32bit.v(line number: 6)] Elaborating module pgr_uart_rx_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_uart2apb_top_32bit.v(line number: 68)] Elaborating instance u_apb_ctr
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 6)] Elaborating module pgr_apb_ctr_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr} parameter value:
    CLK_DIV_P = 16'b0000000010010001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 39)] Elaborating instance u_apb_mif
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 6)] Elaborating module pgr_apb_mif_32bit
I: Module instance {pcie_dma_test/u_uart2apb_top/u_apb_ctr/u_apb_mif} parameter value:
    CLK_DIV_P = 16'b0000000010010001
    TX_INTERVAL = 32'b00000000000000000000001101100110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_ctr_32bit.v(line number: 64)] Elaborating instance u_cmd_parser
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Elaborating module pgr_cmd_parser_32bit
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1362)] Elaborating instance u_ips2l_pcie_expd_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Elaborating module ips2l_expd_apb_mux
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 64)] Elaborating instance u_pcie_expd_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1405)] Elaborating instance u_ips2l_pcie_dma
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 15)] Elaborating module ips2l_pcie_dma
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma} parameter value:
    DEVICE_TYPE = 3'b000
    AXIS_SLAVE_NUM = 32'b00000000000000000000000000000011
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 184)] Elaborating instance u_ips2l_pcie_dma_rx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 124)] Elaborating instance u_ips2l_pcie_dma_tlp_rcv
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Elaborating module ips2l_pcie_dma_tlp_rcv
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv} parameter value:
    DEVICE_TYPE = 3'b000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 188)] Elaborating instance u_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_cpld_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 128)] Elaborating instance u_ipm_distributed_sdpram_v1_2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Elaborating module ipm_distributed_sdpram_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 166)] Elaborating instance ips2l_pcie_dma_cpld_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 214)] Elaborating instance u_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rx_mwr_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 42)] Elaborating instance ips2l_pcie_dma_mwr_wr_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_wr_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 278)] Elaborating instance ips2l_pcie_dma_bar0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 163)] Elaborating instance U_ipm2l_sdpram_ips2l_pcie_dma_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000010000
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 455)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 456)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 464)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 465)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 466)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 467)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 569)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 574)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 575)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 576)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 577)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 806)] Elaborating instance U_GTP_DRM18K_E1
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 664)] Net DA_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[8] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[17] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[26] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[35] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[44] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[53] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[62] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[71] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[80] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[89] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[98] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[107] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[116] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[125] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[134] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 665)] Net DB_bus[143] in ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram(original module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 303)] Elaborating instance ips2l_pcie_dma_bar2
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Elaborating module ips2l_pcie_dma_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 249)] Elaborating instance u_ips2l_pcie_dma_controller
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Elaborating module ips2l_pcie_dma_controller
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma.v(line number: 298)] Elaborating instance u_ips2l_pcie_dma_tx_top
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_top
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top} parameter value:
    DEVICE_TYPE = 3'b000
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 121)] Elaborating instance u_ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_cpld_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 40)] Elaborating instance u_ips2l_pcie_dma_cpld_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 216)] Elaborating instance u_mwr_data_rd_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo} parameter value:
    D = 8'b10000000
    W = 32'b00000000000000000000000010000000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 144)] Elaborating instance u_ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_tx_mwr_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 101)] Elaborating instance u_ips2l_pcie_dma_mwr_rd_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_rd_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl} parameter value:
    ADDR_WIDTH = 4'b1100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 165)] Elaborating instance u_ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_cpld_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 128)] Elaborating instance u_cpld_req_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_prefetch_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo} parameter value:
    D = 7'b1000000
    W = 32'b00000000000000000000000001101000
    TYPE = Distributed
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 84)] Elaborating instance pgs_pciex4_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Elaborating module pgs_pciex4_fifo_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    OUT_REG = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 42)] Elaborating instance ipm_distributed_sdpram_distributed_fifo
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_distributed_fifo
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000001101000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 57)] Elaborating instance pgs_pciex4_fifo_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Elaborating module pgs_pciex4_fifo_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 202)] Elaborating instance u_ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mrd_tx_ctrl
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 235)] Elaborating instance u_ips2l_pcie_dma_mwr_tx_ctrl
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Elaborating module ips2l_pcie_dma_mwr_tx_ctrl
I: Module instance {pcie_dma_test/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl} parameter value:
    DEVICE_TYPE = 3'b000
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1402)] Width mismatch between port bar0_rd_addr and signal bound to it for instantiated module ips2l_pcie_dma
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Elaborating instance u_ips2l_pcie_wrap
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 16)] Elaborating module pcie_test
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/pcie_test.v(line number: 531)] Elaborating instance U_IPS2L_PCIE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_top_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP} parameter value:
    DEVICE_TYPE = 3'b000
    DIAG_CTRL_BUS_B2 = NORMAL
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    ATOMIC_DISABLE = TRUE
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 331)] Elaborating instance u_core_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 342)] Elaborating instance u_pcie_apb_mux
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_mux_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 81)] Elaborating instance u_pcie_apb_cross
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Elaborating module ips2l_pcie_apb_cross_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 486)] Elaborating instance U_IPS2L_PCIE_HARD_CTRL
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 11)] Elaborating module ips2l_pcie_hard_ctrl_v1_8
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL} parameter value:
    DEVICE_TYPE = 3'b000
    DEBUG_INFO_DW = 32'b00000000000000000000000010000101
    TP = 32'b00000000000000000000000000000010
    GRS_EN = FALSE
    PIN_MUX_INT_FORCE_EN = FALSE
    PIN_MUX_INT_DISABLE = FALSE
    DIAG_CTRL_BUS_B2 = NORMAL
    DYN_DEBUG_SEL_EN = TRUE
    DEBUG_INFO_SEL = 32'b00000000000000000000000000000000
    BAR_RESIZABLE = 32'b00000000000000000000000000000000
    NUM_OF_RBARS = 32'b00000000000000000000000000000011
    BAR_INDEX_0 = 32'b00000000000000000000000000000000
    BAR_INDEX_1 = 32'b00000000000000000000000000000001
    BAR_INDEX_2 = 32'b00000000000000000000000000000010
    TPH_DISABLE = TRUE
    MSIX_CAP_DISABLE = TRUE
    MSI_CAP_DISABLE = TRUE
    MSI_PVM_DISABLE = TRUE
    BAR_MASK_WRITABLE = 32'b00000000000000000000000000111111
    APP_DEV_NUM = 32'b00000000000000000000000000000000
    APP_BUS_NUM = 32'b00000000000000000000000000000000
    RAM_MUX_EN = TRUE
    ATOMIC_DISABLE = TRUE
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 424)] Elaborating instance mem_button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 426)] Elaborating instance pcie2_iip_exrcvdata_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Elaborating module rcv_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 458)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 568)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 438)] Elaborating instance pcie2_iip_exrcvhdr_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Elaborating module rcv_header_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 145)] Elaborating instance U_ipm2l_sdpram_rcv_header_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Elaborating module ipm2l_sdpram_v1_0_rcv_header_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram} parameter value:
    c_CAS_MODE = 18K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010010000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 445)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 446)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 454)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 455)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 456)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 457)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 458)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 459)] Case condition never applies
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 559)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 564)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 565)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 566)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 567)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 568)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 569)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 796)] Elaborating instance U_GTP_DRM18K_E1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 450)] Elaborating instance pcie2_iip_exretry_rams
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Elaborating module retry_data_ram
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 119)] Elaborating instance U_ipml_spram_retry_data_ram
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Elaborating module ipm2l_spram_v1_0_retry_data_ram
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram} parameter value:
    c_CAS_MODE = 18K
    c_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 231)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 233)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 243)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 247)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 251)] Case condition never applies
W: Verilog-2038: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 255)] Case condition never applies
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 563)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 381)] Net DA_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[9] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[10] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[11] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[12] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[13] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[14] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[15] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[16] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[17] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[27] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[28] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[29] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[30] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[31] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[32] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[33] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[34] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[35] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[45] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[46] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[47] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[48] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[49] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[50] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[51] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[52] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[53] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[63] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[64] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[65] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[66] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[67] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[68] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[69] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[70] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[71] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[81] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[82] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[83] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[84] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[85] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[86] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[87] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[88] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[89] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[99] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[100] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[101] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[102] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[103] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[104] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[105] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[106] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[107] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[117] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[118] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[119] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[120] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[121] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[122] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[123] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[124] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[125] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[135] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[136] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[137] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[138] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[139] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[140] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[141] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[142] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 382)] Net DB_bus[143] in ipm2l_spram_v1_0_retry_data_ram(original module ipm2l_spram_v1_0_retry_data_ram) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 461)] Elaborating instance u_pcie_seio
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Elaborating module ips2l_pcie_seio_intf_v1_2
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 473)] Elaborating instance tx_rst_done_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 563)] Elaborating instance U_IPS2L_PCIE_CFG_SPACE_INIT
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_7.v(line number: 11)] Elaborating module ips2l_pcie_cfg_init_v1_7
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT} parameter value:
    DEVICE_TYPE = 3'b000
    MAX_LINK_WIDTH = 6'b000010
    MAX_LINK_SPEED = 4'b0010
    LINK_CAPABLE = 6'b000011
    SCRAMBLE_DISABLE = 1'b0
    AUTO_LANE_FLIP_CTRL_EN = 1'b0
    NUM_OF_LANES = 5'b00001
    MAX_PAYLOAD_SIZE = 3'b011
    INT_DISABLE = 1'b1
    PVM_SUPPORT = 1'b0
    MSI_64_BIT_ADDR_CAP = 1'b0
    MSI_MULTIPLE_MSG_CAP = 3'b000
    MSI_ENABLE = 1'b0
    MSI_CAP_NEXT_OFFSET = 8'b01110000
    CAP_POINTER = 8'b01110000
    PCIE_CAP_NEXT_PTR = 8'b00000000
    VENDOR_ID = 16'b0000011101010101
    DEVICE_ID = 16'b0000011101010101
    BASE_CLASS_CODE = 8'b00000101
    SUBCLASS_CODE = 8'b10000000
    PROGRAM_INTERFACE = 8'b00000000
    REVISION_ID = 8'b00000000
    SUBSYS_DEV_ID = 16'b0000000000000000
    SUBSYS_VENDOR_ID = 16'b0000000000000000
    BAR0_PREFETCH = 1'b0
    BAR0_TYPE = 2'b00
    BAR0_MEM_IO = 1'b0
    BAR0_ENABLED = 1'b1
    BAR0_MASK = 31'b0000000000000000111111111111111
    BAR1_PREFETCH = 1'b0
    BAR1_TYPE = 2'b00
    BAR1_MEM_IO = 1'b0
    BAR1_ENABLED = 1'b1
    BAR1_MASK = 31'b0000000000111111111111111111111
    BAR2_PREFETCH = 1'b0
    BAR2_TYPE = 2'b00
    BAR2_MEM_IO = 1'b0
    BAR2_ENABLED = 1'b0
    BAR2_MASK = 31'b0000000000000000000000000000000
    BAR3_PREFETCH = 1'b0
    BAR3_TYPE = 2'b00
    BAR3_MEM_IO = 1'b0
    BAR3_ENABLED = 1'b0
    BAR3_MASK = 31'b0000000000000000000000000000000
    BAR4_PREFETCH = 1'b0
    BAR4_TYPE = 2'b00
    BAR4_MEM_IO = 1'b0
    BAR4_ENABLED = 1'b0
    BAR4_MASK = 31'b0000000000000000000000000000000
    BAR5_PREFETCH = 1'b0
    BAR5_TYPE = 2'b00
    BAR5_MEM_IO = 1'b0
    BAR5_ENABLED = 1'b0
    BAR5_MASK = 31'b0000000000000000000000000000000
    ROM_BAR_ENABLE = 1'b0
    ROM_BAR_ENABLED = 1'b0
    ROM_MASK = 31'b0000000000000000000000000000000
    DO_DESKEW_FOR_SRIS = 1'b1
    PCIE_CAP_HW_AUTO_SPEED_DISABLE = 1'b0
    TARGET_LINK_SPEED = 4'b0010
    ECRC_CHECK_EN = 1'b1
    ECRC_GEN_EN = 1'b0
    EXT_TAG_EN = 1'b1
    EXT_TAG_SUPP = 1'b1
    PCIE_CAP_RCB = 1'b1
    PCIE_CAP_CRS = 1'b0
    PCIE_CAP_ATOMIC_EN = 1'b0
    PCI_MSIX_ENABLE = 1'b0
    PCI_FUNCTION_MASK = 1'b0
    PCI_MSIX_TABLE_SIZE = 11'b00000000001
    PCI_MSIX_CPA_NEXT_OFFSET = 8'b00000000
    PCI_MSIX_TABLE_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_BIR = 3'b000
    PCI_MSIX_PBA_OFFSET = 29'b00000000000000000000000000000
    PCI_MSIX_PBA_BIR = 3'b000
    AER_CAP_NEXT_OFFSET = 12'b000000000000
    TPH_REQ_NEXT_PTR = 12'b000000000000
    RESBAR_BAR0_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR0_INIT_SIZE = 5'b00000
    RESBAR_BAR1_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR1_INIT_SIZE = 5'b00000
    RESBAR_BAR2_MAX_SUPP_SIZE = 20'b11111111111111111111
    RESBAR_BAR2_INIT_SIZE = 5'b00000
    CPLQ_MANAGEMENT_ENABLE = 1'b1
    UPCONFIGURE_SUPPORT = 1'b1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 583)] Elaborating instance U_APB2DBI
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Elaborating module ips2l_pcie_apb2dbi_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_8.v(line number: 646)] Elaborating instance u_gtp_pcie
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_8.v(line number: 652)] Elaborating instance U_IPS2L_HSSTLP_PCIE_SOFT_PHY
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 11)] Elaborating module ips2l_pcie_soft_phy_v1_3
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY} parameter value:
    HSST_LANE_NUM = 32'b00000000000000000000000000000010
    EN_CONTI_SKP_REPLACE = 1'b0
    PW = 32'b00000000000000000000000101011011
    PW_PMA_RX = 32'b00000000000000000000000110001111
    PW_PMA_TX = 32'b00000000000000000000000110000101
    PW_QUAD = 32'b00000000000000000000000100000011
    TX_DATA_WIDTH = 32'b00000000000000000000000000100000
    ENCODER_TYPE = normal
    COM = 8'b10111100
    SKP = 8'b00011100
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 537)] Elaborating instance rdata_proc_0
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 554)] Elaborating instance rdata_proc_1
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Elaborating module hsstl_phy_mac_rdata_proc
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1} parameter value:
    EN_CONTI_SKP_REPLACE = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 781)] Elaborating instance u_clkbufg
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 789)] Elaborating instance phy_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 791)] Elaborating instance button_rstn_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 877)] Elaborating instance hsst_pciex4_sync_rate_done
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 888)] Elaborating instance hsst_pciex4_sync_hsst_ch_ready
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module ips_hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1000)] Elaborating instance hsst_pciex4_rst
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Elaborating instance ext_rstn_debounce
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_cross_sync_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce} parameter value:
    RST_CNTR_WIDTH = 32'b00000000000000000000000000010000
    RST_CNTR_VALUE = 16'b1100000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Elaborating instance mac_clk_req_n_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 121)] Elaborating instance rate_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 122)] Elaborating instance st_recvr_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 124)] Elaborating instance hsst_tx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 66)] Elaborating instance pll_lock_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 69)] Elaborating instance pll_lock_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 72)] Elaborating instance pll_lock_multi_sw_wtchdg
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Elaborating module hsst_rst_wtchdg_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 74)] Elaborating instance tx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_tx_rst_fsm_v1_1
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 170)] Elaborating instance hsst_rx_rst_mcrsw
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw} parameter value:
    LINK_X1_WIDTH = 32'b00000000000000000000000000000001
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Elaborating instance link_num_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 45)] Elaborating instance loss_signal_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 46)] Elaborating instance cdr_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 47)] Elaborating instance word_align_multi_sw_sync
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Elaborating module hsst_rst_sync_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 51)] Elaborating instance loss_signal_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 32'b00000000000000000000000000000001
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 54)] Elaborating instance cdr_align_multi_sw_deb
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Elaborating module hsst_rst_debounce_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 57)] Elaborating instance rx_rst_initfsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 118)] Elaborating instance hsst_rst4mcrsw_rx_init
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_init_v1_0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 161)] Elaborating instance rx_rst_fsm_multi_sw_lane
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Elaborating module hsstl_rst4mcrsw_rx_rst_fsm_v1_0
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane} parameter value:
    FORCE_LANE_REV = 32'b00000000000000000000000000000000
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[1] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[2] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 70)] Net P_LX_RX_CKDIV_DYNSEL[3] in hsstl_rst4mcrsw_rx_v1_0(original module hsstl_rst4mcrsw_rx_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 1485)] Elaborating instance GTP_HSST_2LANE_TOP
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 19)] Elaborating module ipm2l_pcie_hsstlp_x2_top
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 1699)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = FALSE
    FREE_CLOCK_FREQ = 10.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = TRUE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = TRUE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH1 = TRUE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_6
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = Fullduplex
    CH1_EN = Fullduplex
    CH2_EN = DISABLE
    CH3_EN = DISABLE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100111
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000100100
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_DENC = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = FALSE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = TRUE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X20
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 10GB
    PCS_CH0_SAMP_16B = X20
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 4SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH0_DEC_DUAL = TRUE
    PCS_CH0_SPLIT = FALSE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = FALSE
    PCS_CH0_TX_BYPASS_ENC = FALSE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = TRUE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X20
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 20BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = ON
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 20BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = FALSE
    PCS_CH1_BYPASS_DENC = FALSE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = FALSE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = TRUE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X20
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 10GB
    PCS_CH1_SAMP_16B = X20
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 4SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000110111100
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000100011100
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000100011100
    PCS_CH1_DEC_DUAL = TRUE
    PCS_CH1_SPLIT = FALSE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = SLAVE
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = FALSE
    PCS_CH1_TX_BYPASS_ENC = FALSE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = TRUE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = SLAVE
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X20
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = TRUE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = TRUE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = TRUE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 20BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 1_2U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = ON
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 20BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000001100
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X16
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = FALSE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = FALSE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = TRUE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X16
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 16BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 16BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_DENC = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X16
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = 1GB
    PCS_CH3_SAMP_16B = X16
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = FALSE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = RCLK2
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = TRUE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X16
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 16BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 16BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 16BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 16BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2676)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = TRUE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2830)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 3501)] Elaborating instance U_GTP_HSSTLP_LANE0
I: Verilog-0004: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 4108)] Elaborating instance U_GTP_HSSTLP_LANE1
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2386)] Net LANE_CIN_BUS_FORWARD_0 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2433)] Net APATTERN_STATUS_CIN_1 in ipm2l_hsstlp_wrapper_v1_6(original module ipm2l_hsstlp_wrapper_v1_6) does not have a driver, tie it to 0
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDN_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2321)] Give initial value 0 for the no drive pin P_RX_SDP_3 in module instance pcie_dma_test/u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP.U_GTP_HSSTLP_WRAPPER
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 146)] Net P_PCS_LSM_SYNCED[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 170)] Net rx_valid_i[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[2] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2020: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_3.v(line number: 276)] Net TCLK2FABRIC[3] in ips2l_pcie_soft_phy_v1_3(original module ips2l_pcie_soft_phy_v1_3) does not have a driver, tie it to 0
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pcs_nearend_loop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pma_nearend_ploop and signal bound to it for instantiated module pcie_test
W: Verilog-2019: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1800)] Width mismatch between port pma_nearend_sloop and signal bound to it for instantiated module pcie_test
W: Verilog-2023: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1139)] Give initial value 0 for the no drive pin myReg2 in module instance pcie_dma_test.i2cSlave_u
W: Verilog-2036: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 1346)] Net rxd connected to input port of module instance pcie_dma_test.u_uart2apb_top has no driver, tie it to 0
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rst_n_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txc_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_tx_ctl_0 in graph of sdm module pcie_dma_test
W: Verilog-2024: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 9)] Give an initial value for the no drive output pin eth_rgmii_txd_0 in graph of sdm module pcie_dma_test
W: Verilog-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 173)] Net video_pre_rd_flag in pcie_dma_test(original module pcie_dma_test) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 1.049s wall, 0.797s user + 0.250s system = 1.047s CPU (99.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.767s wall, 0.766s user + 0.000s system = 0.766s CPU (99.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 838)] Feedback mux created for signal 'counter_24bit_end'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms2_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[15] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[14] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[13] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[12] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/OV5640/reg_config.v(line number: 51)] Removed register node coms1_reg_config/clock_20k_cnt[11] that is stuck at constant 0.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2014: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/pgr_apb_mif_32bit.v(line number: 119)] Feedback mux created for signal 'clk_cnt_start1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 442)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_user_define_data_flag that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 330)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 276)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 255)] Removed register node u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tuser that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
W: Sdm-2000: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 62)] Removed register node u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PLL_RSTN that is stuck at constant 0.
I: Removed inst ddr_fifo_rd_en_pcie that is redundant to bar0_wr_en.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Removed inst o_axis_slave1_tvld that is redundant to o_axis_slave1_tlast.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 77)] Found Ram mem, depth=64, width=10.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v(line number: 82)] Found Ram mem, depth=16, width=8.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=64, width=104.
I: Removed inst P_PMA_TX_PD that is redundant to P_PMA_LANE_PD.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
I: Sdm-0001: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 82)] Found Ram mem, depth=128, width=128.
Executing : rtl-infer successfully. Time elapsed: 8.895s wall, 5.469s user + 3.359s system = 8.828s CPU (99.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.216s wall, 0.203s user + 0.000s system = 0.203s CPU (93.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 1.326s wall, 1.281s user + 0.016s system = 1.297s CPU (97.8%)

Start FSM inference.
I: FSM blk_state_fsm[1:0] inferred.
FSM blk_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N773 N1122 
S0(00)-->S1(01): x1
S1(01)-->S2(10): 1x
S2(10)-->S3(11): xx
S3(11)-->S0(00): xx

I: FSM curr_wr_reg_fsm[1:0] inferred.
FSM curr_wr_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM curr_rd_reg_fsm[1:0] inferred.
FSM curr_rd_reg_fsm[1:0] STG:
Number of reachable states: 4
Input nets: 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM CurrState_SISt_fsm[3:0] inferred.
FSM CurrState_SISt_fsm[3:0] STG:
Number of reachable states: 16
Input nets: N64 N240 bitCnt[2:0] scl 
S0(0000)-->S1(0001): xxxxxx
S1(0001)-->S2(0010): x1xxxx
S1(0001)-->S8(1000): x0xxxx
S2(0010)-->S3(0011): xxxxx0
S3(0011)-->S4(0100): xxxxx1
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S2(0010): xxx1xx
S4(0100)-->S2(0010): xxxx1x
S4(0100)-->S5(0101): xx000x
S5(0101)-->S6(0110): xxxxx0
S6(0110)-->S1(0001): xxxxx1
S7(0111)-->S11(1011): 0xxxx0
S7(0111)-->S15(1111): 1xxxxx
S8(1000)-->S7(0111): xxxxx1
S9(1001)-->S11(1011): xx0xxx
S9(1001)-->S11(1011): xxx0xx
S9(1001)-->S11(1011): xxxx0x
S9(1001)-->S14(1110): xx111x
S10(1010)-->S9(1001): xxxxx0
S11(1011)-->S10(1010): xxxxx1
S12(1100)-->S1(0001): xxxxx0
S13(1101)-->S12(1100): xxxxx1
S14(1110)-->S13(1101): xxxxxx
S15(1111)-->S1(0001): xxxxxx

I: FSM streamSt_fsm[1:0] inferred.
FSM streamSt_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N129 N232 N237 N250 N262 N263 N400 rxData[0] startStopDetState[1:0] 
S0(00)-->S0(00): x1x1xxxx0x
S0(00)-->S1(01): 1xxx11x1xx
S0(00)-->S2(10): 1xxx11x0xx
S2(10)-->S3(11): xxxx11xxxx
S0(00)-->S0(00): xx1xxxxxxx
S1(01)-->S0(00): xx1xxxxxxx
S2(10)-->S0(00): xx1xxxxxxx
S3(11)-->S0(00): xx1xxxxxxx
S0(00)-->S0(00): xxxxxx1xxx
S1(01)-->S0(00): xxxxxx1xxx
S2(10)-->S0(00): xxxxxx1xxx
S3(11)-->S0(00): xxxxxx1xxx
S0(00)-->S0(00): x1x1xxxx10
S1(01)-->S0(00): x1x1xxxx10
S2(10)-->S0(00): x1x1xxxx10
S3(11)-->S0(00): x1x1xxxx10
S0(00)-->S0(00): x1x1xxxx01
S1(01)-->S0(00): x1x1xxxx01
S2(10)-->S0(00): x1x1xxxx01
S3(11)-->S0(00): x1x1xxxx01

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2181 N2182 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2207 N2208 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N32 N38 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N27 N107 cnt[2] rst_clk_adj_chg 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S2(010): x0xx
S1(001)-->S4(100): x1xx
S2(010)-->S3(011): xxxx
S3(011)-->S1(001): 1xxx
S2(010)-->S3(011): 0xxx
S3(011)-->S3(011): 0xxx
S4(100)-->S4(100): xx0x
S4(100)-->S0(000): xx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N161 N240 N241 N243 N324 N327 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb training_error_d[1] 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0x
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1x
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx1x
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx10
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx1x
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx10
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx1x
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx10
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0x
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxx1

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[1] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM crt_st_fsm[8:0] inferred.
FSM crt_st_fsm[8:0] STG:
Number of reachable states: 14
Input nets: N181 N200 N201 cmd_done fifo_data_valid 
S0(000000000)-->S1(000000001): 1xxx1
S0(000000000)-->S10(000001010): x1xx1
S1(000000001)-->S1(000000001): xxxx0
S1(000000001)-->S2(000000010): xxxx1
S2(000000010)-->S2(000000010): xxxx0
S2(000000010)-->S3(000000011): xxxx1
S3(000000011)-->S3(000000011): xxxx0
S3(000000011)-->S4(000000100): xxxx1
S4(000000100)-->S4(000000100): xxxx0
S4(000000100)-->S5(000000101): xxxx1
S5(000000101)-->S5(000000101): xxxx0
S5(000000101)-->S6(000000110): xxxx1
S6(000000110)-->S6(000000110): xxxx0
S6(000000110)-->S7(000000111): xxxx1
S7(000000111)-->S7(000000111): xxxx0
S7(000000111)-->S8(000001000): xxxx1
S8(000001000)-->S9(000001001): xxxxx
S10(000001010)-->S10(000001010): xxxx0
S10(000001010)-->S11(000001011): xxxx1
S11(000001011)-->S11(000001011): xxxx0
S11(000001011)-->S12(000001100): xxxx1
S12(000001100)-->S12(000001100): xxxx0
S12(000001100)-->S13(000001101): xxxx1
S13(000001101)-->S9(000001001): xxxxx
S9(000001001)-->S9(000001001): xxx0x
S13(000001101)-->S9(000001001): xxx0x
S0(000000000)-->S0(000000000): xx1xx
S0(000000000)-->S0(000000000): xxxx0
S9(000001001)-->S0(000000000): xxx1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: axis_master_tvld eop with_data 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S2(10): xx1
S0(00)-->S0(00): 0x0
S1(01)-->S0(00): 0x0
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): 01x
S0(00)-->S1(01): 11x
S2(10)-->S1(01): 11x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N143 N152 i_axis_slave0_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2182 N2187 
S0(00)-->S1(01): 1x
S1(01)-->S1(01): x1
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S0(00)-->S0(00): 0x
S1(01)-->S0(00): x0
S0(00)-->S0(00): 00
S1(01)-->S0(00): 00

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N126 N136 i_axis_slave2_trdy 
S0(00)-->S0(00): 0xx
S0(00)-->S1(01): 1xx
S1(01)-->S1(01): xx0
S1(01)-->S2(10): xx1
S0(00)-->S1(01): 1x0
S1(01)-->S1(01): 1x0
S2(10)-->S2(10): x0x
S2(10)-->S0(00): x1x

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N118 N153 N155 N157 N159 N161 N163 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: eyecal_done init_done rdcal_done update_cal_req update_done wrcal_done wrlvl_done wrlvl_en 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): x1xxxxx1
S1(0001)-->S3(0011): x1xxxxx0
S0(0000)-->S1(0001): x0xxxxxx
S1(0001)-->S1(0001): x0xxxxxx
S2(0010)-->S2(0010): xxxxxx0x
S2(0010)-->S3(0011): xxxxxx1x
S3(0011)-->S3(0011): xx0xxxxx
S3(0011)-->S4(0100): xx1xxxxx
S4(0100)-->S4(0100): xxxxx0xx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S5(0101): 0xxxxxxx
S5(0101)-->S7(0111): 1xxxxxxx
S6(0110)-->S6(0110): xxxx0xxx
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S6(0110): xxx1xxxx
S7(0111)-->S7(0111): xxx0xxxx
S5(0101)-->S7(0111): 1xx0xxxx
S7(0111)-->S7(0111): 1xx0xxxx

I: FSM seio_state_fsm[1:0] inferred.
FSM seio_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N17 N53 sedi_ack 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 0xx
S1(01)-->S2(10): 1xx
S0(00)-->S1(01): 01x
S1(01)-->S1(01): 01x
S2(10)-->S2(10): xx0
S2(10)-->S0(00): xx1

I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N364 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N20 cnt[3] wrcal_move_en wrdata_check_pass write_calibration 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxxx
S2(0010)-->S3(0011): 0x1x1
S2(0010)-->S4(0100): 1x1x1
S0(0000)-->S0(0000): xxxx0
S2(0010)-->S0(0000): xxxx0
S1(0001)-->S2(0010): x10xx
S3(0011)-->S2(0010): x10xx
S4(0100)-->S5(0101): x1xxx
S5(0101)-->S6(0110): xx0xx
S6(0110)-->S7(0111): 0x1xx
S6(0110)-->S8(1000): 1x1xx
S5(0101)-->S6(0110): x10xx
S7(0111)-->S6(0110): x10xx
S8(1000)-->S9(1001): x1xxx
S9(1001)-->S10(1010): xx0xx
S10(1010)-->S11(1011): xx11x
S10(1010)-->S13(1101): xx10x
S11(1011)-->S11(1011): xxxx1
S11(1011)-->S12(1100): xxxx0
S10(1010)-->S11(1011): xx111
S11(1011)-->S11(1011): xx111
S13(1101)-->S13(1101): xxxxx
S12(1100)-->S0(0000): xxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N55 N115 N759 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxx1
S0(0000)-->S4(0100): xx1xxxx
S1(0001)-->S2(0010): xxx1xxx
S2(0010)-->S3(0011): xxxx1xx
S3(0011)-->S0(0000): xxxxxxx
S4(0100)-->S5(0101): 0xxxx1x
S4(0100)-->S6(0110): 1xxxx1x
S5(0101)-->S4(0100): xxx1x0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xxxx10x
S8(1000)-->S9(1001): 0xxxx1x
S8(1000)-->S10(1010): 1xxxx1x
S9(1001)-->S8(1000): xxx1x0x
S10(1010)-->S11(1011): xxx1x0x
S3(0011)-->S0(0000): x1xxxxx
S11(1011)-->S0(0000): x1xxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N21 N25 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N223 N235 N247 N259 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N294 N306 N318 N330 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: dqs_gate_vld_n gate_move_en gate_value[6] gatecal_start read_pattern_error sample_done 
S0(000)-->S1(001): xxx1xx
S1(001)-->S2(010): xxxxxx
S2(010)-->S2(010): 0xxxxx
S2(010)-->S3(011): 1x0xx0
S2(010)-->S4(100): 1xxxx1
S2(010)-->S5(101): 1x1xx0
S3(011)-->S3(011): x0xxxx
S1(001)-->S2(010): x1xxxx
S3(011)-->S2(010): x1xxxx
S4(100)-->S4(100): xxx10x
S5(101)-->S5(101): xxxxxx
S4(100)-->S5(101): xxx11x
S5(101)-->S5(101): xxx11x
S0(000)-->S0(000): xxx0xx
S4(100)-->S0(000): xxx0xx

I: FSM hsst_fsm_fsm[3:0] inferred.
FSM hsst_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N87 N280 N281 clk_remove cntr[11:2] pll_ready rate_chng 
S0(0000)-->S1(0001): x11x1111111111xx
S1(0001)-->S2(0010): x11x0100000000xx
S2(0010)-->S3(0011): xxxxxxxxxxxxxxxx
S3(0011)-->S4(0100): x11x00000100001x
S2(0010)-->S3(0011): xxxxxxxxxxxxxx0x
S3(0011)-->S3(0011): xxxxxxxxxxxxxx0x
S4(0100)-->S4(0100): x0xxxxxxxxxxxxxx
S4(0100)-->S4(0100): xx0xxxxxxxxxxxxx
S4(0100)-->S4(0100): xxxx1xxxxxxxxxxx
S4(0100)-->S4(0100): xxxxx1xxxxxxxxxx
S4(0100)-->S4(0100): xxxxxx1xxxxxxxxx
S4(0100)-->S4(0100): xxxxxxx1xxxxxxxx
S4(0100)-->S4(0100): xxxxxxxxxx1xxxxx
S4(0100)-->S4(0100): xxxxxxxxxxx1xxxx
S4(0100)-->S4(0100): xxxxxxxxxxxx1xxx
S4(0100)-->S4(0100): xxxxxxxxxxxxx1xx
S4(0100)-->S4(0100): xxxxxxxx00xxxxxx
S4(0100)-->S5(0101): x11x0000110000xx
S5(0101)-->S2(0010): 1xxxxxxxxxxxxxxx
S5(0101)-->S6(0110): 011x0001010100xx
S6(0110)-->S2(0010): 1xxxxxxxxxxxxxxx
S6(0110)-->S7(0111): 011x0000000100xx
S7(0111)-->S7(0111): 0xx0xxxxxxxxxxx0
S7(0111)-->S8(1000): 0xx0xxxxxxxxxxx1
S5(0101)-->S2(0010): 1xx0xxxxxxxxxxxx
S7(0111)-->S2(0010): 1xx0xxxxxxxxxxxx
S8(1000)-->S2(0010): 1xxxxxxxxxxxxxxx
S8(1000)-->S7(0111): 011x0000101011xx
S7(0111)-->S0(0000): xxx1xxxxxxxxxxxx

I: FSM rx_main_fsm_fsm[3:0] inferred.
FSM rx_main_fsm_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N53 N67 N68 N95 N108 N152 N320 N419 N652 N653 active_lane_num[0] ltssm_in_recovery rate_chng 
S0(0000)-->S0(0000): xxxxxxxx0xxxx
S0(0000)-->S1(0001): xxxxxxxx1xxxx
S1(0001)-->S1(0001): 0xxxxxxxxxxx0
S1(0001)-->S2(0010): 1xxxxxxxxxxx0
S2(0010)-->S1(0001): x10xxxxxxx0x0
S2(0010)-->S2(0010): x0xxxxxxxxxx0
S2(0010)-->S3(0011): x11xxxxxxxxx0
S2(0010)-->S6(0110): x10xxxxxxx1x0
S3(0011)-->S5(0101): xxxxxxxxxxxx0
S2(0010)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S4(0100)-->S1(0001): xxxx1xxxx00x0
S4(0100)-->S4(0100): xxxx0xxxxxxx0
S4(0100)-->S6(0110): xxxx1xxxx1xx0
S4(0100)-->S6(0110): xxxx1xxxxx1x0
S5(0101)-->S4(0100): xxx1xxxxxxxx0
S5(0101)-->S5(0101): xxx0xxxxxxxx0
S4(0100)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S6(0110)-->S1(0001): xxxxx1x1xxx00
S6(0110)-->S7(0111): xxxxxxxxxxx1x
S7(0111)-->S1(0001): xxxxx1x1xxx10
S7(0111)-->S6(0110): xxxxxxxxxxx00
S6(0110)-->S6(0110): xxxxx0x1xxx00
S7(0111)-->S6(0110): xxxxx0x1xxx00
S6(0110)-->S7(0111): xxxxx0x1xxx10
S7(0111)-->S7(0111): xxxxx0x1xxx10
S4(0100)-->S8(1000): xxxxxxxxxxx01
S5(0101)-->S8(1000): xxxxxxxxxxx01
S6(0110)-->S8(1000): xxxxxxxxxxx01
S7(0111)-->S8(1000): xxxxxxxxxxx01
S1(0001)-->S8(1000): xxxxxxxxxxxx1
S3(0011)-->S8(1000): xxxxxxxxxxxx1
S5(0101)-->S8(1000): xxxxxxxxxxxx1
S7(0111)-->S8(1000): xxxxxxxxxxxx1
S8(1000)-->S1(0001): xxxxxx1xxxxxx
S8(1000)-->S8(1000): xxxxxx0xxxxxx
S0(0000)-->S1(0001): xxxxxx1x1xxxx
S8(1000)-->S1(0001): xxxxxx1x1xxxx

I: FSM main_done_fsm[3:0] inferred.
FSM main_done_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N292 N585 N594 N595 N656 active_lane_num[2:0] 
S0(0000)-->S0(0000): xxx1xxxx
S1(0001)-->S1(0001): xxx1xxxx
S2(0011)-->S2(0011): xxx1x1xx
S2(0011)-->S2(0011): xxx1xx1x
S2(0011)-->S2(0011): xxx1xxx0
S3(1111)-->S2(0011): xxx1xx1x
S3(1111)-->S3(1111): xxx1x10x
S3(1111)-->S3(1111): xxx1xx00
S2(0011)-->S1(0001): xxx1x001
S3(1111)-->S1(0001): xxx1x001
S0(0000)-->S0(0000): xx1xxxxx
S1(0001)-->S0(0000): xx1xxxxx
S2(0011)-->S0(0000): xx1xxxxx
S3(1111)-->S0(0000): xx1xxxxx
S0(0000)-->S0(0000): 1xxx0xxx
S1(0001)-->S0(0000): 1xxx0xxx
S2(0011)-->S0(0000): 1xxx0xxx
S3(1111)-->S0(0000): 1xxx0xxx
S0(0000)-->S0(0000): 1xxxxxx0
S1(0001)-->S0(0000): 1xxxxxx0
S2(0011)-->S0(0000): 1xxxxxx0
S3(1111)-->S0(0000): 1xxxxxx0
S0(0000)-->S0(0000): x1xxx000
S1(0001)-->S0(0000): x1xxx000
S2(0011)-->S0(0000): x1xxx000
S3(1111)-->S0(0000): x1xxx000
S0(0000)-->S1(0001): 1xxx1xx1
S1(0001)-->S1(0001): 1xxx1xx1
S2(0011)-->S1(0001): 1xxx1xx1
S3(1111)-->S1(0001): 1xxx1xx1
S0(0000)-->S1(0001): x1xxx001
S1(0001)-->S1(0001): x1xxx001
S2(0011)-->S1(0001): x1xxx001
S3(1111)-->S1(0001): x1xxx001
S0(0000)-->S2(0011): x1xxx01x
S1(0001)-->S2(0011): x1xxx01x
S2(0011)-->S2(0011): x1xxx01x
S3(1111)-->S2(0011): x1xxx01x
S0(0000)-->S3(1111): x1xxx1xx
S1(0001)-->S3(1111): x1xxx1xx
S2(0011)-->S3(1111): x1xxx1xx
S3(1111)-->S3(1111): x1xxx1xx

I: FSM rx_init_fsm_fsm[3:0] inferred.
FSM rx_init_fsm_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N67 N180 P_RX_LANE_POWERUP cdr_align init_realign loss_signal main_rst_align word_align word_align_pos 
S0(0000)-->S0(0000): xx0xxxxxx
S0(0000)-->S1(0001): xx1xxxxxx
S1(0001)-->S1(0001): x0xxxxxxx
S1(0001)-->S2(0010): x1xxxxxxx
S0(0000)-->S1(0001): x01xxxxxx
S1(0001)-->S1(0001): x01xxxxxx
S2(0010)-->S4(0100): xxxxx0xxx
S4(0100)-->S4(0100): xxx0x0xxx
S4(0100)-->S5(0101): xxx1x0xxx
S5(0101)-->S6(0110): xxx110xxx
S5(0101)-->S7(0111): xxx100xxx
S6(0110)-->S6(0110): 0xx1x0x0x
S7(0111)-->S3(0011): 1xxxx0xxx
S7(0111)-->S7(0111): 0xx1x0x0x
S6(0110)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S6(0110)-->S8(1000): 0xx1x0x1x
S7(0111)-->S8(1000): 0xx1x0x1x
S5(0101)-->S3(0011): xxx0x0xxx
S7(0111)-->S3(0011): xxx0x0xxx
S4(0100)-->S2(0010): xxxxx1xxx
S5(0101)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S7(0111)-->S2(0010): xxxxx1xxx
S2(0010)-->S2(0010): xxxxx1xxx
S6(0110)-->S2(0010): xxxxx1xxx
S8(1000)-->S5(0101): xxxxxxx0x
S8(1000)-->S8(1000): xxxxxx01x
S8(1000)-->S9(1001): xxxxxx11x
S9(1001)-->S8(1000): xxxxxxxx1
S9(1001)-->S9(1001): xxxxxxxx0
S8(1000)-->S9(1001): xxxxxx110
S9(1001)-->S9(1001): xxxxxx110
S3(0011)-->S0(0000): xxxxxxxxx
S6(0110)-->S0(0000): 1xx1x0xxx

Executing : FSM inference successfully. Time elapsed: 1.153s wall, 0.938s user + 0.219s system = 1.156s CPU (100.3%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on N84_10 (bmsREDXOR).
I: Constant propagation done on N74 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N34 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N44 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N54 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[15] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[14] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[13] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[12] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 138)] The net cmos3_d_16bit[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 139)] The net cmos3_href_16bit is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 140)] The net cmos3_d_d0[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 141)] The net cmos3_href_d0 is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 142)] The net cmos3_vsync_d0 is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 143)] The net cmos3_pclk_16bit is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 166)] The net zoom_de_in_cnt[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 169)] The net video0_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 170)] The net video1_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 171)] The net video2_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 172)] The net video3_rd_en is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 368)] The net M_AXI_AWID[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 368)] The net M_AXI_AWID[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 368)] The net M_AXI_AWID[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 368)] The net M_AXI_AWID[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[27] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[26] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[25] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[24] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[23] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[22] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[21] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[20] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[19] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[18] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[17] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[16] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[15] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[14] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[13] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[12] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 369)] The net M_AXI_AWADDR[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 371)] The net M_AXI_AWUSER is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 372)] The net M_AXI_AWVALID is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 373)] The net M_AXI_AWREADY is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[127] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[126] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[125] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[124] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[123] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[122] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[121] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[120] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[119] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[118] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[117] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[116] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[115] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[114] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[113] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[112] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[111] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[110] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[109] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[108] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[107] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[106] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[105] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[104] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[103] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[102] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[101] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[100] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[99] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[98] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[97] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[96] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[95] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[94] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[93] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[92] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[91] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[90] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[89] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[88] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[87] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[86] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[85] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[84] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[83] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[82] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[81] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[80] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[79] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[78] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[77] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[76] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[75] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[74] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[73] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[72] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[71] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[70] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[69] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[68] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[67] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[66] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[65] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[64] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[63] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[62] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[61] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[60] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[59] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[58] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[57] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[56] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[55] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[54] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[53] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[52] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[51] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[50] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[49] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[48] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[47] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[46] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[45] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[44] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[43] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[42] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[41] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[40] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[39] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[38] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[37] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[36] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[35] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[34] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[33] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[32] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[31] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[30] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[29] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[28] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[27] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[26] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[25] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[24] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[23] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[22] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[21] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[20] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[19] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[18] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[17] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[16] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[15] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[14] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[13] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[12] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 375)] The net M_AXI_WDATA[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[15] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[14] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[13] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[12] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 376)] The net M_AXI_WSTRB[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 377)] The net M_AXI_WLAST is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 378)] The net M_AXI_WUSER[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 378)] The net M_AXI_WUSER[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 378)] The net M_AXI_WUSER[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 378)] The net M_AXI_WUSER[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 379)] The net M_AXI_WREADY is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 381)] The net M_AXI_ARID[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 381)] The net M_AXI_ARID[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 381)] The net M_AXI_ARID[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 381)] The net M_AXI_ARID[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 382)] The net M_AXI_ARUSER is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[27] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[26] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[25] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[24] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[23] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[22] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[21] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[20] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[19] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[18] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[17] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[16] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[15] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[14] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[13] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[12] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 383)] The net M_AXI_ARADDR[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 385)] The net M_AXI_ARVALID is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 386)] The net M_AXI_ARREADY is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 388)] The net M_AXI_RID[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 388)] The net M_AXI_RID[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 388)] The net M_AXI_RID[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 388)] The net M_AXI_RID[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[127] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[126] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[125] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[124] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[123] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[122] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[121] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[120] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[119] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[118] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[117] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[116] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[115] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[114] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[113] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[112] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[111] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[110] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[109] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[108] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[107] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[106] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[105] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[104] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[103] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[102] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[101] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[100] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[99] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[98] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[97] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[96] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[95] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[94] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[93] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[92] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[91] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[90] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[89] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[88] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[87] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[86] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[85] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[84] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[83] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[82] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[81] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[80] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[79] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[78] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[77] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[76] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[75] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[74] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[73] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[72] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[71] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[70] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[69] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[68] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[67] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[66] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[65] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[64] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[63] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[62] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[61] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[60] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[59] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[58] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[57] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[56] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[55] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[54] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[53] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[52] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[51] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[50] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[49] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[48] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[47] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[46] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[45] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[44] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[43] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[42] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[41] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[40] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[39] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[38] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[37] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[36] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[35] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[34] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[33] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[32] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[31] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[30] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[29] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[28] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[27] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[26] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[25] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[24] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[23] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[22] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[21] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[20] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[19] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[18] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[17] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[16] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[15] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[14] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[13] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[12] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[11] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[10] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[9] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[8] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[7] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[6] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[5] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[4] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[3] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[2] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[1] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 389)] The net M_AXI_RDATA[0] is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 390)] The net M_AXI_RLAST is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 391)] The net M_AXI_RVALID is un-driven, tie it to 0.
C: DRC-2021: [F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/hdl/pcie_dma_test.v(line number: 893)] The net ddr_axi_rvalid_pos_reg is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 1.680s wall, 1.609s user + 0.078s system = 1.688s CPU (100.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:51s
Action compile: CPU time elapsed is 0h:0m:18s
Action compile: Process CPU time elapsed is 0h:0m:18s
Current time: Fri Nov  7 01:01:19 2025
Action compile: Peak memory pool usage is 281 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:51s
Action from compile to compile: Total CPU time elapsed is 0h:0m:18s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:18s
Process "Compile" done.
