// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_2_HH_
#define _max_pool_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_2 : public sc_module {
    // Port declarations 44
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > conv_out_0_V_address0;
    sc_out< sc_logic > conv_out_0_V_ce0;
    sc_in< sc_lv<14> > conv_out_0_V_q0;
    sc_out< sc_lv<10> > conv_out_0_V_address1;
    sc_out< sc_logic > conv_out_0_V_ce1;
    sc_in< sc_lv<14> > conv_out_0_V_q1;
    sc_out< sc_lv<9> > conv_out_1_V_address0;
    sc_out< sc_logic > conv_out_1_V_ce0;
    sc_in< sc_lv<14> > conv_out_1_V_q0;
    sc_out< sc_lv<9> > conv_out_1_V_address1;
    sc_out< sc_logic > conv_out_1_V_ce1;
    sc_in< sc_lv<14> > conv_out_1_V_q1;
    sc_out< sc_lv<9> > conv_out_2_V_address0;
    sc_out< sc_logic > conv_out_2_V_ce0;
    sc_in< sc_lv<14> > conv_out_2_V_q0;
    sc_out< sc_lv<9> > conv_out_2_V_address1;
    sc_out< sc_logic > conv_out_2_V_ce1;
    sc_in< sc_lv<14> > conv_out_2_V_q1;
    sc_out< sc_lv<9> > conv_out_3_V_address0;
    sc_out< sc_logic > conv_out_3_V_ce0;
    sc_in< sc_lv<14> > conv_out_3_V_q0;
    sc_out< sc_lv<9> > conv_out_3_V_address1;
    sc_out< sc_logic > conv_out_3_V_ce1;
    sc_in< sc_lv<14> > conv_out_3_V_q1;
    sc_out< sc_lv<9> > conv_out_4_V_address0;
    sc_out< sc_logic > conv_out_4_V_ce0;
    sc_in< sc_lv<14> > conv_out_4_V_q0;
    sc_out< sc_lv<9> > conv_out_4_V_address1;
    sc_out< sc_logic > conv_out_4_V_ce1;
    sc_in< sc_lv<14> > conv_out_4_V_q1;
    sc_out< sc_lv<9> > max_pool_out_V_address0;
    sc_out< sc_logic > max_pool_out_V_ce0;
    sc_out< sc_logic > max_pool_out_V_we0;
    sc_out< sc_lv<14> > max_pool_out_V_d0;
    sc_out< sc_lv<9> > max_pool_out_V_address1;
    sc_out< sc_logic > max_pool_out_V_ce1;
    sc_out< sc_logic > max_pool_out_V_we1;
    sc_out< sc_lv<14> > max_pool_out_V_d1;


    // Module declarations
    max_pool_2(sc_module_name name);
    SC_HAS_PROCESS(max_pool_2);

    ~max_pool_2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_360;
    sc_signal< sc_lv<5> > f_0_reg_371;
    sc_signal< sc_lv<3> > r_0_reg_382;
    sc_signal< sc_lv<1> > icmp_ln10_fu_393_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1099;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1099_pp0_iter1_reg;
    sc_signal< sc_lv<7> > add_ln10_fu_399_p2;
    sc_signal< sc_lv<7> > add_ln10_reg_1103;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln29_20_fu_417_p3;
    sc_signal< sc_lv<3> > select_ln29_20_reg_1108;
    sc_signal< sc_lv<5> > select_ln29_21_fu_425_p3;
    sc_signal< sc_lv<5> > select_ln29_21_reg_1114;
    sc_signal< sc_lv<10> > zext_ln14_1_fu_437_p1;
    sc_signal< sc_lv<10> > zext_ln14_1_reg_1119;
    sc_signal< sc_lv<9> > tmp_fu_449_p3;
    sc_signal< sc_lv<9> > tmp_reg_1129;
    sc_signal< sc_lv<11> > add_ln1494_fu_526_p2;
    sc_signal< sc_lv<11> > add_ln1494_reg_1139;
    sc_signal< sc_lv<64> > zext_ln1494_3_fu_570_p1;
    sc_signal< sc_lv<64> > zext_ln1494_3_reg_1149;
    sc_signal< sc_lv<4> > or_ln26_fu_576_p2;
    sc_signal< sc_lv<4> > or_ln26_reg_1180;
    sc_signal< sc_lv<11> > add_ln1494_4_fu_629_p2;
    sc_signal< sc_lv<11> > add_ln1494_4_reg_1190;
    sc_signal< sc_lv<64> > zext_ln1494_5_fu_643_p1;
    sc_signal< sc_lv<64> > zext_ln1494_5_reg_1195;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<14> > select_ln29_2_fu_733_p3;
    sc_signal< sc_lv<14> > select_ln29_2_reg_1261;
    sc_signal< sc_lv<14> > select_ln29_6_fu_783_p3;
    sc_signal< sc_lv<14> > select_ln29_6_reg_1267;
    sc_signal< sc_lv<13> > select_ln29_8_fu_801_p3;
    sc_signal< sc_lv<13> > select_ln29_8_reg_1273;
    sc_signal< sc_lv<14> > conv_out_4_V_load_1_reg_1278;
    sc_signal< sc_lv<13> > select_ln29_12_fu_819_p3;
    sc_signal< sc_lv<13> > select_ln29_12_reg_1284;
    sc_signal< sc_lv<13> > select_ln29_16_fu_837_p3;
    sc_signal< sc_lv<13> > select_ln29_16_reg_1289;
    sc_signal< sc_lv<10> > add_ln203_fu_859_p2;
    sc_signal< sc_lv<10> > add_ln203_reg_1294;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<14> > select_ln29_11_fu_952_p3;
    sc_signal< sc_lv<14> > select_ln29_11_reg_1301;
    sc_signal< sc_lv<14> > select_ln29_15_fu_997_p3;
    sc_signal< sc_lv<14> > select_ln29_15_reg_1306;
    sc_signal< sc_lv<14> > select_ln29_19_fu_1042_p3;
    sc_signal< sc_lv<14> > select_ln29_19_reg_1311;
    sc_signal< sc_lv<3> > r_fu_1050_p2;
    sc_signal< sc_lv<3> > r_reg_1316;
    sc_signal< sc_lv<10> > add_ln203_9_fu_1090_p2;
    sc_signal< sc_lv<10> > add_ln203_9_reg_1321;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_364_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_phi_fu_375_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_r_0_phi_fu_386_p4;
    sc_signal< sc_lv<64> > sext_ln1494_fu_515_p1;
    sc_signal< sc_lv<64> > zext_ln1494_2_fu_542_p1;
    sc_signal< sc_lv<64> > sext_ln1494_2_fu_618_p1;
    sc_signal< sc_lv<64> > sext_ln1494_1_fu_649_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > sext_ln1494_3_fu_689_p1;
    sc_signal< sc_lv<64> > zext_ln1494_7_fu_719_p1;
    sc_signal< sc_lv<64> > zext_ln203_2_fu_870_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > sext_ln203_fu_886_p1;
    sc_signal< sc_lv<64> > sext_ln203_1_fu_1065_p1;
    sc_signal< sc_lv<64> > sext_ln203_2_fu_1080_p1;
    sc_signal< sc_lv<64> > sext_ln203_3_fu_1095_p1;
    sc_signal< sc_lv<14> > select_ln29_3_fu_896_p3;
    sc_signal< sc_lv<14> > select_ln29_7_fu_909_p3;
    sc_signal< sc_lv<1> > icmp_ln13_fu_411_p2;
    sc_signal< sc_lv<5> > f_fu_405_p2;
    sc_signal< sc_lv<10> > tmp_3_fu_457_p3;
    sc_signal< sc_lv<8> > tmp_4_fu_469_p3;
    sc_signal< sc_lv<11> > zext_ln1494_fu_465_p1;
    sc_signal< sc_lv<11> > zext_ln1494_1_fu_477_p1;
    sc_signal< sc_lv<11> > sub_ln1494_fu_481_p2;
    sc_signal< sc_lv<5> > trunc_ln1494_fu_487_p1;
    sc_signal< sc_lv<6> > tmp_5_fu_497_p4;
    sc_signal< sc_lv<5> > or_ln1494_fu_491_p2;
    sc_signal< sc_lv<11> > tmp_6_fu_507_p3;
    sc_signal< sc_lv<11> > zext_ln14_fu_433_p1;
    sc_signal< sc_lv<11> > or_ln1494_1_fu_520_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_532_p4;
    sc_signal< sc_lv<9> > or_ln1494_2_fu_550_p2;
    sc_signal< sc_lv<10> > tmp_10_cast_fu_556_p3;
    sc_signal< sc_lv<10> > add_ln1494_1_fu_564_p2;
    sc_signal< sc_lv<4> > shl_ln_fu_441_p3;
    sc_signal< sc_lv<10> > tmp_s_fu_582_p3;
    sc_signal< sc_lv<8> > tmp_7_fu_594_p3;
    sc_signal< sc_lv<11> > zext_ln1494_4_fu_590_p1;
    sc_signal< sc_lv<11> > zext_ln1494_6_fu_602_p1;
    sc_signal< sc_lv<11> > sub_ln1494_1_fu_606_p2;
    sc_signal< sc_lv<11> > add_ln1494_2_fu_612_p2;
    sc_signal< sc_lv<11> > add_ln1494_3_fu_623_p2;
    sc_signal< sc_lv<9> > tmp_10_fu_635_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_657_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_1_fu_653_p1;
    sc_signal< sc_lv<13> > select_ln29_fu_663_p3;
    sc_signal< sc_lv<14> > zext_ln29_fu_671_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_675_p2;
    sc_signal< sc_lv<9> > tmp_8_fu_693_p3;
    sc_signal< sc_lv<9> > or_ln1494_3_fu_700_p2;
    sc_signal< sc_lv<10> > tmp_15_cast_fu_706_p3;
    sc_signal< sc_lv<10> > add_ln1494_5_fu_714_p2;
    sc_signal< sc_lv<14> > select_ln29_1_fu_681_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_727_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_745_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_2_fu_741_p1;
    sc_signal< sc_lv<13> > select_ln29_4_fu_751_p3;
    sc_signal< sc_lv<14> > zext_ln29_1_fu_759_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_763_p2;
    sc_signal< sc_lv<14> > select_ln29_5_fu_769_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_777_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_8_fu_795_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_3_fu_791_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_813_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_4_fu_809_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_16_fu_831_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_5_fu_827_p1;
    sc_signal< sc_lv<7> > tmp_2_fu_848_p3;
    sc_signal< sc_lv<10> > zext_ln203_fu_845_p1;
    sc_signal< sc_lv<10> > zext_ln203_1_fu_855_p1;
    sc_signal< sc_lv<10> > add_ln203_1_fu_865_p2;
    sc_signal< sc_lv<10> > add_ln203_2_fu_875_p2;
    sc_signal< sc_lv<10> > add_ln203_3_fu_881_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_891_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_904_p2;
    sc_signal< sc_lv<14> > zext_ln29_2_fu_917_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_920_p2;
    sc_signal< sc_lv<14> > select_ln29_9_fu_926_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_934_p2;
    sc_signal< sc_lv<14> > select_ln29_10_fu_939_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_946_p2;
    sc_signal< sc_lv<14> > zext_ln29_3_fu_960_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_963_p2;
    sc_signal< sc_lv<14> > select_ln29_13_fu_969_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_977_p2;
    sc_signal< sc_lv<14> > select_ln29_14_fu_983_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_991_p2;
    sc_signal< sc_lv<14> > zext_ln29_4_fu_1005_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_17_fu_1008_p2;
    sc_signal< sc_lv<14> > select_ln29_17_fu_1014_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_1022_p2;
    sc_signal< sc_lv<14> > select_ln29_18_fu_1028_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_19_fu_1036_p2;
    sc_signal< sc_lv<10> > add_ln203_4_fu_1055_p2;
    sc_signal< sc_lv<10> > add_ln203_5_fu_1060_p2;
    sc_signal< sc_lv<10> > add_ln203_6_fu_1070_p2;
    sc_signal< sc_lv<10> > add_ln203_7_fu_1075_p2;
    sc_signal< sc_lv<10> > add_ln203_8_fu_1085_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_10;
    static const sc_lv<9> ap_const_lv9_10;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<10> ap_const_lv10_10;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<10> ap_const_lv10_20;
    static const sc_lv<10> ap_const_lv10_30;
    static const sc_lv<10> ap_const_lv10_40;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_399_p2();
    void thread_add_ln1494_1_fu_564_p2();
    void thread_add_ln1494_2_fu_612_p2();
    void thread_add_ln1494_3_fu_623_p2();
    void thread_add_ln1494_4_fu_629_p2();
    void thread_add_ln1494_5_fu_714_p2();
    void thread_add_ln1494_fu_526_p2();
    void thread_add_ln203_1_fu_865_p2();
    void thread_add_ln203_2_fu_875_p2();
    void thread_add_ln203_3_fu_881_p2();
    void thread_add_ln203_4_fu_1055_p2();
    void thread_add_ln203_5_fu_1060_p2();
    void thread_add_ln203_6_fu_1070_p2();
    void thread_add_ln203_7_fu_1075_p2();
    void thread_add_ln203_8_fu_1085_p2();
    void thread_add_ln203_9_fu_1090_p2();
    void thread_add_ln203_fu_859_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_375_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_364_p4();
    void thread_ap_phi_mux_r_0_phi_fu_386_p4();
    void thread_ap_ready();
    void thread_conv_out_0_V_address0();
    void thread_conv_out_0_V_address1();
    void thread_conv_out_0_V_ce0();
    void thread_conv_out_0_V_ce1();
    void thread_conv_out_1_V_address0();
    void thread_conv_out_1_V_address1();
    void thread_conv_out_1_V_ce0();
    void thread_conv_out_1_V_ce1();
    void thread_conv_out_2_V_address0();
    void thread_conv_out_2_V_address1();
    void thread_conv_out_2_V_ce0();
    void thread_conv_out_2_V_ce1();
    void thread_conv_out_3_V_address0();
    void thread_conv_out_3_V_address1();
    void thread_conv_out_3_V_ce0();
    void thread_conv_out_3_V_ce1();
    void thread_conv_out_4_V_address0();
    void thread_conv_out_4_V_address1();
    void thread_conv_out_4_V_ce0();
    void thread_conv_out_4_V_ce1();
    void thread_f_fu_405_p2();
    void thread_icmp_ln10_fu_393_p2();
    void thread_icmp_ln13_fu_411_p2();
    void thread_icmp_ln1494_10_fu_934_p2();
    void thread_icmp_ln1494_11_fu_946_p2();
    void thread_icmp_ln1494_12_fu_813_p2();
    void thread_icmp_ln1494_13_fu_963_p2();
    void thread_icmp_ln1494_14_fu_977_p2();
    void thread_icmp_ln1494_15_fu_991_p2();
    void thread_icmp_ln1494_16_fu_831_p2();
    void thread_icmp_ln1494_17_fu_1008_p2();
    void thread_icmp_ln1494_18_fu_1022_p2();
    void thread_icmp_ln1494_19_fu_1036_p2();
    void thread_icmp_ln1494_1_fu_675_p2();
    void thread_icmp_ln1494_2_fu_727_p2();
    void thread_icmp_ln1494_3_fu_891_p2();
    void thread_icmp_ln1494_4_fu_745_p2();
    void thread_icmp_ln1494_5_fu_763_p2();
    void thread_icmp_ln1494_6_fu_777_p2();
    void thread_icmp_ln1494_7_fu_904_p2();
    void thread_icmp_ln1494_8_fu_795_p2();
    void thread_icmp_ln1494_9_fu_920_p2();
    void thread_icmp_ln1494_fu_657_p2();
    void thread_max_pool_out_V_address0();
    void thread_max_pool_out_V_address1();
    void thread_max_pool_out_V_ce0();
    void thread_max_pool_out_V_ce1();
    void thread_max_pool_out_V_d0();
    void thread_max_pool_out_V_d1();
    void thread_max_pool_out_V_we0();
    void thread_max_pool_out_V_we1();
    void thread_or_ln1494_1_fu_520_p2();
    void thread_or_ln1494_2_fu_550_p2();
    void thread_or_ln1494_3_fu_700_p2();
    void thread_or_ln1494_fu_491_p2();
    void thread_or_ln26_fu_576_p2();
    void thread_r_fu_1050_p2();
    void thread_select_ln29_10_fu_939_p3();
    void thread_select_ln29_11_fu_952_p3();
    void thread_select_ln29_12_fu_819_p3();
    void thread_select_ln29_13_fu_969_p3();
    void thread_select_ln29_14_fu_983_p3();
    void thread_select_ln29_15_fu_997_p3();
    void thread_select_ln29_16_fu_837_p3();
    void thread_select_ln29_17_fu_1014_p3();
    void thread_select_ln29_18_fu_1028_p3();
    void thread_select_ln29_19_fu_1042_p3();
    void thread_select_ln29_1_fu_681_p3();
    void thread_select_ln29_20_fu_417_p3();
    void thread_select_ln29_21_fu_425_p3();
    void thread_select_ln29_2_fu_733_p3();
    void thread_select_ln29_3_fu_896_p3();
    void thread_select_ln29_4_fu_751_p3();
    void thread_select_ln29_5_fu_769_p3();
    void thread_select_ln29_6_fu_783_p3();
    void thread_select_ln29_7_fu_909_p3();
    void thread_select_ln29_8_fu_801_p3();
    void thread_select_ln29_9_fu_926_p3();
    void thread_select_ln29_fu_663_p3();
    void thread_sext_ln1494_1_fu_649_p1();
    void thread_sext_ln1494_2_fu_618_p1();
    void thread_sext_ln1494_3_fu_689_p1();
    void thread_sext_ln1494_fu_515_p1();
    void thread_sext_ln203_1_fu_1065_p1();
    void thread_sext_ln203_2_fu_1080_p1();
    void thread_sext_ln203_3_fu_1095_p1();
    void thread_sext_ln203_fu_886_p1();
    void thread_shl_ln_fu_441_p3();
    void thread_sub_ln1494_1_fu_606_p2();
    void thread_sub_ln1494_fu_481_p2();
    void thread_tmp_10_cast_fu_556_p3();
    void thread_tmp_10_fu_635_p3();
    void thread_tmp_15_cast_fu_706_p3();
    void thread_tmp_2_fu_848_p3();
    void thread_tmp_3_fu_457_p3();
    void thread_tmp_4_fu_469_p3();
    void thread_tmp_5_fu_497_p4();
    void thread_tmp_6_fu_507_p3();
    void thread_tmp_7_fu_594_p3();
    void thread_tmp_8_fu_693_p3();
    void thread_tmp_9_fu_532_p4();
    void thread_tmp_fu_449_p3();
    void thread_tmp_s_fu_582_p3();
    void thread_trunc_ln1494_1_fu_653_p1();
    void thread_trunc_ln1494_2_fu_741_p1();
    void thread_trunc_ln1494_3_fu_791_p1();
    void thread_trunc_ln1494_4_fu_809_p1();
    void thread_trunc_ln1494_5_fu_827_p1();
    void thread_trunc_ln1494_fu_487_p1();
    void thread_zext_ln1494_1_fu_477_p1();
    void thread_zext_ln1494_2_fu_542_p1();
    void thread_zext_ln1494_3_fu_570_p1();
    void thread_zext_ln1494_4_fu_590_p1();
    void thread_zext_ln1494_5_fu_643_p1();
    void thread_zext_ln1494_6_fu_602_p1();
    void thread_zext_ln1494_7_fu_719_p1();
    void thread_zext_ln1494_fu_465_p1();
    void thread_zext_ln14_1_fu_437_p1();
    void thread_zext_ln14_fu_433_p1();
    void thread_zext_ln203_1_fu_855_p1();
    void thread_zext_ln203_2_fu_870_p1();
    void thread_zext_ln203_fu_845_p1();
    void thread_zext_ln29_1_fu_759_p1();
    void thread_zext_ln29_2_fu_917_p1();
    void thread_zext_ln29_3_fu_960_p1();
    void thread_zext_ln29_4_fu_1005_p1();
    void thread_zext_ln29_fu_671_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
