
*** Running vivado
    with args -log sevenSegment1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sevenSegment1.tcl -notrace



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source sevenSegment1.tcl -notrace
Command: link_design -top sevenSegment1 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.srcs/constrs_1/new/sevenSegment1XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.730 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1027.730 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2065c1ff7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.934 ; gain = 278.203

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2065c1ff7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2065c1ff7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f1586de3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f1586de3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f1586de3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f1586de3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1515.371 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19ea314ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1515.371 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19ea314ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1515.371 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19ea314ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1515.371 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1515.371 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19ea314ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1515.371 ; gain = 487.641
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1515.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/sevenSegment1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sevenSegment1_drc_opted.rpt -pb sevenSegment1_drc_opted.pb -rpx sevenSegment1_drc_opted.rpx
Command: report_drc -file sevenSegment1_drc_opted.rpt -pb sevenSegment1_drc_opted.pb -rpx sevenSegment1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/sevenSegment1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.355 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c486a51f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1559.355 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9e9c3de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1abc817d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1abc817d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1559.355 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1abc817d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1abc817d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1abc817d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1f11c3d52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1559.355 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f11c3d52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f11c3d52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.824 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a878d3e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13d675e85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.869 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13d675e85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.959 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.961 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.962 . Memory (MB): peak = 1559.355 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.962 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1559.355 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1559.355 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.355 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1559.355 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e4f5d78d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1559.355 ; gain = 0.000
Ending Placer Task | Checksum: c1e4ae49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1559.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1559.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/sevenSegment1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sevenSegment1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1559.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sevenSegment1_utilization_placed.rpt -pb sevenSegment1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sevenSegment1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1559.355 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1559.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/sevenSegment1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7feff1c9 ConstDB: 0 ShapeSum: 41f4bc80 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cb220520

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1649.496 ; gain = 84.012
Post Restoration Checksum: NetGraph: 2d3e5cee NumContArr: 9de3a832 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cb220520

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1649.496 ; gain = 84.012

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cb220520

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1655.484 ; gain = 90.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cb220520

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1655.484 ; gain = 90.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 138cf8f4a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.895 ; gain = 95.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.621  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20c7013f6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.895 ; gain = 95.410

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 54
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20c7013f6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813
Phase 3 Initial Routing | Checksum: 15d2ed804

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.337  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d4e6b9d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813
Phase 4 Rip-up And Reroute | Checksum: 15d4e6b9d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d4e6b9d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d4e6b9d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813
Phase 5 Delay and Skew Optimization | Checksum: 15d4e6b9d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d839417c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.430  | TNS=0.000  | WHS=0.310  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14400b090

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813
Phase 6 Post Hold Fix | Checksum: 14400b090

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0273459 %
  Global Horizontal Routing Utilization  = 0.0615565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14400b090

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.297 ; gain = 97.813

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14400b090

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.922 ; gain = 98.438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eb9a3645

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.922 ; gain = 98.438

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.430  | TNS=0.000  | WHS=0.310  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: eb9a3645

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.922 ; gain = 98.438
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.922 ; gain = 98.438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.922 ; gain = 104.566
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1673.820 ; gain = 9.898
INFO: [Common 17-1381] The checkpoint 'C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/sevenSegment1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sevenSegment1_drc_routed.rpt -pb sevenSegment1_drc_routed.pb -rpx sevenSegment1_drc_routed.rpx
Command: report_drc -file sevenSegment1_drc_routed.rpt -pb sevenSegment1_drc_routed.pb -rpx sevenSegment1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/sevenSegment1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sevenSegment1_methodology_drc_routed.rpt -pb sevenSegment1_methodology_drc_routed.pb -rpx sevenSegment1_methodology_drc_routed.rpx
Command: report_methodology -file sevenSegment1_methodology_drc_routed.rpt -pb sevenSegment1_methodology_drc_routed.pb -rpx sevenSegment1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/sevenSegment1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sevenSegment1_power_routed.rpt -pb sevenSegment1_power_summary_routed.pb -rpx sevenSegment1_power_routed.rpx
Command: report_power -file sevenSegment1_power_routed.rpt -pb sevenSegment1_power_summary_routed.pb -rpx sevenSegment1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sevenSegment1_route_status.rpt -pb sevenSegment1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sevenSegment1_timing_summary_routed.rpt -pb sevenSegment1_timing_summary_routed.pb -rpx sevenSegment1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sevenSegment1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sevenSegment1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sevenSegment1_bus_skew_routed.rpt -pb sevenSegment1_bus_skew_routed.pb -rpx sevenSegment1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force sevenSegment1.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15527904 bits.
Writing bitstream ./sevenSegment1.bit...
Writing bitstream ./sevenSegment1.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/steph/OneDrive/Desktop/School/ProjectLab1/sevenSegmentTutorial/sevenSegmentTutorial.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Sep 11 00:28:00 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2141.387 ; gain = 433.598
INFO: [Common 17-206] Exiting Vivado at Sat Sep 11 00:28:00 2021...
