###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        68976   # Number of WRITE/WRITEP commands
num_reads_done                 =       730929   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       582105   # Number of read row buffer hits
num_read_cmds                  =       730931   # Number of READ/READP commands
num_writes_done                =        69002   # Number of read requests issued
num_write_row_hits             =        43866   # Number of write row buffer hits
num_act_cmds                   =       174677   # Number of ACT commands
num_pre_cmds                   =       174650   # Number of PRE commands
num_ondemand_pres              =       152712   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9412561   # Cyles of rank active rank.0
rank_active_cycles.1           =      9064348   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       587439   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       935652   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       747823   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10804   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5861   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6230   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1750   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1402   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2050   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3036   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          930   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          566   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19600   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           23   # Write cmd latency (cycles)
write_latency[60-79]           =           93   # Write cmd latency (cycles)
write_latency[80-99]           =          176   # Write cmd latency (cycles)
write_latency[100-119]         =          315   # Write cmd latency (cycles)
write_latency[120-139]         =          511   # Write cmd latency (cycles)
write_latency[140-159]         =          824   # Write cmd latency (cycles)
write_latency[160-179]         =         1205   # Write cmd latency (cycles)
write_latency[180-199]         =         1566   # Write cmd latency (cycles)
write_latency[200-]            =        64246   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       276660   # Read request latency (cycles)
read_latency[40-59]            =        91991   # Read request latency (cycles)
read_latency[60-79]            =        91766   # Read request latency (cycles)
read_latency[80-99]            =        44641   # Read request latency (cycles)
read_latency[100-119]          =        34568   # Read request latency (cycles)
read_latency[120-139]          =        28971   # Read request latency (cycles)
read_latency[140-159]          =        20687   # Read request latency (cycles)
read_latency[160-179]          =        16454   # Read request latency (cycles)
read_latency[180-199]          =        13333   # Read request latency (cycles)
read_latency[200-]             =       111855   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.44328e+08   # Write energy
read_energy                    =  2.94711e+09   # Read energy
act_energy                     =  4.77916e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.81971e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.49113e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87344e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65615e+09   # Active standby energy rank.1
average_read_latency           =      122.769   # Average read request latency (cycles)
average_interarrival           =      12.4992   # Average request interarrival latency (cycles)
total_energy                   =  1.67347e+10   # Total energy (pJ)
average_power                  =      1673.47   # Average power (mW)
average_bandwidth              =      6.82608   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        70493   # Number of WRITE/WRITEP commands
num_reads_done                 =       799694   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       638561   # Number of read row buffer hits
num_read_cmds                  =       799696   # Number of READ/READP commands
num_writes_done                =        70522   # Number of read requests issued
num_write_row_hits             =        43614   # Number of write row buffer hits
num_act_cmds                   =       188850   # Number of ACT commands
num_pre_cmds                   =       188823   # Number of PRE commands
num_ondemand_pres              =       165816   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9250664   # Cyles of rank active rank.0
rank_active_cycles.1           =      9209987   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       749336   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       790013   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       819320   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9831   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5806   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6181   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1634   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1400   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2040   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3082   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          841   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          600   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19566   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           27   # Write cmd latency (cycles)
write_latency[40-59]           =           21   # Write cmd latency (cycles)
write_latency[60-79]           =           79   # Write cmd latency (cycles)
write_latency[80-99]           =          140   # Write cmd latency (cycles)
write_latency[100-119]         =          244   # Write cmd latency (cycles)
write_latency[120-139]         =          467   # Write cmd latency (cycles)
write_latency[140-159]         =          704   # Write cmd latency (cycles)
write_latency[160-179]         =         1017   # Write cmd latency (cycles)
write_latency[180-199]         =         1429   # Write cmd latency (cycles)
write_latency[200-]            =        66364   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       284280   # Read request latency (cycles)
read_latency[40-59]            =       103178   # Read request latency (cycles)
read_latency[60-79]            =       102356   # Read request latency (cycles)
read_latency[80-99]            =        52614   # Read request latency (cycles)
read_latency[100-119]          =        39544   # Read request latency (cycles)
read_latency[120-139]          =        33358   # Read request latency (cycles)
read_latency[140-159]          =        23998   # Read request latency (cycles)
read_latency[160-179]          =        19529   # Read request latency (cycles)
read_latency[180-199]          =        15978   # Read request latency (cycles)
read_latency[200-]             =       124855   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.51901e+08   # Write energy
read_energy                    =  3.22437e+09   # Read energy
act_energy                     =  5.16694e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.59681e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79206e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77241e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74703e+09   # Active standby energy rank.1
average_read_latency           =      122.909   # Average read request latency (cycles)
average_interarrival           =      11.4903   # Average request interarrival latency (cycles)
total_energy                   =   1.7056e+10   # Total energy (pJ)
average_power                  =       1705.6   # Average power (mW)
average_bandwidth              =      7.42584   # Average bandwidth
