
Project_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b40  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08008c50  08008c50  00018c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090c0  080090c0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080090c0  080090c0  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080090c0  080090c0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090c0  080090c0  000190c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090c4  080090c4  000190c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080090c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  200001d4  0800929c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000484  0800929c  00020484  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d97a  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028d4  00000000  00000000  0002dbba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  00030490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ab3  00000000  00000000  00031280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003fc7  00000000  00000000  00031d33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012fdb  00000000  00000000  00035cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008d62d  00000000  00000000  00048cd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c78  00000000  00000000  000d6304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000daf7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c38 	.word	0x08008c38

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008c38 	.word	0x08008c38

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <Timer_Program>:
* 返 回 值: void
* 创建日期: 2025-11-25
* 注    意: 
*********************************************************************************************************/
void Timer_Program(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
    Time.Sec++;
 8000bdc:	4b26      	ldr	r3, [pc, #152]	; (8000c78 <Timer_Program+0xa0>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	3301      	adds	r3, #1
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	4b24      	ldr	r3, [pc, #144]	; (8000c78 <Timer_Program+0xa0>)
 8000be6:	701a      	strb	r2, [r3, #0]
    Time.Min++;
 8000be8:	4b23      	ldr	r3, [pc, #140]	; (8000c78 <Timer_Program+0xa0>)
 8000bea:	885b      	ldrh	r3, [r3, #2]
 8000bec:	3301      	adds	r3, #1
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	4b21      	ldr	r3, [pc, #132]	; (8000c78 <Timer_Program+0xa0>)
 8000bf2:	805a      	strh	r2, [r3, #2]
    Time.Drive++;
 8000bf4:	4b20      	ldr	r3, [pc, #128]	; (8000c78 <Timer_Program+0xa0>)
 8000bf6:	785b      	ldrb	r3, [r3, #1]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	b2da      	uxtb	r2, r3
 8000bfc:	4b1e      	ldr	r3, [pc, #120]	; (8000c78 <Timer_Program+0xa0>)
 8000bfe:	705a      	strb	r2, [r3, #1]
	
	//20ms
	Drive_20ms_Events();
 8000c00:	f000 f840 	bl	8000c84 <Drive_20ms_Events>

	//1s------------------------//
    if(Time.Sec >= 50)
 8000c04:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <Timer_Program+0xa0>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b31      	cmp	r3, #49	; 0x31
 8000c0a:	d907      	bls.n	8000c1c <Timer_Program+0x44>
    {
        Time.Sec = 0;
 8000c0c:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <Timer_Program+0xa0>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	701a      	strb	r2, [r3, #0]
		Flag_DisplayAll = 1;
 8000c12:	4a1a      	ldr	r2, [pc, #104]	; (8000c7c <Timer_Program+0xa4>)
 8000c14:	7813      	ldrb	r3, [r2, #0]
 8000c16:	f043 0302 	orr.w	r3, r3, #2
 8000c1a:	7013      	strb	r3, [r2, #0]
    }

	//1min------------------------//
    if(Time.Min >= 3000)
 8000c1c:	4b16      	ldr	r3, [pc, #88]	; (8000c78 <Timer_Program+0xa0>)
 8000c1e:	885b      	ldrh	r3, [r3, #2]
 8000c20:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d902      	bls.n	8000c2e <Timer_Program+0x56>
    {
        Time.Min = 0;
 8000c28:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <Timer_Program+0xa0>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	805a      	strh	r2, [r3, #2]
        
    }

    if((Time.Drive % 25) == 0)
 8000c2e:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <Timer_Program+0xa0>)
 8000c30:	785a      	ldrb	r2, [r3, #1]
 8000c32:	4b13      	ldr	r3, [pc, #76]	; (8000c80 <Timer_Program+0xa8>)
 8000c34:	fba3 1302 	umull	r1, r3, r3, r2
 8000c38:	08d9      	lsrs	r1, r3, #3
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	440b      	add	r3, r1
 8000c40:	0099      	lsls	r1, r3, #2
 8000c42:	440b      	add	r3, r1
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d113      	bne.n	8000c74 <Timer_Program+0x9c>
    {
        Time.Drive = 0;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <Timer_Program+0xa0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	705a      	strb	r2, [r3, #1]
		Flag_Time_500ms = !Flag_Time_500ms;
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <Timer_Program+0xa4>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	f083 0301 	eor.w	r3, r3, #1
 8000c60:	b2d9      	uxtb	r1, r3
 8000c62:	4a06      	ldr	r2, [pc, #24]	; (8000c7c <Timer_Program+0xa4>)
 8000c64:	7813      	ldrb	r3, [r2, #0]
 8000c66:	f361 0382 	bfi	r3, r1, #2, #1
 8000c6a:	7013      	strb	r3, [r2, #0]
		
		if(Flag_Time_500ms)
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <Timer_Program+0xa4>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	f3c3 0380 	ubfx	r3, r3, #2, #1
		{
			
		}
    }
}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200001f0 	.word	0x200001f0
 8000c7c:	20000208 	.word	0x20000208
 8000c80:	51eb851f 	.word	0x51eb851f

08000c84 <Drive_20ms_Events>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意: 
*********************************************************************************************************/
void Drive_20ms_Events(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
	Beep_Cnt_Event();
 8000c88:	f000 f804 	bl	8000c94 <Beep_Cnt_Event>
    HCSR04_Event();
 8000c8c:	f000 f820 	bl	8000cd0 <HCSR04_Event>
}
 8000c90:	bf00      	nop
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <Beep_Cnt_Event>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意: 
*********************************************************************************************************/
void Beep_Cnt_Event(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
	if(Cnt.Beep)
 8000c98:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <Beep_Cnt_Event+0x34>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d00e      	beq.n	8000cbe <Beep_Cnt_Event+0x2a>
	{
		Cnt.Beep--;
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <Beep_Cnt_Event+0x34>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	3b01      	subs	r3, #1
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <Beep_Cnt_Event+0x34>)
 8000caa:	701a      	strb	r2, [r3, #0]
		if(!Cnt.Beep)Flag_BeepEn = 0;
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <Beep_Cnt_Event+0x34>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d104      	bne.n	8000cbe <Beep_Cnt_Event+0x2a>
 8000cb4:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <Beep_Cnt_Event+0x38>)
 8000cb6:	7813      	ldrb	r3, [r2, #0]
 8000cb8:	f36f 03c3 	bfc	r3, #3, #1
 8000cbc:	7013      	strb	r3, [r2, #0]
	}
}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	20000204 	.word	0x20000204
 8000ccc:	20000208 	.word	0x20000208

08000cd0 <HCSR04_Event>:
* 返 回 值: void
* 创建日期: 2025-07-13
* 注    意: 
*********************************************************************************************************/
void HCSR04_Event(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
    static uint8_t i;
    if(++i >= 5)
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <HCSR04_Event+0x28>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <HCSR04_Event+0x28>)
 8000cde:	701a      	strb	r2, [r3, #0]
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <HCSR04_Event+0x28>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b04      	cmp	r3, #4
 8000ce6:	d902      	bls.n	8000cee <HCSR04_Event+0x1e>
    {
        i = 0;
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <HCSR04_Event+0x28>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]
        //HS_SC04_Event();
    }
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	200001f4 	.word	0x200001f4

08000cfc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d02:	4b10      	ldr	r3, [pc, #64]	; (8000d44 <MX_DMA_Init+0x48>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	4a0f      	ldr	r2, [pc, #60]	; (8000d44 <MX_DMA_Init+0x48>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6153      	str	r3, [r2, #20]
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	; (8000d44 <MX_DMA_Init+0x48>)
 8000d10:	695b      	ldr	r3, [r3, #20]
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	200e      	movs	r0, #14
 8000d20:	f000 fddf 	bl	80018e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000d24:	200e      	movs	r0, #14
 8000d26:	f000 fdf8 	bl	800191a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	200f      	movs	r0, #15
 8000d30:	f000 fdd7 	bl	80018e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000d34:	200f      	movs	r0, #15
 8000d36:	f000 fdf0 	bl	800191a <HAL_NVIC_EnableIRQ>

}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40021000 	.word	0x40021000

08000d48 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b088      	sub	sp, #32
 8000d4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4e:	f107 0310 	add.w	r3, r7, #16
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5c:	4b23      	ldr	r3, [pc, #140]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a22      	ldr	r2, [pc, #136]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d62:	f043 0310 	orr.w	r3, r3, #16
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b20      	ldr	r3, [pc, #128]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0310 	and.w	r3, r3, #16
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d74:	4b1d      	ldr	r3, [pc, #116]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	4a1c      	ldr	r2, [pc, #112]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d7a:	f043 0320 	orr.w	r3, r3, #32
 8000d7e:	6193      	str	r3, [r2, #24]
 8000d80:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	f003 0320 	and.w	r3, r3, #32
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8c:	4b17      	ldr	r3, [pc, #92]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	4a16      	ldr	r2, [pc, #88]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d92:	f043 0308 	orr.w	r3, r3, #8
 8000d96:	6193      	str	r3, [r2, #24]
 8000d98:	4b14      	ldr	r3, [pc, #80]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	f003 0308 	and.w	r3, r3, #8
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da4:	4b11      	ldr	r3, [pc, #68]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	4a10      	ldr	r2, [pc, #64]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000daa:	f043 0304 	orr.w	r3, r3, #4
 8000dae:	6193      	str	r3, [r2, #24]
 8000db0:	4b0e      	ldr	r3, [pc, #56]	; (8000dec <MX_GPIO_Init+0xa4>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	f003 0304 	and.w	r3, r3, #4
 8000db8:	603b      	str	r3, [r7, #0]
 8000dba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2104      	movs	r1, #4
 8000dc0:	480b      	ldr	r0, [pc, #44]	; (8000df0 <MX_GPIO_Init+0xa8>)
 8000dc2:	f001 f9eb 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000dd6:	f107 0310 	add.w	r3, r7, #16
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4804      	ldr	r0, [pc, #16]	; (8000df0 <MX_GPIO_Init+0xa8>)
 8000dde:	f001 f859 	bl	8001e94 <HAL_GPIO_Init>

}
 8000de2:	bf00      	nop
 8000de4:	3720      	adds	r7, #32
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40021000 	.word	0x40021000
 8000df0:	40010c00 	.word	0x40010c00

08000df4 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000df8:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <MX_IWDG_Init+0x2c>)
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <MX_IWDG_Init+0x30>)
 8000dfc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8000dfe:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <MX_IWDG_Init+0x2c>)
 8000e00:	2202      	movs	r2, #2
 8000e02:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2046;
 8000e04:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <MX_IWDG_Init+0x2c>)
 8000e06:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8000e0a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000e0c:	4804      	ldr	r0, [pc, #16]	; (8000e20 <MX_IWDG_Init+0x2c>)
 8000e0e:	f001 f9dd 	bl	80021cc <HAL_IWDG_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000e18:	f000 f899 	bl	8000f4e <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	200001f8 	.word	0x200001f8
 8000e24:	40003000 	.word	0x40003000

08000e28 <IWDG_Feed>:

/* USER CODE BEGIN 1 */
void IWDG_Feed(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8000e2c:	4802      	ldr	r0, [pc, #8]	; (8000e38 <IWDG_Feed+0x10>)
 8000e2e:	f001 fa11 	bl	8002254 <HAL_IWDG_Refresh>
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	200001f8 	.word	0x200001f8

08000e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	const char str[] = "hello!";
 8000e42:	4a1a      	ldr	r2, [pc, #104]	; (8000eac <main+0x70>)
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e4c:	6018      	str	r0, [r3, #0]
 8000e4e:	3304      	adds	r3, #4
 8000e50:	8019      	strh	r1, [r3, #0]
 8000e52:	3302      	adds	r3, #2
 8000e54:	0c0a      	lsrs	r2, r1, #16
 8000e56:	701a      	strb	r2, [r3, #0]
	const uint8_t Tarr[7] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07};
 8000e58:	4a15      	ldr	r2, [pc, #84]	; (8000eb0 <main+0x74>)
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e60:	6018      	str	r0, [r3, #0]
 8000e62:	3304      	adds	r3, #4
 8000e64:	8019      	strh	r1, [r3, #0]
 8000e66:	3302      	adds	r3, #2
 8000e68:	0c0a      	lsrs	r2, r1, #16
 8000e6a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e6c:	f000 fbdc 	bl	8001628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e70:	f000 f826 	bl	8000ec0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e74:	f7ff ff68 	bl	8000d48 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e78:	f7ff ff40 	bl	8000cfc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000e7c:	f000 faac 	bl	80013d8 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000e80:	f000 fa26 	bl	80012d0 <MX_TIM4_Init>
  MX_IWDG_Init();
 8000e84:	f7ff ffb6 	bl	8000df4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  User_Init();
 8000e88:	f000 fa12 	bl	80012b0 <User_Init>
  HAL_UART_Receive_DMA(&huart1, Rarr, 5);
 8000e8c:	2205      	movs	r2, #5
 8000e8e:	4909      	ldr	r1, [pc, #36]	; (8000eb4 <main+0x78>)
 8000e90:	4809      	ldr	r0, [pc, #36]	; (8000eb8 <main+0x7c>)
 8000e92:	f002 fb3d 	bl	8003510 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Task_20ms_DIV();
 8000e96:	f000 f9a7 	bl	80011e8 <Task_20ms_DIV>
	  printf("你好\r\n");
 8000e9a:	4808      	ldr	r0, [pc, #32]	; (8000ebc <main+0x80>)
 8000e9c:	f004 fa3e 	bl	800531c <puts>
	  //Serial_SendArray(Tarr, sizeof(Tarr)/sizeof(Tarr[0]));
	  HAL_Delay(1000);
 8000ea0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ea4:	f000 fc22 	bl	80016ec <HAL_Delay>
	  Task_20ms_DIV();
 8000ea8:	e7f5      	b.n	8000e96 <main+0x5a>
 8000eaa:	bf00      	nop
 8000eac:	08008c58 	.word	0x08008c58
 8000eb0:	08008c60 	.word	0x08008c60
 8000eb4:	2000020c 	.word	0x2000020c
 8000eb8:	20000264 	.word	0x20000264
 8000ebc:	08008c50 	.word	0x08008c50

08000ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b090      	sub	sp, #64	; 0x40
 8000ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec6:	f107 0318 	add.w	r3, r7, #24
 8000eca:	2228      	movs	r2, #40	; 0x28
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f004 fb24 	bl	800551c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
 8000ee0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000ee2:	2309      	movs	r3, #9
 8000ee4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ee6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000eea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000eec:	2300      	movs	r3, #0
 8000eee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000efc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f02:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000f06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f08:	f107 0318 	add.w	r3, r7, #24
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f001 f9b1 	bl	8002274 <HAL_RCC_OscConfig>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000f18:	f000 f819 	bl	8000f4e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f1c:	230f      	movs	r3, #15
 8000f1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f20:	2302      	movs	r3, #2
 8000f22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f24:	2300      	movs	r3, #0
 8000f26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	2102      	movs	r1, #2
 8000f36:	4618      	mov	r0, r3
 8000f38:	f001 fc1e 	bl	8002778 <HAL_RCC_ClockConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000f42:	f000 f804 	bl	8000f4e <Error_Handler>
  }
}
 8000f46:	bf00      	nop
 8000f48:	3740      	adds	r7, #64	; 0x40
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f52:	b672      	cpsid	i
}
 8000f54:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <Error_Handler+0x8>

08000f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f5e:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <HAL_MspInit+0x5c>)
 8000f60:	699b      	ldr	r3, [r3, #24]
 8000f62:	4a14      	ldr	r2, [pc, #80]	; (8000fb4 <HAL_MspInit+0x5c>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6193      	str	r3, [r2, #24]
 8000f6a:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <HAL_MspInit+0x5c>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <HAL_MspInit+0x5c>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	4a0e      	ldr	r2, [pc, #56]	; (8000fb4 <HAL_MspInit+0x5c>)
 8000f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f80:	61d3      	str	r3, [r2, #28]
 8000f82:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <HAL_MspInit+0x5c>)
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <HAL_MspInit+0x60>)
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	4a04      	ldr	r2, [pc, #16]	; (8000fb8 <HAL_MspInit+0x60>)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	40010000 	.word	0x40010000

08000fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <NMI_Handler+0x4>

08000fc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <HardFault_Handler+0x4>

08000fc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <MemManage_Handler+0x4>

08000fce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <BusFault_Handler+0x4>

08000fd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <UsageFault_Handler+0x4>

08000fda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr

08000fe6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr

08000ff2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr

08000ffe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001002:	f000 fb57 	bl	80016b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001010:	4802      	ldr	r0, [pc, #8]	; (800101c <DMA1_Channel4_IRQHandler+0x10>)
 8001012:	f000 fe0b 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	200002f0 	.word	0x200002f0

08001020 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001024:	4802      	ldr	r0, [pc, #8]	; (8001030 <DMA1_Channel5_IRQHandler+0x10>)
 8001026:	f000 fe01 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200002ac 	.word	0x200002ac

08001034 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001038:	4802      	ldr	r0, [pc, #8]	; (8001044 <TIM4_IRQHandler+0x10>)
 800103a:	f001 fdcd 	bl	8002bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	2000021c 	.word	0x2000021c

08001048 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800104c:	4802      	ldr	r0, [pc, #8]	; (8001058 <USART1_IRQHandler+0x10>)
 800104e:	f002 fa85 	bl	800355c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000264 	.word	0x20000264

0800105c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return 1;
 8001060:	2301      	movs	r3, #1
}
 8001062:	4618      	mov	r0, r3
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr

0800106a <_kill>:

int _kill(int pid, int sig)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001074:	f004 faa4 	bl	80055c0 <__errno>
 8001078:	4603      	mov	r3, r0
 800107a:	2216      	movs	r2, #22
 800107c:	601a      	str	r2, [r3, #0]
  return -1;
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <_exit>:

void _exit (int status)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b082      	sub	sp, #8
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001092:	f04f 31ff 	mov.w	r1, #4294967295
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff ffe7 	bl	800106a <_kill>
  while (1) {}    /* Make sure we hang here */
 800109c:	e7fe      	b.n	800109c <_exit+0x12>

0800109e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	60f8      	str	r0, [r7, #12]
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
 80010ae:	e00a      	b.n	80010c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010b0:	f3af 8000 	nop.w
 80010b4:	4601      	mov	r1, r0
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	1c5a      	adds	r2, r3, #1
 80010ba:	60ba      	str	r2, [r7, #8]
 80010bc:	b2ca      	uxtb	r2, r1
 80010be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3301      	adds	r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	dbf0      	blt.n	80010b0 <_read+0x12>
  }

  return len;
 80010ce:	687b      	ldr	r3, [r7, #4]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3718      	adds	r7, #24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	e009      	b.n	80010fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	1c5a      	adds	r2, r3, #1
 80010ee:	60ba      	str	r2, [r7, #8]
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f95e 	bl	80013b4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	3301      	adds	r3, #1
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	697a      	ldr	r2, [r7, #20]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	429a      	cmp	r2, r3
 8001104:	dbf1      	blt.n	80010ea <_write+0x12>
  }
  return len;
 8001106:	687b      	ldr	r3, [r7, #4]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <_close>:

int _close(int file)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001118:	f04f 33ff 	mov.w	r3, #4294967295
}
 800111c:	4618      	mov	r0, r3
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr

08001126 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001136:	605a      	str	r2, [r3, #4]
  return 0;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr

08001144 <_isatty>:

int _isatty(int file)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800114c:	2301      	movs	r3, #1
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3714      	adds	r7, #20
 800116a:	46bd      	mov	sp, r7
 800116c:	bc80      	pop	{r7}
 800116e:	4770      	bx	lr

08001170 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001178:	4a14      	ldr	r2, [pc, #80]	; (80011cc <_sbrk+0x5c>)
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <_sbrk+0x60>)
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001184:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <_sbrk+0x64>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d102      	bne.n	8001192 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <_sbrk+0x64>)
 800118e:	4a12      	ldr	r2, [pc, #72]	; (80011d8 <_sbrk+0x68>)
 8001190:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001192:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <_sbrk+0x64>)
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4413      	add	r3, r2
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	429a      	cmp	r2, r3
 800119e:	d207      	bcs.n	80011b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011a0:	f004 fa0e 	bl	80055c0 <__errno>
 80011a4:	4603      	mov	r3, r0
 80011a6:	220c      	movs	r2, #12
 80011a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295
 80011ae:	e009      	b.n	80011c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011b0:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <_sbrk+0x64>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011b6:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <_sbrk+0x64>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	4a05      	ldr	r2, [pc, #20]	; (80011d4 <_sbrk+0x64>)
 80011c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011c2:	68fb      	ldr	r3, [r7, #12]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20005000 	.word	0x20005000
 80011d0:	00000400 	.word	0x00000400
 80011d4:	20000214 	.word	0x20000214
 80011d8:	20000488 	.word	0x20000488

080011dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <Task_20ms_DIV>:
* 返 回 值: void
* 创建日期: 2025-11-24
* 注    意:
*********************************************************************************************************/
void Task_20ms_DIV(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
    static uint8_t Branch_4ms = 0;
    //............................

    if (Flag_Main_4ms == 0)
 80011ec:	4b1b      	ldr	r3, [pc, #108]	; (800125c <Task_20ms_DIV+0x74>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d02c      	beq.n	8001254 <Task_20ms_DIV+0x6c>
        return;

    Flag_Main_4ms = 0;
 80011fa:	4a18      	ldr	r2, [pc, #96]	; (800125c <Task_20ms_DIV+0x74>)
 80011fc:	7813      	ldrb	r3, [r2, #0]
 80011fe:	f36f 0300 	bfc	r3, #0, #1
 8001202:	7013      	strb	r3, [r2, #0]
	
    //............................
    IWDG_Feed();
 8001204:	f7ff fe10 	bl	8000e28 <IWDG_Feed>
//	KEY_STATUS = Key_Scan();
    //............................
	

    switch (++Branch_4ms)
 8001208:	4b15      	ldr	r3, [pc, #84]	; (8001260 <Task_20ms_DIV+0x78>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	3301      	adds	r3, #1
 800120e:	b2da      	uxtb	r2, r3
 8001210:	4b13      	ldr	r3, [pc, #76]	; (8001260 <Task_20ms_DIV+0x78>)
 8001212:	701a      	strb	r2, [r3, #0]
 8001214:	4b12      	ldr	r3, [pc, #72]	; (8001260 <Task_20ms_DIV+0x78>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3b01      	subs	r3, #1
 800121a:	2b04      	cmp	r3, #4
 800121c:	d816      	bhi.n	800124c <Task_20ms_DIV+0x64>
 800121e:	a201      	add	r2, pc, #4	; (adr r2, 8001224 <Task_20ms_DIV+0x3c>)
 8001220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001224:	08001239 	.word	0x08001239
 8001228:	0800123f 	.word	0x0800123f
 800122c:	08001259 	.word	0x08001259
 8001230:	08001259 	.word	0x08001259
 8001234:	08001245 	.word	0x08001245
    {
        case 1: 
			Timer_Program();
 8001238:	f7ff fcce 	bl	8000bd8 <Timer_Program>
            break;
 800123c:	e00d      	b.n	800125a <Task_20ms_DIV+0x72>
        case 2: 
			OutPut_Events();
 800123e:	f000 f841 	bl	80012c4 <OutPut_Events>
            break;
 8001242:	e00a      	b.n	800125a <Task_20ms_DIV+0x72>
        case 3:
            break;
        case 4:
            break;
        case 5:
            Branch_4ms = 0;
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <Task_20ms_DIV+0x78>)
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
            break;
 800124a:	e006      	b.n	800125a <Task_20ms_DIV+0x72>
        default:
            Branch_4ms = 0;
 800124c:	4b04      	ldr	r3, [pc, #16]	; (8001260 <Task_20ms_DIV+0x78>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
            break;
 8001252:	e002      	b.n	800125a <Task_20ms_DIV+0x72>
        return;
 8001254:	bf00      	nop
 8001256:	e000      	b.n	800125a <Task_20ms_DIV+0x72>
            break;
 8001258:	bf00      	nop
        }
}
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000208 	.word	0x20000208
 8001260:	20000218 	.word	0x20000218

08001264 <HAL_TIM_PeriodElapsedCallback>:
* 返 回 值: void
* 创建日期: 2025-11-24
* 注    意:
*********************************************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	static uint8_t Time4ms_cnt;
	
    if(htim == &htim4)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4a0d      	ldr	r2, [pc, #52]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d111      	bne.n	8001298 <HAL_TIM_PeriodElapsedCallback+0x34>
    {
        if (++Time4ms_cnt >= 32)
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	3301      	adds	r3, #1
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b1f      	cmp	r3, #31
 8001286:	d907      	bls.n	8001298 <HAL_TIM_PeriodElapsedCallback+0x34>
        {
            Time4ms_cnt = 0;
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800128a:	2200      	movs	r2, #0
 800128c:	701a      	strb	r2, [r3, #0]
            Flag_Main_4ms = 1;
 800128e:	4a07      	ldr	r2, [pc, #28]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001290:	7813      	ldrb	r3, [r2, #0]
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	7013      	strb	r3, [r2, #0]
        }
    }
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	2000021c 	.word	0x2000021c
 80012a8:	20000219 	.word	0x20000219
 80012ac:	20000208 	.word	0x20000208

080012b0 <User_Init>:
* 返 回 值: void
* 创建日期: 2025-03-17
* 注    意:
*********************************************************************************************************/
void User_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 80012b4:	4802      	ldr	r0, [pc, #8]	; (80012c0 <User_Init+0x10>)
 80012b6:	f001 fc3d 	bl	8002b34 <HAL_TIM_Base_Start_IT>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000021c 	.word	0x2000021c

080012c4 <OutPut_Events>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意:
*********************************************************************************************************/
void OutPut_Events(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
	//Buzzer_Event();
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr

080012d0 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0308 	add.w	r3, r7, #8
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	463b      	mov	r3, r7
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <MX_TIM4_Init+0x90>)
 80012ee:	4a1d      	ldr	r2, [pc, #116]	; (8001364 <MX_TIM4_Init+0x94>)
 80012f0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <MX_TIM4_Init+0x90>)
 80012f4:	2247      	movs	r2, #71	; 0x47
 80012f6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f8:	4b19      	ldr	r3, [pc, #100]	; (8001360 <MX_TIM4_Init+0x90>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 124;
 80012fe:	4b18      	ldr	r3, [pc, #96]	; (8001360 <MX_TIM4_Init+0x90>)
 8001300:	227c      	movs	r2, #124	; 0x7c
 8001302:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001304:	4b16      	ldr	r3, [pc, #88]	; (8001360 <MX_TIM4_Init+0x90>)
 8001306:	2200      	movs	r2, #0
 8001308:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130a:	4b15      	ldr	r3, [pc, #84]	; (8001360 <MX_TIM4_Init+0x90>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001310:	4813      	ldr	r0, [pc, #76]	; (8001360 <MX_TIM4_Init+0x90>)
 8001312:	f001 fbbf 	bl	8002a94 <HAL_TIM_Base_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 800131c:	f7ff fe17 	bl	8000f4e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001320:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001324:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001326:	f107 0308 	add.w	r3, r7, #8
 800132a:	4619      	mov	r1, r3
 800132c:	480c      	ldr	r0, [pc, #48]	; (8001360 <MX_TIM4_Init+0x90>)
 800132e:	f001 fd43 	bl	8002db8 <HAL_TIM_ConfigClockSource>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001338:	f7ff fe09 	bl	8000f4e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133c:	2300      	movs	r3, #0
 800133e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001340:	2300      	movs	r3, #0
 8001342:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001344:	463b      	mov	r3, r7
 8001346:	4619      	mov	r1, r3
 8001348:	4805      	ldr	r0, [pc, #20]	; (8001360 <MX_TIM4_Init+0x90>)
 800134a:	f001 ff25 	bl	8003198 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001354:	f7ff fdfb 	bl	8000f4e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	2000021c 	.word	0x2000021c
 8001364:	40000800 	.word	0x40000800

08001368 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a0d      	ldr	r2, [pc, #52]	; (80013ac <HAL_TIM_Base_MspInit+0x44>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d113      	bne.n	80013a2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800137a:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <HAL_TIM_Base_MspInit+0x48>)
 800137c:	69db      	ldr	r3, [r3, #28]
 800137e:	4a0c      	ldr	r2, [pc, #48]	; (80013b0 <HAL_TIM_Base_MspInit+0x48>)
 8001380:	f043 0304 	orr.w	r3, r3, #4
 8001384:	61d3      	str	r3, [r2, #28]
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <HAL_TIM_Base_MspInit+0x48>)
 8001388:	69db      	ldr	r3, [r3, #28]
 800138a:	f003 0304 	and.w	r3, r3, #4
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	2100      	movs	r1, #0
 8001396:	201e      	movs	r0, #30
 8001398:	f000 faa3 	bl	80018e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800139c:	201e      	movs	r0, #30
 800139e:	f000 fabc 	bl	800191a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40000800 	.word	0x40000800
 80013b0:	40021000 	.word	0x40021000

080013b4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 80013bc:	1d39      	adds	r1, r7, #4
 80013be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013c2:	2201      	movs	r2, #1
 80013c4:	4803      	ldr	r0, [pc, #12]	; (80013d4 <__io_putchar+0x20>)
 80013c6:	f001 ffa7 	bl	8003318 <HAL_UART_Transmit>
    return ch;
 80013ca:	687b      	ldr	r3, [r7, #4]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000264 	.word	0x20000264

080013d8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 80013de:	4a12      	ldr	r2, [pc, #72]	; (8001428 <MX_USART1_UART_Init+0x50>)
 80013e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 80013e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 80013fe:	220c      	movs	r2, #12
 8001400:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001402:	4b08      	ldr	r3, [pc, #32]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 800140a:	2200      	movs	r2, #0
 800140c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <MX_USART1_UART_Init+0x4c>)
 8001410:	f001 ff32 	bl	8003278 <HAL_UART_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800141a:	f7ff fd98 	bl	8000f4e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000264 	.word	0x20000264
 8001428:	40013800 	.word	0x40013800

0800142c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a47      	ldr	r2, [pc, #284]	; (8001564 <HAL_UART_MspInit+0x138>)
 8001448:	4293      	cmp	r3, r2
 800144a:	f040 8086 	bne.w	800155a <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800144e:	4b46      	ldr	r3, [pc, #280]	; (8001568 <HAL_UART_MspInit+0x13c>)
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	4a45      	ldr	r2, [pc, #276]	; (8001568 <HAL_UART_MspInit+0x13c>)
 8001454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001458:	6193      	str	r3, [r2, #24]
 800145a:	4b43      	ldr	r3, [pc, #268]	; (8001568 <HAL_UART_MspInit+0x13c>)
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001466:	4b40      	ldr	r3, [pc, #256]	; (8001568 <HAL_UART_MspInit+0x13c>)
 8001468:	699b      	ldr	r3, [r3, #24]
 800146a:	4a3f      	ldr	r2, [pc, #252]	; (8001568 <HAL_UART_MspInit+0x13c>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	6193      	str	r3, [r2, #24]
 8001472:	4b3d      	ldr	r3, [pc, #244]	; (8001568 <HAL_UART_MspInit+0x13c>)
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800147e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001482:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001484:	2302      	movs	r3, #2
 8001486:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001488:	2303      	movs	r3, #3
 800148a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148c:	f107 0310 	add.w	r3, r7, #16
 8001490:	4619      	mov	r1, r3
 8001492:	4836      	ldr	r0, [pc, #216]	; (800156c <HAL_UART_MspInit+0x140>)
 8001494:	f000 fcfe 	bl	8001e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800149c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149e:	2300      	movs	r3, #0
 80014a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a6:	f107 0310 	add.w	r3, r7, #16
 80014aa:	4619      	mov	r1, r3
 80014ac:	482f      	ldr	r0, [pc, #188]	; (800156c <HAL_UART_MspInit+0x140>)
 80014ae:	f000 fcf1 	bl	8001e94 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80014b2:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014b4:	4a2f      	ldr	r2, [pc, #188]	; (8001574 <HAL_UART_MspInit+0x148>)
 80014b6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b8:	4b2d      	ldr	r3, [pc, #180]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014be:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014c4:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014c6:	2280      	movs	r2, #128	; 0x80
 80014c8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ca:	4b29      	ldr	r3, [pc, #164]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014d0:	4b27      	ldr	r3, [pc, #156]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80014d6:	4b26      	ldr	r3, [pc, #152]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014dc:	4b24      	ldr	r3, [pc, #144]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80014e2:	4823      	ldr	r0, [pc, #140]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014e4:	f000 fa34 	bl	8001950 <HAL_DMA_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80014ee:	f7ff fd2e 	bl	8000f4e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a1e      	ldr	r2, [pc, #120]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80014f8:	4a1d      	ldr	r2, [pc, #116]	; (8001570 <HAL_UART_MspInit+0x144>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001500:	4a1e      	ldr	r2, [pc, #120]	; (800157c <HAL_UART_MspInit+0x150>)
 8001502:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001504:	4b1c      	ldr	r3, [pc, #112]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001506:	2210      	movs	r2, #16
 8001508:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800150a:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <HAL_UART_MspInit+0x14c>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001510:	4b19      	ldr	r3, [pc, #100]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001512:	2280      	movs	r2, #128	; 0x80
 8001514:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001516:	4b18      	ldr	r3, [pc, #96]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800151c:	4b16      	ldr	r3, [pc, #88]	; (8001578 <HAL_UART_MspInit+0x14c>)
 800151e:	2200      	movs	r2, #0
 8001520:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001528:	4b13      	ldr	r3, [pc, #76]	; (8001578 <HAL_UART_MspInit+0x14c>)
 800152a:	2200      	movs	r2, #0
 800152c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800152e:	4812      	ldr	r0, [pc, #72]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001530:	f000 fa0e 	bl	8001950 <HAL_DMA_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800153a:	f7ff fd08 	bl	8000f4e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a0d      	ldr	r2, [pc, #52]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001542:	639a      	str	r2, [r3, #56]	; 0x38
 8001544:	4a0c      	ldr	r2, [pc, #48]	; (8001578 <HAL_UART_MspInit+0x14c>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800154a:	2200      	movs	r2, #0
 800154c:	2100      	movs	r1, #0
 800154e:	2025      	movs	r0, #37	; 0x25
 8001550:	f000 f9c7 	bl	80018e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001554:	2025      	movs	r0, #37	; 0x25
 8001556:	f000 f9e0 	bl	800191a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800155a:	bf00      	nop
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40013800 	.word	0x40013800
 8001568:	40021000 	.word	0x40021000
 800156c:	40010800 	.word	0x40010800
 8001570:	200002ac 	.word	0x200002ac
 8001574:	40020058 	.word	0x40020058
 8001578:	200002f0 	.word	0x200002f0
 800157c:	40020044 	.word	0x40020044

08001580 <Serial_SendArray>:
	HAL_UART_Transmit_DMA(&huart1, (uint8_t *)String, strlen(String));
}

//数组发送
void Serial_SendArray(uint8_t *Array, uint16_t Length)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&huart1, Array, Length);
 800158c:	887b      	ldrh	r3, [r7, #2]
 800158e:	461a      	mov	r2, r3
 8001590:	6879      	ldr	r1, [r7, #4]
 8001592:	4803      	ldr	r0, [pc, #12]	; (80015a0 <Serial_SendArray+0x20>)
 8001594:	f001 ff4c 	bl	8003430 <HAL_UART_Transmit_DMA>
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000264 	.word	0x20000264

080015a4 <HAL_UART_RxCpltCallback>:

extern uint8_t Rarr[5];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a07      	ldr	r2, [pc, #28]	; (80015d0 <HAL_UART_RxCpltCallback+0x2c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d108      	bne.n	80015c8 <HAL_UART_RxCpltCallback+0x24>
	{
		HAL_UART_Receive_DMA(&huart1, Rarr, 5);
 80015b6:	2205      	movs	r2, #5
 80015b8:	4906      	ldr	r1, [pc, #24]	; (80015d4 <HAL_UART_RxCpltCallback+0x30>)
 80015ba:	4807      	ldr	r0, [pc, #28]	; (80015d8 <HAL_UART_RxCpltCallback+0x34>)
 80015bc:	f001 ffa8 	bl	8003510 <HAL_UART_Receive_DMA>
		Serial_SendArray(Rarr, sizeof(Rarr)/sizeof(Rarr[0]));
 80015c0:	2105      	movs	r1, #5
 80015c2:	4804      	ldr	r0, [pc, #16]	; (80015d4 <HAL_UART_RxCpltCallback+0x30>)
 80015c4:	f7ff ffdc 	bl	8001580 <Serial_SendArray>
	}
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40013800 	.word	0x40013800
 80015d4:	2000020c 	.word	0x2000020c
 80015d8:	20000264 	.word	0x20000264

080015dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015dc:	f7ff fdfe 	bl	80011dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e0:	480b      	ldr	r0, [pc, #44]	; (8001610 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015e2:	490c      	ldr	r1, [pc, #48]	; (8001614 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015e4:	4a0c      	ldr	r2, [pc, #48]	; (8001618 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e8:	e002      	b.n	80015f0 <LoopCopyDataInit>

080015ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ee:	3304      	adds	r3, #4

080015f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f4:	d3f9      	bcc.n	80015ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f6:	4a09      	ldr	r2, [pc, #36]	; (800161c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015f8:	4c09      	ldr	r4, [pc, #36]	; (8001620 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015fc:	e001      	b.n	8001602 <LoopFillZerobss>

080015fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001600:	3204      	adds	r2, #4

08001602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001604:	d3fb      	bcc.n	80015fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001606:	f003 ffe1 	bl	80055cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800160a:	f7ff fc17 	bl	8000e3c <main>
  bx lr
 800160e:	4770      	bx	lr
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001614:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001618:	080090c8 	.word	0x080090c8
  ldr r2, =_sbss
 800161c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001620:	20000484 	.word	0x20000484

08001624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC1_2_IRQHandler>
	...

08001628 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800162c:	4b08      	ldr	r3, [pc, #32]	; (8001650 <HAL_Init+0x28>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a07      	ldr	r2, [pc, #28]	; (8001650 <HAL_Init+0x28>)
 8001632:	f043 0310 	orr.w	r3, r3, #16
 8001636:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001638:	2003      	movs	r0, #3
 800163a:	f000 f947 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800163e:	200f      	movs	r0, #15
 8001640:	f000 f808 	bl	8001654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001644:	f7ff fc88 	bl	8000f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40022000 	.word	0x40022000

08001654 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <HAL_InitTick+0x54>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_InitTick+0x58>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800166a:	fbb3 f3f1 	udiv	r3, r3, r1
 800166e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001672:	4618      	mov	r0, r3
 8001674:	f000 f95f 	bl	8001936 <HAL_SYSTICK_Config>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e00e      	b.n	80016a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b0f      	cmp	r3, #15
 8001686:	d80a      	bhi.n	800169e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001688:	2200      	movs	r2, #0
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	f000 f927 	bl	80018e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001694:	4a06      	ldr	r2, [pc, #24]	; (80016b0 <HAL_InitTick+0x5c>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800169a:	2300      	movs	r3, #0
 800169c:	e000      	b.n	80016a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000008 	.word	0x20000008
 80016b0:	20000004 	.word	0x20000004

080016b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b8:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <HAL_IncTick+0x1c>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <HAL_IncTick+0x20>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	4a03      	ldr	r2, [pc, #12]	; (80016d4 <HAL_IncTick+0x20>)
 80016c6:	6013      	str	r3, [r2, #0]
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	20000008 	.word	0x20000008
 80016d4:	20000334 	.word	0x20000334

080016d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return uwTick;
 80016dc:	4b02      	ldr	r3, [pc, #8]	; (80016e8 <HAL_GetTick+0x10>)
 80016de:	681b      	ldr	r3, [r3, #0]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	20000334 	.word	0x20000334

080016ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016f4:	f7ff fff0 	bl	80016d8 <HAL_GetTick>
 80016f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001704:	d005      	beq.n	8001712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001706:	4b0a      	ldr	r3, [pc, #40]	; (8001730 <HAL_Delay+0x44>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	461a      	mov	r2, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4413      	add	r3, r2
 8001710:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001712:	bf00      	nop
 8001714:	f7ff ffe0 	bl	80016d8 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	429a      	cmp	r2, r3
 8001722:	d8f7      	bhi.n	8001714 <HAL_Delay+0x28>
  {
  }
}
 8001724:	bf00      	nop
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000008 	.word	0x20000008

08001734 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <__NVIC_SetPriorityGrouping+0x44>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001750:	4013      	ands	r3, r2
 8001752:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800175c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001766:	4a04      	ldr	r2, [pc, #16]	; (8001778 <__NVIC_SetPriorityGrouping+0x44>)
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	60d3      	str	r3, [r2, #12]
}
 800176c:	bf00      	nop
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001780:	4b04      	ldr	r3, [pc, #16]	; (8001794 <__NVIC_GetPriorityGrouping+0x18>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	0a1b      	lsrs	r3, r3, #8
 8001786:	f003 0307 	and.w	r3, r3, #7
}
 800178a:	4618      	mov	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	bc80      	pop	{r7}
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000ed00 	.word	0xe000ed00

08001798 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	db0b      	blt.n	80017c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	f003 021f 	and.w	r2, r3, #31
 80017b0:	4906      	ldr	r1, [pc, #24]	; (80017cc <__NVIC_EnableIRQ+0x34>)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	095b      	lsrs	r3, r3, #5
 80017b8:	2001      	movs	r0, #1
 80017ba:	fa00 f202 	lsl.w	r2, r0, r2
 80017be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr
 80017cc:	e000e100 	.word	0xe000e100

080017d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	6039      	str	r1, [r7, #0]
 80017da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	db0a      	blt.n	80017fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	490c      	ldr	r1, [pc, #48]	; (800181c <__NVIC_SetPriority+0x4c>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	0112      	lsls	r2, r2, #4
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	440b      	add	r3, r1
 80017f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f8:	e00a      	b.n	8001810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	4908      	ldr	r1, [pc, #32]	; (8001820 <__NVIC_SetPriority+0x50>)
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	3b04      	subs	r3, #4
 8001808:	0112      	lsls	r2, r2, #4
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	440b      	add	r3, r1
 800180e:	761a      	strb	r2, [r3, #24]
}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000e100 	.word	0xe000e100
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001824:	b480      	push	{r7}
 8001826:	b089      	sub	sp, #36	; 0x24
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	f1c3 0307 	rsb	r3, r3, #7
 800183e:	2b04      	cmp	r3, #4
 8001840:	bf28      	it	cs
 8001842:	2304      	movcs	r3, #4
 8001844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3304      	adds	r3, #4
 800184a:	2b06      	cmp	r3, #6
 800184c:	d902      	bls.n	8001854 <NVIC_EncodePriority+0x30>
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	3b03      	subs	r3, #3
 8001852:	e000      	b.n	8001856 <NVIC_EncodePriority+0x32>
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	f04f 32ff 	mov.w	r2, #4294967295
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	43da      	mvns	r2, r3
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	401a      	ands	r2, r3
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800186c:	f04f 31ff 	mov.w	r1, #4294967295
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	fa01 f303 	lsl.w	r3, r1, r3
 8001876:	43d9      	mvns	r1, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800187c:	4313      	orrs	r3, r2
         );
}
 800187e:	4618      	mov	r0, r3
 8001880:	3724      	adds	r7, #36	; 0x24
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr

08001888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001898:	d301      	bcc.n	800189e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189a:	2301      	movs	r3, #1
 800189c:	e00f      	b.n	80018be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189e:	4a0a      	ldr	r2, [pc, #40]	; (80018c8 <SysTick_Config+0x40>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a6:	210f      	movs	r1, #15
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f7ff ff90 	bl	80017d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <SysTick_Config+0x40>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <SysTick_Config+0x40>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff2d 	bl	8001734 <__NVIC_SetPriorityGrouping>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4603      	mov	r3, r0
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f4:	f7ff ff42 	bl	800177c <__NVIC_GetPriorityGrouping>
 80018f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	6978      	ldr	r0, [r7, #20]
 8001900:	f7ff ff90 	bl	8001824 <NVIC_EncodePriority>
 8001904:	4602      	mov	r2, r0
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	4611      	mov	r1, r2
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff5f 	bl	80017d0 <__NVIC_SetPriority>
}
 8001912:	bf00      	nop
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	4603      	mov	r3, r0
 8001922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff35 	bl	8001798 <__NVIC_EnableIRQ>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ffa2 	bl	8001888 <SysTick_Config>
 8001944:	4603      	mov	r3, r0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e043      	b.n	80019ee <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	4b22      	ldr	r3, [pc, #136]	; (80019f8 <HAL_DMA_Init+0xa8>)
 800196e:	4413      	add	r3, r2
 8001970:	4a22      	ldr	r2, [pc, #136]	; (80019fc <HAL_DMA_Init+0xac>)
 8001972:	fba2 2303 	umull	r2, r3, r2, r3
 8001976:	091b      	lsrs	r3, r3, #4
 8001978:	009a      	lsls	r2, r3, #2
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a1f      	ldr	r2, [pc, #124]	; (8001a00 <HAL_DMA_Init+0xb0>)
 8001982:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2202      	movs	r2, #2
 8001988:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800199a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800199e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019c8:	68fa      	ldr	r2, [r7, #12]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2201      	movs	r2, #1
 80019e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3714      	adds	r7, #20
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr
 80019f8:	bffdfff8 	.word	0xbffdfff8
 80019fc:	cccccccd 	.word	0xcccccccd
 8001a00:	40020000 	.word	0x40020000

08001a04 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a12:	2300      	movs	r3, #0
 8001a14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d101      	bne.n	8001a24 <HAL_DMA_Start_IT+0x20>
 8001a20:	2302      	movs	r3, #2
 8001a22:	e04b      	b.n	8001abc <HAL_DMA_Start_IT+0xb8>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d13a      	bne.n	8001aae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2200      	movs	r2, #0
 8001a44:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 0201 	bic.w	r2, r2, #1
 8001a54:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	68b9      	ldr	r1, [r7, #8]
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f000 f9eb 	bl	8001e38 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d008      	beq.n	8001a7c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f042 020e 	orr.w	r2, r2, #14
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	e00f      	b.n	8001a9c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f022 0204 	bic.w	r2, r2, #4
 8001a8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f042 020a 	orr.w	r2, r2, #10
 8001a9a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0201 	orr.w	r2, r2, #1
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	e005      	b.n	8001aba <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3718      	adds	r7, #24
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001acc:	2300      	movs	r3, #0
 8001ace:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d008      	beq.n	8001aee <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2204      	movs	r2, #4
 8001ae0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e020      	b.n	8001b30 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 020e 	bic.w	r2, r2, #14
 8001afc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 0201 	bic.w	r2, r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b16:	2101      	movs	r1, #1
 8001b18:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr
	...

08001b3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b44:	2300      	movs	r3, #0
 8001b46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d005      	beq.n	8001b60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2204      	movs	r2, #4
 8001b58:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	73fb      	strb	r3, [r7, #15]
 8001b5e:	e051      	b.n	8001c04 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 020e 	bic.w	r2, r2, #14
 8001b6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 0201 	bic.w	r2, r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a22      	ldr	r2, [pc, #136]	; (8001c10 <HAL_DMA_Abort_IT+0xd4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d029      	beq.n	8001bde <HAL_DMA_Abort_IT+0xa2>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a21      	ldr	r2, [pc, #132]	; (8001c14 <HAL_DMA_Abort_IT+0xd8>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d022      	beq.n	8001bda <HAL_DMA_Abort_IT+0x9e>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a1f      	ldr	r2, [pc, #124]	; (8001c18 <HAL_DMA_Abort_IT+0xdc>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d01a      	beq.n	8001bd4 <HAL_DMA_Abort_IT+0x98>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a1e      	ldr	r2, [pc, #120]	; (8001c1c <HAL_DMA_Abort_IT+0xe0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d012      	beq.n	8001bce <HAL_DMA_Abort_IT+0x92>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a1c      	ldr	r2, [pc, #112]	; (8001c20 <HAL_DMA_Abort_IT+0xe4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d00a      	beq.n	8001bc8 <HAL_DMA_Abort_IT+0x8c>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a1b      	ldr	r2, [pc, #108]	; (8001c24 <HAL_DMA_Abort_IT+0xe8>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d102      	bne.n	8001bc2 <HAL_DMA_Abort_IT+0x86>
 8001bbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bc0:	e00e      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bc6:	e00b      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bcc:	e008      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd2:	e005      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bd8:	e002      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bda:	2310      	movs	r3, #16
 8001bdc:	e000      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bde:	2301      	movs	r3, #1
 8001be0:	4a11      	ldr	r2, [pc, #68]	; (8001c28 <HAL_DMA_Abort_IT+0xec>)
 8001be2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d003      	beq.n	8001c04 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	4798      	blx	r3
    } 
  }
  return status;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40020008 	.word	0x40020008
 8001c14:	4002001c 	.word	0x4002001c
 8001c18:	40020030 	.word	0x40020030
 8001c1c:	40020044 	.word	0x40020044
 8001c20:	40020058 	.word	0x40020058
 8001c24:	4002006c 	.word	0x4002006c
 8001c28:	40020000 	.word	0x40020000

08001c2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	2204      	movs	r2, #4
 8001c4a:	409a      	lsls	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d04f      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xc8>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d04a      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0320 	and.w	r3, r3, #32
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d107      	bne.n	8001c7c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 0204 	bic.w	r2, r2, #4
 8001c7a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a66      	ldr	r2, [pc, #408]	; (8001e1c <HAL_DMA_IRQHandler+0x1f0>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d029      	beq.n	8001cda <HAL_DMA_IRQHandler+0xae>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a65      	ldr	r2, [pc, #404]	; (8001e20 <HAL_DMA_IRQHandler+0x1f4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d022      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xaa>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a63      	ldr	r2, [pc, #396]	; (8001e24 <HAL_DMA_IRQHandler+0x1f8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d01a      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xa4>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a62      	ldr	r2, [pc, #392]	; (8001e28 <HAL_DMA_IRQHandler+0x1fc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d012      	beq.n	8001cca <HAL_DMA_IRQHandler+0x9e>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a60      	ldr	r2, [pc, #384]	; (8001e2c <HAL_DMA_IRQHandler+0x200>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d00a      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x98>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a5f      	ldr	r2, [pc, #380]	; (8001e30 <HAL_DMA_IRQHandler+0x204>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d102      	bne.n	8001cbe <HAL_DMA_IRQHandler+0x92>
 8001cb8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cbc:	e00e      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cbe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001cc2:	e00b      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cc4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001cc8:	e008      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cce:	e005      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cd4:	e002      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cd6:	2340      	movs	r3, #64	; 0x40
 8001cd8:	e000      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cda:	2304      	movs	r3, #4
 8001cdc:	4a55      	ldr	r2, [pc, #340]	; (8001e34 <HAL_DMA_IRQHandler+0x208>)
 8001cde:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 8094 	beq.w	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cf2:	e08e      	b.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	409a      	lsls	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d056      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x186>
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d051      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0320 	and.w	r3, r3, #32
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10b      	bne.n	8001d34 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 020a 	bic.w	r2, r2, #10
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a38      	ldr	r2, [pc, #224]	; (8001e1c <HAL_DMA_IRQHandler+0x1f0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d029      	beq.n	8001d92 <HAL_DMA_IRQHandler+0x166>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a37      	ldr	r2, [pc, #220]	; (8001e20 <HAL_DMA_IRQHandler+0x1f4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d022      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x162>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a35      	ldr	r2, [pc, #212]	; (8001e24 <HAL_DMA_IRQHandler+0x1f8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d01a      	beq.n	8001d88 <HAL_DMA_IRQHandler+0x15c>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a34      	ldr	r2, [pc, #208]	; (8001e28 <HAL_DMA_IRQHandler+0x1fc>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d012      	beq.n	8001d82 <HAL_DMA_IRQHandler+0x156>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a32      	ldr	r2, [pc, #200]	; (8001e2c <HAL_DMA_IRQHandler+0x200>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d00a      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x150>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a31      	ldr	r2, [pc, #196]	; (8001e30 <HAL_DMA_IRQHandler+0x204>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d102      	bne.n	8001d76 <HAL_DMA_IRQHandler+0x14a>
 8001d70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d74:	e00e      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d7a:	e00b      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d80:	e008      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d86:	e005      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d8c:	e002      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d8e:	2320      	movs	r3, #32
 8001d90:	e000      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d92:	2302      	movs	r3, #2
 8001d94:	4a27      	ldr	r2, [pc, #156]	; (8001e34 <HAL_DMA_IRQHandler+0x208>)
 8001d96:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d034      	beq.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001db0:	e02f      	b.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	2208      	movs	r2, #8
 8001db8:	409a      	lsls	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d028      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d023      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 020e 	bic.w	r2, r2, #14
 8001dda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de4:	2101      	movs	r1, #1
 8001de6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d004      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	4798      	blx	r3
    }
  }
  return;
 8001e12:	bf00      	nop
 8001e14:	bf00      	nop
}
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40020008 	.word	0x40020008
 8001e20:	4002001c 	.word	0x4002001c
 8001e24:	40020030 	.word	0x40020030
 8001e28:	40020044 	.word	0x40020044
 8001e2c:	40020058 	.word	0x40020058
 8001e30:	4002006c 	.word	0x4002006c
 8001e34:	40020000 	.word	0x40020000

08001e38 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4e:	2101      	movs	r1, #1
 8001e50:	fa01 f202 	lsl.w	r2, r1, r2
 8001e54:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b10      	cmp	r3, #16
 8001e64:	d108      	bne.n	8001e78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68ba      	ldr	r2, [r7, #8]
 8001e74:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e76:	e007      	b.n	8001e88 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	60da      	str	r2, [r3, #12]
}
 8001e88:	bf00      	nop
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr
	...

08001e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b08b      	sub	sp, #44	; 0x2c
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ea6:	e169      	b.n	800217c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	69fa      	ldr	r2, [r7, #28]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	f040 8158 	bne.w	8002176 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	4a9a      	ldr	r2, [pc, #616]	; (8002134 <HAL_GPIO_Init+0x2a0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d05e      	beq.n	8001f8e <HAL_GPIO_Init+0xfa>
 8001ed0:	4a98      	ldr	r2, [pc, #608]	; (8002134 <HAL_GPIO_Init+0x2a0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d875      	bhi.n	8001fc2 <HAL_GPIO_Init+0x12e>
 8001ed6:	4a98      	ldr	r2, [pc, #608]	; (8002138 <HAL_GPIO_Init+0x2a4>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d058      	beq.n	8001f8e <HAL_GPIO_Init+0xfa>
 8001edc:	4a96      	ldr	r2, [pc, #600]	; (8002138 <HAL_GPIO_Init+0x2a4>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d86f      	bhi.n	8001fc2 <HAL_GPIO_Init+0x12e>
 8001ee2:	4a96      	ldr	r2, [pc, #600]	; (800213c <HAL_GPIO_Init+0x2a8>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d052      	beq.n	8001f8e <HAL_GPIO_Init+0xfa>
 8001ee8:	4a94      	ldr	r2, [pc, #592]	; (800213c <HAL_GPIO_Init+0x2a8>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d869      	bhi.n	8001fc2 <HAL_GPIO_Init+0x12e>
 8001eee:	4a94      	ldr	r2, [pc, #592]	; (8002140 <HAL_GPIO_Init+0x2ac>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d04c      	beq.n	8001f8e <HAL_GPIO_Init+0xfa>
 8001ef4:	4a92      	ldr	r2, [pc, #584]	; (8002140 <HAL_GPIO_Init+0x2ac>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d863      	bhi.n	8001fc2 <HAL_GPIO_Init+0x12e>
 8001efa:	4a92      	ldr	r2, [pc, #584]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d046      	beq.n	8001f8e <HAL_GPIO_Init+0xfa>
 8001f00:	4a90      	ldr	r2, [pc, #576]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d85d      	bhi.n	8001fc2 <HAL_GPIO_Init+0x12e>
 8001f06:	2b12      	cmp	r3, #18
 8001f08:	d82a      	bhi.n	8001f60 <HAL_GPIO_Init+0xcc>
 8001f0a:	2b12      	cmp	r3, #18
 8001f0c:	d859      	bhi.n	8001fc2 <HAL_GPIO_Init+0x12e>
 8001f0e:	a201      	add	r2, pc, #4	; (adr r2, 8001f14 <HAL_GPIO_Init+0x80>)
 8001f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f14:	08001f8f 	.word	0x08001f8f
 8001f18:	08001f69 	.word	0x08001f69
 8001f1c:	08001f7b 	.word	0x08001f7b
 8001f20:	08001fbd 	.word	0x08001fbd
 8001f24:	08001fc3 	.word	0x08001fc3
 8001f28:	08001fc3 	.word	0x08001fc3
 8001f2c:	08001fc3 	.word	0x08001fc3
 8001f30:	08001fc3 	.word	0x08001fc3
 8001f34:	08001fc3 	.word	0x08001fc3
 8001f38:	08001fc3 	.word	0x08001fc3
 8001f3c:	08001fc3 	.word	0x08001fc3
 8001f40:	08001fc3 	.word	0x08001fc3
 8001f44:	08001fc3 	.word	0x08001fc3
 8001f48:	08001fc3 	.word	0x08001fc3
 8001f4c:	08001fc3 	.word	0x08001fc3
 8001f50:	08001fc3 	.word	0x08001fc3
 8001f54:	08001fc3 	.word	0x08001fc3
 8001f58:	08001f71 	.word	0x08001f71
 8001f5c:	08001f85 	.word	0x08001f85
 8001f60:	4a79      	ldr	r2, [pc, #484]	; (8002148 <HAL_GPIO_Init+0x2b4>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d013      	beq.n	8001f8e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f66:	e02c      	b.n	8001fc2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	623b      	str	r3, [r7, #32]
          break;
 8001f6e:	e029      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	3304      	adds	r3, #4
 8001f76:	623b      	str	r3, [r7, #32]
          break;
 8001f78:	e024      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	3308      	adds	r3, #8
 8001f80:	623b      	str	r3, [r7, #32]
          break;
 8001f82:	e01f      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	330c      	adds	r3, #12
 8001f8a:	623b      	str	r3, [r7, #32]
          break;
 8001f8c:	e01a      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d102      	bne.n	8001f9c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f96:	2304      	movs	r3, #4
 8001f98:	623b      	str	r3, [r7, #32]
          break;
 8001f9a:	e013      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d105      	bne.n	8001fb0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fa4:	2308      	movs	r3, #8
 8001fa6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69fa      	ldr	r2, [r7, #28]
 8001fac:	611a      	str	r2, [r3, #16]
          break;
 8001fae:	e009      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fb0:	2308      	movs	r3, #8
 8001fb2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69fa      	ldr	r2, [r7, #28]
 8001fb8:	615a      	str	r2, [r3, #20]
          break;
 8001fba:	e003      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	623b      	str	r3, [r7, #32]
          break;
 8001fc0:	e000      	b.n	8001fc4 <HAL_GPIO_Init+0x130>
          break;
 8001fc2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	2bff      	cmp	r3, #255	; 0xff
 8001fc8:	d801      	bhi.n	8001fce <HAL_GPIO_Init+0x13a>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	e001      	b.n	8001fd2 <HAL_GPIO_Init+0x13e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	3304      	adds	r3, #4
 8001fd2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	2bff      	cmp	r3, #255	; 0xff
 8001fd8:	d802      	bhi.n	8001fe0 <HAL_GPIO_Init+0x14c>
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	e002      	b.n	8001fe6 <HAL_GPIO_Init+0x152>
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	3b08      	subs	r3, #8
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	210f      	movs	r1, #15
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	6a39      	ldr	r1, [r7, #32]
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8002000:	431a      	orrs	r2, r3
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200e:	2b00      	cmp	r3, #0
 8002010:	f000 80b1 	beq.w	8002176 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002014:	4b4d      	ldr	r3, [pc, #308]	; (800214c <HAL_GPIO_Init+0x2b8>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	4a4c      	ldr	r2, [pc, #304]	; (800214c <HAL_GPIO_Init+0x2b8>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	6193      	str	r3, [r2, #24]
 8002020:	4b4a      	ldr	r3, [pc, #296]	; (800214c <HAL_GPIO_Init+0x2b8>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	60bb      	str	r3, [r7, #8]
 800202a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800202c:	4a48      	ldr	r2, [pc, #288]	; (8002150 <HAL_GPIO_Init+0x2bc>)
 800202e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002030:	089b      	lsrs	r3, r3, #2
 8002032:	3302      	adds	r3, #2
 8002034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002038:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	f003 0303 	and.w	r3, r3, #3
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	220f      	movs	r2, #15
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	4013      	ands	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a40      	ldr	r2, [pc, #256]	; (8002154 <HAL_GPIO_Init+0x2c0>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d013      	beq.n	8002080 <HAL_GPIO_Init+0x1ec>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a3f      	ldr	r2, [pc, #252]	; (8002158 <HAL_GPIO_Init+0x2c4>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d00d      	beq.n	800207c <HAL_GPIO_Init+0x1e8>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a3e      	ldr	r2, [pc, #248]	; (800215c <HAL_GPIO_Init+0x2c8>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d007      	beq.n	8002078 <HAL_GPIO_Init+0x1e4>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a3d      	ldr	r2, [pc, #244]	; (8002160 <HAL_GPIO_Init+0x2cc>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d101      	bne.n	8002074 <HAL_GPIO_Init+0x1e0>
 8002070:	2303      	movs	r3, #3
 8002072:	e006      	b.n	8002082 <HAL_GPIO_Init+0x1ee>
 8002074:	2304      	movs	r3, #4
 8002076:	e004      	b.n	8002082 <HAL_GPIO_Init+0x1ee>
 8002078:	2302      	movs	r3, #2
 800207a:	e002      	b.n	8002082 <HAL_GPIO_Init+0x1ee>
 800207c:	2301      	movs	r3, #1
 800207e:	e000      	b.n	8002082 <HAL_GPIO_Init+0x1ee>
 8002080:	2300      	movs	r3, #0
 8002082:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002084:	f002 0203 	and.w	r2, r2, #3
 8002088:	0092      	lsls	r2, r2, #2
 800208a:	4093      	lsls	r3, r2
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002092:	492f      	ldr	r1, [pc, #188]	; (8002150 <HAL_GPIO_Init+0x2bc>)
 8002094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002096:	089b      	lsrs	r3, r3, #2
 8002098:	3302      	adds	r3, #2
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d006      	beq.n	80020ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020ac:	4b2d      	ldr	r3, [pc, #180]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	492c      	ldr	r1, [pc, #176]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	608b      	str	r3, [r1, #8]
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020ba:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	4928      	ldr	r1, [pc, #160]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d006      	beq.n	80020e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020d4:	4b23      	ldr	r3, [pc, #140]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020d6:	68da      	ldr	r2, [r3, #12]
 80020d8:	4922      	ldr	r1, [pc, #136]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	60cb      	str	r3, [r1, #12]
 80020e0:	e006      	b.n	80020f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020e2:	4b20      	ldr	r3, [pc, #128]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020e4:	68da      	ldr	r2, [r3, #12]
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	43db      	mvns	r3, r3
 80020ea:	491e      	ldr	r1, [pc, #120]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d006      	beq.n	800210a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020fc:	4b19      	ldr	r3, [pc, #100]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	4918      	ldr	r1, [pc, #96]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]
 8002108:	e006      	b.n	8002118 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800210a:	4b16      	ldr	r3, [pc, #88]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	43db      	mvns	r3, r3
 8002112:	4914      	ldr	r1, [pc, #80]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 8002114:	4013      	ands	r3, r2
 8002116:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d021      	beq.n	8002168 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002124:	4b0f      	ldr	r3, [pc, #60]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	490e      	ldr	r1, [pc, #56]	; (8002164 <HAL_GPIO_Init+0x2d0>)
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	600b      	str	r3, [r1, #0]
 8002130:	e021      	b.n	8002176 <HAL_GPIO_Init+0x2e2>
 8002132:	bf00      	nop
 8002134:	10320000 	.word	0x10320000
 8002138:	10310000 	.word	0x10310000
 800213c:	10220000 	.word	0x10220000
 8002140:	10210000 	.word	0x10210000
 8002144:	10120000 	.word	0x10120000
 8002148:	10110000 	.word	0x10110000
 800214c:	40021000 	.word	0x40021000
 8002150:	40010000 	.word	0x40010000
 8002154:	40010800 	.word	0x40010800
 8002158:	40010c00 	.word	0x40010c00
 800215c:	40011000 	.word	0x40011000
 8002160:	40011400 	.word	0x40011400
 8002164:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002168:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <HAL_GPIO_Init+0x304>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	43db      	mvns	r3, r3
 8002170:	4909      	ldr	r1, [pc, #36]	; (8002198 <HAL_GPIO_Init+0x304>)
 8002172:	4013      	ands	r3, r2
 8002174:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002178:	3301      	adds	r3, #1
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002182:	fa22 f303 	lsr.w	r3, r2, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	f47f ae8e 	bne.w	8001ea8 <HAL_GPIO_Init+0x14>
  }
}
 800218c:	bf00      	nop
 800218e:	bf00      	nop
 8002190:	372c      	adds	r7, #44	; 0x2c
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr
 8002198:	40010400 	.word	0x40010400

0800219c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	807b      	strh	r3, [r7, #2]
 80021a8:	4613      	mov	r3, r2
 80021aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021ac:	787b      	ldrb	r3, [r7, #1]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021b2:	887a      	ldrh	r2, [r7, #2]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021b8:	e003      	b.n	80021c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021ba:	887b      	ldrh	r3, [r7, #2]
 80021bc:	041a      	lsls	r2, r3, #16
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	611a      	str	r2, [r3, #16]
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e036      	b.n	800224c <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80021e6:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f245 5255 	movw	r2, #21845	; 0x5555
 80021f0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6852      	ldr	r2, [r2, #4]
 80021fa:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6892      	ldr	r2, [r2, #8]
 8002204:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002206:	f7ff fa67 	bl	80016d8 <HAL_GetTick>
 800220a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800220c:	e011      	b.n	8002232 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800220e:	f7ff fa63 	bl	80016d8 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	f241 323c 	movw	r2, #4924	; 0x133c
 800221c:	4293      	cmp	r3, r2
 800221e:	d908      	bls.n	8002232 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e00c      	b.n	800224c <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1e6      	bne.n	800220e <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002248:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3710      	adds	r7, #16
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002264:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
	...

08002274 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e272      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b00      	cmp	r3, #0
 8002290:	f000 8087 	beq.w	80023a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002294:	4b92      	ldr	r3, [pc, #584]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 030c 	and.w	r3, r3, #12
 800229c:	2b04      	cmp	r3, #4
 800229e:	d00c      	beq.n	80022ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022a0:	4b8f      	ldr	r3, [pc, #572]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 030c 	and.w	r3, r3, #12
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	d112      	bne.n	80022d2 <HAL_RCC_OscConfig+0x5e>
 80022ac:	4b8c      	ldr	r3, [pc, #560]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b8:	d10b      	bne.n	80022d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ba:	4b89      	ldr	r3, [pc, #548]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d06c      	beq.n	80023a0 <HAL_RCC_OscConfig+0x12c>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d168      	bne.n	80023a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e24c      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022da:	d106      	bne.n	80022ea <HAL_RCC_OscConfig+0x76>
 80022dc:	4b80      	ldr	r3, [pc, #512]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a7f      	ldr	r2, [pc, #508]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e6:	6013      	str	r3, [r2, #0]
 80022e8:	e02e      	b.n	8002348 <HAL_RCC_OscConfig+0xd4>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0x98>
 80022f2:	4b7b      	ldr	r3, [pc, #492]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a7a      	ldr	r2, [pc, #488]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	4b78      	ldr	r3, [pc, #480]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a77      	ldr	r2, [pc, #476]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002304:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	e01d      	b.n	8002348 <HAL_RCC_OscConfig+0xd4>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002314:	d10c      	bne.n	8002330 <HAL_RCC_OscConfig+0xbc>
 8002316:	4b72      	ldr	r3, [pc, #456]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a71      	ldr	r2, [pc, #452]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800231c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	4b6f      	ldr	r3, [pc, #444]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a6e      	ldr	r2, [pc, #440]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e00b      	b.n	8002348 <HAL_RCC_OscConfig+0xd4>
 8002330:	4b6b      	ldr	r3, [pc, #428]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a6a      	ldr	r2, [pc, #424]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002336:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b68      	ldr	r3, [pc, #416]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a67      	ldr	r2, [pc, #412]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002342:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002346:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d013      	beq.n	8002378 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002350:	f7ff f9c2 	bl	80016d8 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002358:	f7ff f9be 	bl	80016d8 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b64      	cmp	r3, #100	; 0x64
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e200      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236a:	4b5d      	ldr	r3, [pc, #372]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0xe4>
 8002376:	e014      	b.n	80023a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002378:	f7ff f9ae 	bl	80016d8 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002380:	f7ff f9aa 	bl	80016d8 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b64      	cmp	r3, #100	; 0x64
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e1ec      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002392:	4b53      	ldr	r3, [pc, #332]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x10c>
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d063      	beq.n	8002476 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023ae:	4b4c      	ldr	r3, [pc, #304]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00b      	beq.n	80023d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023ba:	4b49      	ldr	r3, [pc, #292]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d11c      	bne.n	8002400 <HAL_RCC_OscConfig+0x18c>
 80023c6:	4b46      	ldr	r3, [pc, #280]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d116      	bne.n	8002400 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d2:	4b43      	ldr	r3, [pc, #268]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d005      	beq.n	80023ea <HAL_RCC_OscConfig+0x176>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d001      	beq.n	80023ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e1c0      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ea:	4b3d      	ldr	r3, [pc, #244]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	4939      	ldr	r1, [pc, #228]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023fe:	e03a      	b.n	8002476 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d020      	beq.n	800244a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002408:	4b36      	ldr	r3, [pc, #216]	; (80024e4 <HAL_RCC_OscConfig+0x270>)
 800240a:	2201      	movs	r2, #1
 800240c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240e:	f7ff f963 	bl	80016d8 <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002416:	f7ff f95f 	bl	80016d8 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e1a1      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002428:	4b2d      	ldr	r3, [pc, #180]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d0f0      	beq.n	8002416 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002434:	4b2a      	ldr	r3, [pc, #168]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	695b      	ldr	r3, [r3, #20]
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	4927      	ldr	r1, [pc, #156]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 8002444:	4313      	orrs	r3, r2
 8002446:	600b      	str	r3, [r1, #0]
 8002448:	e015      	b.n	8002476 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800244a:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <HAL_RCC_OscConfig+0x270>)
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002450:	f7ff f942 	bl	80016d8 <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002458:	f7ff f93e 	bl	80016d8 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e180      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800246a:	4b1d      	ldr	r3, [pc, #116]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1f0      	bne.n	8002458 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0308 	and.w	r3, r3, #8
 800247e:	2b00      	cmp	r3, #0
 8002480:	d03a      	beq.n	80024f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d019      	beq.n	80024be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800248a:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <HAL_RCC_OscConfig+0x274>)
 800248c:	2201      	movs	r2, #1
 800248e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002490:	f7ff f922 	bl	80016d8 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002498:	f7ff f91e 	bl	80016d8 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e160      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024aa:	4b0d      	ldr	r3, [pc, #52]	; (80024e0 <HAL_RCC_OscConfig+0x26c>)
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f0      	beq.n	8002498 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024b6:	2001      	movs	r0, #1
 80024b8:	f000 face 	bl	8002a58 <RCC_Delay>
 80024bc:	e01c      	b.n	80024f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024be:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <HAL_RCC_OscConfig+0x274>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c4:	f7ff f908 	bl	80016d8 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ca:	e00f      	b.n	80024ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024cc:	f7ff f904 	bl	80016d8 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d908      	bls.n	80024ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e146      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000
 80024e4:	42420000 	.word	0x42420000
 80024e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ec:	4b92      	ldr	r3, [pc, #584]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80024ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1e9      	bne.n	80024cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 80a6 	beq.w	8002652 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002506:	2300      	movs	r3, #0
 8002508:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800250a:	4b8b      	ldr	r3, [pc, #556]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10d      	bne.n	8002532 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002516:	4b88      	ldr	r3, [pc, #544]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	4a87      	ldr	r2, [pc, #540]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800251c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002520:	61d3      	str	r3, [r2, #28]
 8002522:	4b85      	ldr	r3, [pc, #532]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252a:	60bb      	str	r3, [r7, #8]
 800252c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252e:	2301      	movs	r3, #1
 8002530:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002532:	4b82      	ldr	r3, [pc, #520]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d118      	bne.n	8002570 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800253e:	4b7f      	ldr	r3, [pc, #508]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a7e      	ldr	r2, [pc, #504]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254a:	f7ff f8c5 	bl	80016d8 <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002550:	e008      	b.n	8002564 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002552:	f7ff f8c1 	bl	80016d8 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b64      	cmp	r3, #100	; 0x64
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e103      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002564:	4b75      	ldr	r3, [pc, #468]	; (800273c <HAL_RCC_OscConfig+0x4c8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800256c:	2b00      	cmp	r3, #0
 800256e:	d0f0      	beq.n	8002552 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d106      	bne.n	8002586 <HAL_RCC_OscConfig+0x312>
 8002578:	4b6f      	ldr	r3, [pc, #444]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	4a6e      	ldr	r2, [pc, #440]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	6213      	str	r3, [r2, #32]
 8002584:	e02d      	b.n	80025e2 <HAL_RCC_OscConfig+0x36e>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10c      	bne.n	80025a8 <HAL_RCC_OscConfig+0x334>
 800258e:	4b6a      	ldr	r3, [pc, #424]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	4a69      	ldr	r2, [pc, #420]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002594:	f023 0301 	bic.w	r3, r3, #1
 8002598:	6213      	str	r3, [r2, #32]
 800259a:	4b67      	ldr	r3, [pc, #412]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	4a66      	ldr	r2, [pc, #408]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025a0:	f023 0304 	bic.w	r3, r3, #4
 80025a4:	6213      	str	r3, [r2, #32]
 80025a6:	e01c      	b.n	80025e2 <HAL_RCC_OscConfig+0x36e>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	2b05      	cmp	r3, #5
 80025ae:	d10c      	bne.n	80025ca <HAL_RCC_OscConfig+0x356>
 80025b0:	4b61      	ldr	r3, [pc, #388]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	4a60      	ldr	r2, [pc, #384]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	6213      	str	r3, [r2, #32]
 80025bc:	4b5e      	ldr	r3, [pc, #376]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	4a5d      	ldr	r2, [pc, #372]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	f043 0301 	orr.w	r3, r3, #1
 80025c6:	6213      	str	r3, [r2, #32]
 80025c8:	e00b      	b.n	80025e2 <HAL_RCC_OscConfig+0x36e>
 80025ca:	4b5b      	ldr	r3, [pc, #364]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	4a5a      	ldr	r2, [pc, #360]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025d0:	f023 0301 	bic.w	r3, r3, #1
 80025d4:	6213      	str	r3, [r2, #32]
 80025d6:	4b58      	ldr	r3, [pc, #352]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	4a57      	ldr	r2, [pc, #348]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	f023 0304 	bic.w	r3, r3, #4
 80025e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d015      	beq.n	8002616 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ea:	f7ff f875 	bl	80016d8 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025f0:	e00a      	b.n	8002608 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f2:	f7ff f871 	bl	80016d8 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002600:	4293      	cmp	r3, r2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e0b1      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002608:	4b4b      	ldr	r3, [pc, #300]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0ee      	beq.n	80025f2 <HAL_RCC_OscConfig+0x37e>
 8002614:	e014      	b.n	8002640 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002616:	f7ff f85f 	bl	80016d8 <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800261c:	e00a      	b.n	8002634 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261e:	f7ff f85b 	bl	80016d8 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	f241 3288 	movw	r2, #5000	; 0x1388
 800262c:	4293      	cmp	r3, r2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e09b      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002634:	4b40      	ldr	r3, [pc, #256]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1ee      	bne.n	800261e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002640:	7dfb      	ldrb	r3, [r7, #23]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d105      	bne.n	8002652 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002646:	4b3c      	ldr	r3, [pc, #240]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	4a3b      	ldr	r2, [pc, #236]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800264c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002650:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8087 	beq.w	800276a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800265c:	4b36      	ldr	r3, [pc, #216]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 030c 	and.w	r3, r3, #12
 8002664:	2b08      	cmp	r3, #8
 8002666:	d061      	beq.n	800272c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	2b02      	cmp	r3, #2
 800266e:	d146      	bne.n	80026fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002670:	4b33      	ldr	r3, [pc, #204]	; (8002740 <HAL_RCC_OscConfig+0x4cc>)
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002676:	f7ff f82f 	bl	80016d8 <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800267c:	e008      	b.n	8002690 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267e:	f7ff f82b 	bl	80016d8 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e06d      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002690:	4b29      	ldr	r3, [pc, #164]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1f0      	bne.n	800267e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a4:	d108      	bne.n	80026b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026a6:	4b24      	ldr	r3, [pc, #144]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	4921      	ldr	r1, [pc, #132]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b8:	4b1f      	ldr	r3, [pc, #124]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a19      	ldr	r1, [r3, #32]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c8:	430b      	orrs	r3, r1
 80026ca:	491b      	ldr	r1, [pc, #108]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026d0:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <HAL_RCC_OscConfig+0x4cc>)
 80026d2:	2201      	movs	r2, #1
 80026d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d6:	f7fe ffff 	bl	80016d8 <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026dc:	e008      	b.n	80026f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026de:	f7fe fffb 	bl	80016d8 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e03d      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026f0:	4b11      	ldr	r3, [pc, #68]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0f0      	beq.n	80026de <HAL_RCC_OscConfig+0x46a>
 80026fc:	e035      	b.n	800276a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fe:	4b10      	ldr	r3, [pc, #64]	; (8002740 <HAL_RCC_OscConfig+0x4cc>)
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7fe ffe8 	bl	80016d8 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800270c:	f7fe ffe4 	bl	80016d8 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e026      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271e:	4b06      	ldr	r3, [pc, #24]	; (8002738 <HAL_RCC_OscConfig+0x4c4>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1f0      	bne.n	800270c <HAL_RCC_OscConfig+0x498>
 800272a:	e01e      	b.n	800276a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	69db      	ldr	r3, [r3, #28]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d107      	bne.n	8002744 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e019      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
 8002738:	40021000 	.word	0x40021000
 800273c:	40007000 	.word	0x40007000
 8002740:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_RCC_OscConfig+0x500>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	429a      	cmp	r2, r3
 8002756:	d106      	bne.n	8002766 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002762:	429a      	cmp	r2, r3
 8002764:	d001      	beq.n	800276a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e000      	b.n	800276c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3718      	adds	r7, #24
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40021000 	.word	0x40021000

08002778 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e0d0      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800278c:	4b6a      	ldr	r3, [pc, #424]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d910      	bls.n	80027bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b67      	ldr	r3, [pc, #412]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f023 0207 	bic.w	r2, r3, #7
 80027a2:	4965      	ldr	r1, [pc, #404]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027aa:	4b63      	ldr	r3, [pc, #396]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0307 	and.w	r3, r3, #7
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d001      	beq.n	80027bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e0b8      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d020      	beq.n	800280a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d005      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027d4:	4b59      	ldr	r3, [pc, #356]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4a58      	ldr	r2, [pc, #352]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0308 	and.w	r3, r3, #8
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d005      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027ec:	4b53      	ldr	r3, [pc, #332]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4a52      	ldr	r2, [pc, #328]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f8:	4b50      	ldr	r3, [pc, #320]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	494d      	ldr	r1, [pc, #308]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	4313      	orrs	r3, r2
 8002808:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d040      	beq.n	8002898 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d107      	bne.n	800282e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281e:	4b47      	ldr	r3, [pc, #284]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d115      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e07f      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b02      	cmp	r3, #2
 8002834:	d107      	bne.n	8002846 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002836:	4b41      	ldr	r3, [pc, #260]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d109      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e073      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002846:	4b3d      	ldr	r3, [pc, #244]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e06b      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002856:	4b39      	ldr	r3, [pc, #228]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f023 0203 	bic.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4936      	ldr	r1, [pc, #216]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	4313      	orrs	r3, r2
 8002866:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002868:	f7fe ff36 	bl	80016d8 <HAL_GetTick>
 800286c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286e:	e00a      	b.n	8002886 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002870:	f7fe ff32 	bl	80016d8 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	f241 3288 	movw	r2, #5000	; 0x1388
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e053      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002886:	4b2d      	ldr	r3, [pc, #180]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f003 020c 	and.w	r2, r3, #12
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	429a      	cmp	r2, r3
 8002896:	d1eb      	bne.n	8002870 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002898:	4b27      	ldr	r3, [pc, #156]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d210      	bcs.n	80028c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a6:	4b24      	ldr	r3, [pc, #144]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f023 0207 	bic.w	r2, r3, #7
 80028ae:	4922      	ldr	r1, [pc, #136]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b6:	4b20      	ldr	r3, [pc, #128]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e032      	b.n	800292e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d008      	beq.n	80028e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028d4:	4b19      	ldr	r3, [pc, #100]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	4916      	ldr	r1, [pc, #88]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d009      	beq.n	8002906 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028f2:	4b12      	ldr	r3, [pc, #72]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	490e      	ldr	r1, [pc, #56]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002902:	4313      	orrs	r3, r2
 8002904:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002906:	f000 f821 	bl	800294c <HAL_RCC_GetSysClockFreq>
 800290a:	4602      	mov	r2, r0
 800290c:	4b0b      	ldr	r3, [pc, #44]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	091b      	lsrs	r3, r3, #4
 8002912:	f003 030f 	and.w	r3, r3, #15
 8002916:	490a      	ldr	r1, [pc, #40]	; (8002940 <HAL_RCC_ClockConfig+0x1c8>)
 8002918:	5ccb      	ldrb	r3, [r1, r3]
 800291a:	fa22 f303 	lsr.w	r3, r2, r3
 800291e:	4a09      	ldr	r2, [pc, #36]	; (8002944 <HAL_RCC_ClockConfig+0x1cc>)
 8002920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002922:	4b09      	ldr	r3, [pc, #36]	; (8002948 <HAL_RCC_ClockConfig+0x1d0>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7fe fe94 	bl	8001654 <HAL_InitTick>

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40022000 	.word	0x40022000
 800293c:	40021000 	.word	0x40021000
 8002940:	08008c68 	.word	0x08008c68
 8002944:	20000000 	.word	0x20000000
 8002948:	20000004 	.word	0x20000004

0800294c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800294c:	b480      	push	{r7}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	2300      	movs	r3, #0
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	2300      	movs	r3, #0
 8002960:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002966:	4b1e      	ldr	r3, [pc, #120]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b04      	cmp	r3, #4
 8002974:	d002      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0x30>
 8002976:	2b08      	cmp	r3, #8
 8002978:	d003      	beq.n	8002982 <HAL_RCC_GetSysClockFreq+0x36>
 800297a:	e027      	b.n	80029cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800297c:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800297e:	613b      	str	r3, [r7, #16]
      break;
 8002980:	e027      	b.n	80029d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	0c9b      	lsrs	r3, r3, #18
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	4a17      	ldr	r2, [pc, #92]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800298c:	5cd3      	ldrb	r3, [r2, r3]
 800298e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d010      	beq.n	80029bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800299a:	4b11      	ldr	r3, [pc, #68]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	0c5b      	lsrs	r3, r3, #17
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	4a11      	ldr	r2, [pc, #68]	; (80029ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80029a6:	5cd3      	ldrb	r3, [r2, r3]
 80029a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a0d      	ldr	r2, [pc, #52]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80029ae:	fb03 f202 	mul.w	r2, r3, r2
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	e004      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a0c      	ldr	r2, [pc, #48]	; (80029f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80029c0:	fb02 f303 	mul.w	r3, r2, r3
 80029c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	613b      	str	r3, [r7, #16]
      break;
 80029ca:	e002      	b.n	80029d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029cc:	4b05      	ldr	r3, [pc, #20]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80029ce:	613b      	str	r3, [r7, #16]
      break;
 80029d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029d2:	693b      	ldr	r3, [r7, #16]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	371c      	adds	r7, #28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000
 80029e4:	007a1200 	.word	0x007a1200
 80029e8:	08008c80 	.word	0x08008c80
 80029ec:	08008c90 	.word	0x08008c90
 80029f0:	003d0900 	.word	0x003d0900

080029f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029f8:	4b02      	ldr	r3, [pc, #8]	; (8002a04 <HAL_RCC_GetHCLKFreq+0x10>)
 80029fa:	681b      	ldr	r3, [r3, #0]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr
 8002a04:	20000000 	.word	0x20000000

08002a08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a0c:	f7ff fff2 	bl	80029f4 <HAL_RCC_GetHCLKFreq>
 8002a10:	4602      	mov	r2, r0
 8002a12:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	0a1b      	lsrs	r3, r3, #8
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	4903      	ldr	r1, [pc, #12]	; (8002a2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a1e:	5ccb      	ldrb	r3, [r1, r3]
 8002a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	08008c78 	.word	0x08008c78

08002a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a34:	f7ff ffde 	bl	80029f4 <HAL_RCC_GetHCLKFreq>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	0adb      	lsrs	r3, r3, #11
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	4903      	ldr	r1, [pc, #12]	; (8002a54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a46:	5ccb      	ldrb	r3, [r1, r3]
 8002a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40021000 	.word	0x40021000
 8002a54:	08008c78 	.word	0x08008c78

08002a58 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a60:	4b0a      	ldr	r3, [pc, #40]	; (8002a8c <RCC_Delay+0x34>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a0a      	ldr	r2, [pc, #40]	; (8002a90 <RCC_Delay+0x38>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	0a5b      	lsrs	r3, r3, #9
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	fb02 f303 	mul.w	r3, r2, r3
 8002a72:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a74:	bf00      	nop
  }
  while (Delay --);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	1e5a      	subs	r2, r3, #1
 8002a7a:	60fa      	str	r2, [r7, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1f9      	bne.n	8002a74 <RCC_Delay+0x1c>
}
 8002a80:	bf00      	nop
 8002a82:	bf00      	nop
 8002a84:	3714      	adds	r7, #20
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	20000000 	.word	0x20000000
 8002a90:	10624dd3 	.word	0x10624dd3

08002a94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e041      	b.n	8002b2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d106      	bne.n	8002ac0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7fe fc54 	bl	8001368 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	3304      	adds	r3, #4
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	f000 fa5c 	bl	8002f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d001      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e03a      	b.n	8002bc2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2202      	movs	r2, #2
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a18      	ldr	r2, [pc, #96]	; (8002bcc <HAL_TIM_Base_Start_IT+0x98>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d00e      	beq.n	8002b8c <HAL_TIM_Base_Start_IT+0x58>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b76:	d009      	beq.n	8002b8c <HAL_TIM_Base_Start_IT+0x58>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a14      	ldr	r2, [pc, #80]	; (8002bd0 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d004      	beq.n	8002b8c <HAL_TIM_Base_Start_IT+0x58>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a13      	ldr	r2, [pc, #76]	; (8002bd4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d111      	bne.n	8002bb0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d010      	beq.n	8002bc0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f042 0201 	orr.w	r2, r2, #1
 8002bac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bae:	e007      	b.n	8002bc0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr
 8002bcc:	40012c00 	.word	0x40012c00
 8002bd0:	40000400 	.word	0x40000400
 8002bd4:	40000800 	.word	0x40000800

08002bd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d020      	beq.n	8002c3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01b      	beq.n	8002c3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f06f 0202 	mvn.w	r2, #2
 8002c0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2201      	movs	r2, #1
 8002c12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 f998 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002c28:	e005      	b.n	8002c36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 f98b 	bl	8002f46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 f99a 	bl	8002f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d020      	beq.n	8002c88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d01b      	beq.n	8002c88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f06f 0204 	mvn.w	r2, #4
 8002c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f972 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002c74:	e005      	b.n	8002c82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f965 	bl	8002f46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f974 	bl	8002f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d020      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d01b      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f06f 0208 	mvn.w	r2, #8
 8002ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2204      	movs	r2, #4
 8002caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 f94c 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002cc0:	e005      	b.n	8002cce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f93f 	bl	8002f46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f94e 	bl	8002f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f003 0310 	and.w	r3, r3, #16
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d020      	beq.n	8002d20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0310 	and.w	r3, r3, #16
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01b      	beq.n	8002d20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f06f 0210 	mvn.w	r2, #16
 8002cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2208      	movs	r2, #8
 8002cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f926 	bl	8002f58 <HAL_TIM_IC_CaptureCallback>
 8002d0c:	e005      	b.n	8002d1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f919 	bl	8002f46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 f928 	bl	8002f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00c      	beq.n	8002d44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d007      	beq.n	8002d44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f06f 0201 	mvn.w	r2, #1
 8002d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f7fe fa90 	bl	8001264 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00c      	beq.n	8002d68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d007      	beq.n	8002d68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 fa7f 	bl	8003266 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00c      	beq.n	8002d8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d007      	beq.n	8002d8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f8f8 	bl	8002f7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	f003 0320 	and.w	r3, r3, #32
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00c      	beq.n	8002db0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f003 0320 	and.w	r3, r3, #32
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d007      	beq.n	8002db0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f06f 0220 	mvn.w	r2, #32
 8002da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fa52 	bl	8003254 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002db0:	bf00      	nop
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <HAL_TIM_ConfigClockSource+0x1c>
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e0b4      	b.n	8002f3e <HAL_TIM_ConfigClockSource+0x186>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2202      	movs	r2, #2
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002df2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e0c:	d03e      	beq.n	8002e8c <HAL_TIM_ConfigClockSource+0xd4>
 8002e0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e12:	f200 8087 	bhi.w	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e1a:	f000 8086 	beq.w	8002f2a <HAL_TIM_ConfigClockSource+0x172>
 8002e1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e22:	d87f      	bhi.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e24:	2b70      	cmp	r3, #112	; 0x70
 8002e26:	d01a      	beq.n	8002e5e <HAL_TIM_ConfigClockSource+0xa6>
 8002e28:	2b70      	cmp	r3, #112	; 0x70
 8002e2a:	d87b      	bhi.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e2c:	2b60      	cmp	r3, #96	; 0x60
 8002e2e:	d050      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x11a>
 8002e30:	2b60      	cmp	r3, #96	; 0x60
 8002e32:	d877      	bhi.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e34:	2b50      	cmp	r3, #80	; 0x50
 8002e36:	d03c      	beq.n	8002eb2 <HAL_TIM_ConfigClockSource+0xfa>
 8002e38:	2b50      	cmp	r3, #80	; 0x50
 8002e3a:	d873      	bhi.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e3c:	2b40      	cmp	r3, #64	; 0x40
 8002e3e:	d058      	beq.n	8002ef2 <HAL_TIM_ConfigClockSource+0x13a>
 8002e40:	2b40      	cmp	r3, #64	; 0x40
 8002e42:	d86f      	bhi.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e44:	2b30      	cmp	r3, #48	; 0x30
 8002e46:	d064      	beq.n	8002f12 <HAL_TIM_ConfigClockSource+0x15a>
 8002e48:	2b30      	cmp	r3, #48	; 0x30
 8002e4a:	d86b      	bhi.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e4c:	2b20      	cmp	r3, #32
 8002e4e:	d060      	beq.n	8002f12 <HAL_TIM_ConfigClockSource+0x15a>
 8002e50:	2b20      	cmp	r3, #32
 8002e52:	d867      	bhi.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d05c      	beq.n	8002f12 <HAL_TIM_ConfigClockSource+0x15a>
 8002e58:	2b10      	cmp	r3, #16
 8002e5a:	d05a      	beq.n	8002f12 <HAL_TIM_ConfigClockSource+0x15a>
 8002e5c:	e062      	b.n	8002f24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e6e:	f000 f974 	bl	800315a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	609a      	str	r2, [r3, #8]
      break;
 8002e8a:	e04f      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e9c:	f000 f95d 	bl	800315a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002eae:	609a      	str	r2, [r3, #8]
      break;
 8002eb0:	e03c      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	f000 f8d4 	bl	800306c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2150      	movs	r1, #80	; 0x50
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 f92b 	bl	8003126 <TIM_ITRx_SetConfig>
      break;
 8002ed0:	e02c      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ede:	461a      	mov	r2, r3
 8002ee0:	f000 f8f2 	bl	80030c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2160      	movs	r1, #96	; 0x60
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 f91b 	bl	8003126 <TIM_ITRx_SetConfig>
      break;
 8002ef0:	e01c      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002efe:	461a      	mov	r2, r3
 8002f00:	f000 f8b4 	bl	800306c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2140      	movs	r1, #64	; 0x40
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f000 f90b 	bl	8003126 <TIM_ITRx_SetConfig>
      break;
 8002f10:	e00c      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	f000 f902 	bl	8003126 <TIM_ITRx_SetConfig>
      break;
 8002f22:	e003      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
      break;
 8002f28:	e000      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b083      	sub	sp, #12
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr

08002f58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bc80      	pop	{r7}
 8002f68:	4770      	bx	lr

08002f6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b083      	sub	sp, #12
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f72:	bf00      	nop
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr

08002f7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr
	...

08002f90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a2f      	ldr	r2, [pc, #188]	; (8003060 <TIM_Base_SetConfig+0xd0>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d00b      	beq.n	8002fc0 <TIM_Base_SetConfig+0x30>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fae:	d007      	beq.n	8002fc0 <TIM_Base_SetConfig+0x30>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a2c      	ldr	r2, [pc, #176]	; (8003064 <TIM_Base_SetConfig+0xd4>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d003      	beq.n	8002fc0 <TIM_Base_SetConfig+0x30>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a2b      	ldr	r2, [pc, #172]	; (8003068 <TIM_Base_SetConfig+0xd8>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d108      	bne.n	8002fd2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a22      	ldr	r2, [pc, #136]	; (8003060 <TIM_Base_SetConfig+0xd0>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d00b      	beq.n	8002ff2 <TIM_Base_SetConfig+0x62>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fe0:	d007      	beq.n	8002ff2 <TIM_Base_SetConfig+0x62>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a1f      	ldr	r2, [pc, #124]	; (8003064 <TIM_Base_SetConfig+0xd4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d003      	beq.n	8002ff2 <TIM_Base_SetConfig+0x62>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a1e      	ldr	r2, [pc, #120]	; (8003068 <TIM_Base_SetConfig+0xd8>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d108      	bne.n	8003004 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	4313      	orrs	r3, r2
 8003002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	4313      	orrs	r3, r2
 8003010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a0d      	ldr	r2, [pc, #52]	; (8003060 <TIM_Base_SetConfig+0xd0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d103      	bne.n	8003038 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	691a      	ldr	r2, [r3, #16]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	2b00      	cmp	r3, #0
 8003048:	d005      	beq.n	8003056 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	f023 0201 	bic.w	r2, r3, #1
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	611a      	str	r2, [r3, #16]
  }
}
 8003056:	bf00      	nop
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	40012c00 	.word	0x40012c00
 8003064:	40000400 	.word	0x40000400
 8003068:	40000800 	.word	0x40000800

0800306c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800306c:	b480      	push	{r7}
 800306e:	b087      	sub	sp, #28
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	f023 0201 	bic.w	r2, r3, #1
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003096:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f023 030a 	bic.w	r3, r3, #10
 80030a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	621a      	str	r2, [r3, #32]
}
 80030be:	bf00      	nop
 80030c0:	371c      	adds	r7, #28
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr

080030c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b087      	sub	sp, #28
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	f023 0210 	bic.w	r2, r3, #16
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	031b      	lsls	r3, r3, #12
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003104:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	011b      	lsls	r3, r3, #4
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	4313      	orrs	r3, r2
 800310e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	621a      	str	r2, [r3, #32]
}
 800311c:	bf00      	nop
 800311e:	371c      	adds	r7, #28
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr

08003126 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003126:	b480      	push	{r7}
 8003128:	b085      	sub	sp, #20
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
 800312e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800313c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4313      	orrs	r3, r2
 8003144:	f043 0307 	orr.w	r3, r3, #7
 8003148:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	609a      	str	r2, [r3, #8]
}
 8003150:	bf00      	nop
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	bc80      	pop	{r7}
 8003158:	4770      	bx	lr

0800315a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800315a:	b480      	push	{r7}
 800315c:	b087      	sub	sp, #28
 800315e:	af00      	add	r7, sp, #0
 8003160:	60f8      	str	r0, [r7, #12]
 8003162:	60b9      	str	r1, [r7, #8]
 8003164:	607a      	str	r2, [r7, #4]
 8003166:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003174:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	021a      	lsls	r2, r3, #8
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	431a      	orrs	r2, r3
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	4313      	orrs	r3, r2
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	4313      	orrs	r3, r2
 8003186:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	609a      	str	r2, [r3, #8]
}
 800318e:	bf00      	nop
 8003190:	371c      	adds	r7, #28
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d101      	bne.n	80031b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031ac:	2302      	movs	r3, #2
 80031ae:	e046      	b.n	800323e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4313      	orrs	r3, r2
 80031e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a16      	ldr	r2, [pc, #88]	; (8003248 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d00e      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031fc:	d009      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a12      	ldr	r2, [pc, #72]	; (800324c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d004      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a10      	ldr	r2, [pc, #64]	; (8003250 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d10c      	bne.n	800322c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003218:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	4313      	orrs	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3714      	adds	r7, #20
 8003242:	46bd      	mov	sp, r7
 8003244:	bc80      	pop	{r7}
 8003246:	4770      	bx	lr
 8003248:	40012c00 	.word	0x40012c00
 800324c:	40000400 	.word	0x40000400
 8003250:	40000800 	.word	0x40000800

08003254 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr

08003266 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e042      	b.n	8003310 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d106      	bne.n	80032a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7fe f8c4 	bl	800142c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2224      	movs	r2, #36	; 0x24
 80032a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68da      	ldr	r2, [r3, #12]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f001 f81d 	bl	80042fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	691a      	ldr	r2, [r3, #16]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695a      	ldr	r2, [r3, #20]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68da      	ldr	r2, [r3, #12]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2220      	movs	r2, #32
 8003304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08a      	sub	sp, #40	; 0x28
 800331c:	af02      	add	r7, sp, #8
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	603b      	str	r3, [r7, #0]
 8003324:	4613      	mov	r3, r2
 8003326:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003328:	2300      	movs	r3, #0
 800332a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b20      	cmp	r3, #32
 8003336:	d175      	bne.n	8003424 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_UART_Transmit+0x2c>
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e06e      	b.n	8003426 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2221      	movs	r2, #33	; 0x21
 8003352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003356:	f7fe f9bf 	bl	80016d8 <HAL_GetTick>
 800335a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	88fa      	ldrh	r2, [r7, #6]
 8003360:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	88fa      	ldrh	r2, [r7, #6]
 8003366:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003370:	d108      	bne.n	8003384 <HAL_UART_Transmit+0x6c>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d104      	bne.n	8003384 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800337a:	2300      	movs	r3, #0
 800337c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	61bb      	str	r3, [r7, #24]
 8003382:	e003      	b.n	800338c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003388:	2300      	movs	r3, #0
 800338a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800338c:	e02e      	b.n	80033ec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	9300      	str	r3, [sp, #0]
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	2200      	movs	r2, #0
 8003396:	2180      	movs	r1, #128	; 0x80
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 fcf9 	bl	8003d90 <UART_WaitOnFlagUntilTimeout>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2220      	movs	r2, #32
 80033a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e03a      	b.n	8003426 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10b      	bne.n	80033ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	3302      	adds	r3, #2
 80033ca:	61bb      	str	r3, [r7, #24]
 80033cc:	e007      	b.n	80033de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	781a      	ldrb	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	3301      	adds	r3, #1
 80033dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1cb      	bne.n	800338e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2200      	movs	r2, #0
 80033fe:	2140      	movs	r1, #64	; 0x40
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 fcc5 	bl	8003d90 <UART_WaitOnFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d005      	beq.n	8003418 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2220      	movs	r2, #32
 8003410:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e006      	b.n	8003426 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2220      	movs	r2, #32
 800341c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	e000      	b.n	8003426 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003424:	2302      	movs	r3, #2
  }
}
 8003426:	4618      	mov	r0, r3
 8003428:	3720      	adds	r7, #32
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08c      	sub	sp, #48	; 0x30
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	4613      	mov	r3, r2
 800343c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b20      	cmp	r3, #32
 8003448:	d156      	bne.n	80034f8 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d002      	beq.n	8003456 <HAL_UART_Transmit_DMA+0x26>
 8003450:	88fb      	ldrh	r3, [r7, #6]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e04f      	b.n	80034fa <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	88fa      	ldrh	r2, [r7, #6]
 8003464:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	88fa      	ldrh	r2, [r7, #6]
 800346a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2221      	movs	r2, #33	; 0x21
 8003476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347e:	4a21      	ldr	r2, [pc, #132]	; (8003504 <HAL_UART_Transmit_DMA+0xd4>)
 8003480:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003486:	4a20      	ldr	r2, [pc, #128]	; (8003508 <HAL_UART_Transmit_DMA+0xd8>)
 8003488:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348e:	4a1f      	ldr	r2, [pc, #124]	; (800350c <HAL_UART_Transmit_DMA+0xdc>)
 8003490:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003496:	2200      	movs	r2, #0
 8003498:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800349a:	f107 0308 	add.w	r3, r7, #8
 800349e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80034a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a6:	6819      	ldr	r1, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	3304      	adds	r3, #4
 80034ae:	461a      	mov	r2, r3
 80034b0:	88fb      	ldrh	r3, [r7, #6]
 80034b2:	f7fe faa7 	bl	8001a04 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034be:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	3314      	adds	r3, #20
 80034c6:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	e853 3f00 	ldrex	r3, [r3]
 80034ce:	617b      	str	r3, [r7, #20]
   return(result);
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	3314      	adds	r3, #20
 80034de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034e0:	627a      	str	r2, [r7, #36]	; 0x24
 80034e2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e4:	6a39      	ldr	r1, [r7, #32]
 80034e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e8:	e841 2300 	strex	r3, r2, [r1]
 80034ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1e5      	bne.n	80034c0 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80034f4:	2300      	movs	r3, #0
 80034f6:	e000      	b.n	80034fa <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80034f8:	2302      	movs	r3, #2
  }
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3730      	adds	r7, #48	; 0x30
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	08003adf 	.word	0x08003adf
 8003508:	08003b79 	.word	0x08003b79
 800350c:	08003cfd 	.word	0x08003cfd

08003510 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	4613      	mov	r3, r2
 800351c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b20      	cmp	r3, #32
 8003528:	d112      	bne.n	8003550 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <HAL_UART_Receive_DMA+0x26>
 8003530:	88fb      	ldrh	r3, [r7, #6]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e00b      	b.n	8003552 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	461a      	mov	r2, r3
 8003544:	68b9      	ldr	r1, [r7, #8]
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 fc7c 	bl	8003e44 <UART_Start_Receive_DMA>
 800354c:	4603      	mov	r3, r0
 800354e:	e000      	b.n	8003552 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003550:	2302      	movs	r3, #2
  }
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b0ba      	sub	sp, #232	; 0xe8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003582:	2300      	movs	r3, #0
 8003584:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003588:	2300      	movs	r3, #0
 800358a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800358e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800359a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10f      	bne.n	80035c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035a6:	f003 0320 	and.w	r3, r3, #32
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d009      	beq.n	80035c2 <HAL_UART_IRQHandler+0x66>
 80035ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 fde0 	bl	8004180 <UART_Receive_IT>
      return;
 80035c0:	e25b      	b.n	8003a7a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80035c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 80de 	beq.w	8003788 <HAL_UART_IRQHandler+0x22c>
 80035cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d106      	bne.n	80035e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80035d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 80d1 	beq.w	8003788 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <HAL_UART_IRQHandler+0xae>
 80035f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d005      	beq.n	800360a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003602:	f043 0201 	orr.w	r2, r3, #1
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800360a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00b      	beq.n	800362e <HAL_UART_IRQHandler+0xd2>
 8003616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	f043 0202 	orr.w	r2, r3, #2
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800362e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00b      	beq.n	8003652 <HAL_UART_IRQHandler+0xf6>
 800363a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	f043 0204 	orr.w	r2, r3, #4
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003656:	f003 0308 	and.w	r3, r3, #8
 800365a:	2b00      	cmp	r3, #0
 800365c:	d011      	beq.n	8003682 <HAL_UART_IRQHandler+0x126>
 800365e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003662:	f003 0320 	and.w	r3, r3, #32
 8003666:	2b00      	cmp	r3, #0
 8003668:	d105      	bne.n	8003676 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800366a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d005      	beq.n	8003682 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367a:	f043 0208 	orr.w	r2, r3, #8
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003686:	2b00      	cmp	r3, #0
 8003688:	f000 81f2 	beq.w	8003a70 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800368c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003690:	f003 0320 	and.w	r3, r3, #32
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_UART_IRQHandler+0x14e>
 8003698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800369c:	f003 0320 	and.w	r3, r3, #32
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fd6b 	bl	8004180 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf14      	ite	ne
 80036b8:	2301      	movne	r3, #1
 80036ba:	2300      	moveq	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d103      	bne.n	80036d6 <HAL_UART_IRQHandler+0x17a>
 80036ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d04f      	beq.n	8003776 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 fc75 	bl	8003fc6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	695b      	ldr	r3, [r3, #20]
 80036e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d041      	beq.n	800376e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	3314      	adds	r3, #20
 80036f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80036f8:	e853 3f00 	ldrex	r3, [r3]
 80036fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003700:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003704:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003708:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	3314      	adds	r3, #20
 8003712:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003716:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800371a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800371e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003722:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003726:	e841 2300 	strex	r3, r2, [r1]
 800372a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800372e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1d9      	bne.n	80036ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373a:	2b00      	cmp	r3, #0
 800373c:	d013      	beq.n	8003766 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003742:	4a7e      	ldr	r2, [pc, #504]	; (800393c <HAL_UART_IRQHandler+0x3e0>)
 8003744:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800374a:	4618      	mov	r0, r3
 800374c:	f7fe f9f6 	bl	8001b3c <HAL_DMA_Abort_IT>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d016      	beq.n	8003784 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800375a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003760:	4610      	mov	r0, r2
 8003762:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003764:	e00e      	b.n	8003784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f9a5 	bl	8003ab6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800376c:	e00a      	b.n	8003784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f9a1 	bl	8003ab6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003774:	e006      	b.n	8003784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f99d 	bl	8003ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003782:	e175      	b.n	8003a70 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003784:	bf00      	nop
    return;
 8003786:	e173      	b.n	8003a70 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378c:	2b01      	cmp	r3, #1
 800378e:	f040 814f 	bne.w	8003a30 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003796:	f003 0310 	and.w	r3, r3, #16
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 8148 	beq.w	8003a30 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80037a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 8141 	beq.w	8003a30 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037ae:	2300      	movs	r3, #0
 80037b0:	60bb      	str	r3, [r7, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60bb      	str	r3, [r7, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	60bb      	str	r3, [r7, #8]
 80037c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	f000 80b6 	beq.w	8003940 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80037e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 8145 	beq.w	8003a74 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80037ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80037f2:	429a      	cmp	r2, r3
 80037f4:	f080 813e 	bcs.w	8003a74 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80037fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	2b20      	cmp	r3, #32
 8003808:	f000 8088 	beq.w	800391c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	330c      	adds	r3, #12
 8003812:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003816:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800381a:	e853 3f00 	ldrex	r3, [r3]
 800381e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003822:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003826:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800382a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	330c      	adds	r3, #12
 8003834:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003838:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800383c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003840:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003844:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003848:	e841 2300 	strex	r3, r2, [r1]
 800384c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003850:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1d9      	bne.n	800380c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3314      	adds	r3, #20
 800385e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003860:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003862:	e853 3f00 	ldrex	r3, [r3]
 8003866:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003868:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800386a:	f023 0301 	bic.w	r3, r3, #1
 800386e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	3314      	adds	r3, #20
 8003878:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800387c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003880:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003882:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003884:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003888:	e841 2300 	strex	r3, r2, [r1]
 800388c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800388e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003890:	2b00      	cmp	r3, #0
 8003892:	d1e1      	bne.n	8003858 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	3314      	adds	r3, #20
 800389a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800389e:	e853 3f00 	ldrex	r3, [r3]
 80038a2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80038a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	3314      	adds	r3, #20
 80038b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80038b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80038ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038bc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80038be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80038c0:	e841 2300 	strex	r3, r2, [r1]
 80038c4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80038c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1e3      	bne.n	8003894 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	330c      	adds	r3, #12
 80038e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038e4:	e853 3f00 	ldrex	r3, [r3]
 80038e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80038ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038ec:	f023 0310 	bic.w	r3, r3, #16
 80038f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	330c      	adds	r3, #12
 80038fa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80038fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8003900:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003902:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003904:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003906:	e841 2300 	strex	r3, r2, [r1]
 800390a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800390c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1e3      	bne.n	80038da <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003916:	4618      	mov	r0, r3
 8003918:	f7fe f8d4 	bl	8001ac4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800392a:	b29b      	uxth	r3, r3
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	b29b      	uxth	r3, r3
 8003930:	4619      	mov	r1, r3
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 f8c8 	bl	8003ac8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003938:	e09c      	b.n	8003a74 <HAL_UART_IRQHandler+0x518>
 800393a:	bf00      	nop
 800393c:	0800408b 	.word	0x0800408b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003948:	b29b      	uxth	r3, r3
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003954:	b29b      	uxth	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 808e 	beq.w	8003a78 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800395c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 8089 	beq.w	8003a78 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	330c      	adds	r3, #12
 800396c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800396e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003970:	e853 3f00 	ldrex	r3, [r3]
 8003974:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003978:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800397c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	330c      	adds	r3, #12
 8003986:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800398a:	647a      	str	r2, [r7, #68]	; 0x44
 800398c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800398e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003990:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003992:	e841 2300 	strex	r3, r2, [r1]
 8003996:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1e3      	bne.n	8003966 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3314      	adds	r3, #20
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	623b      	str	r3, [r7, #32]
   return(result);
 80039ae:	6a3b      	ldr	r3, [r7, #32]
 80039b0:	f023 0301 	bic.w	r3, r3, #1
 80039b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	3314      	adds	r3, #20
 80039be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039c2:	633a      	str	r2, [r7, #48]	; 0x30
 80039c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80039c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039ca:	e841 2300 	strex	r3, r2, [r1]
 80039ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80039d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1e3      	bne.n	800399e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2220      	movs	r2, #32
 80039da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	330c      	adds	r3, #12
 80039ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	e853 3f00 	ldrex	r3, [r3]
 80039f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f023 0310 	bic.w	r3, r3, #16
 80039fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	330c      	adds	r3, #12
 8003a04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003a08:	61fa      	str	r2, [r7, #28]
 8003a0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0c:	69b9      	ldr	r1, [r7, #24]
 8003a0e:	69fa      	ldr	r2, [r7, #28]
 8003a10:	e841 2300 	strex	r3, r2, [r1]
 8003a14:	617b      	str	r3, [r7, #20]
   return(result);
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1e3      	bne.n	80039e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003a26:	4619      	mov	r1, r3
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f000 f84d 	bl	8003ac8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a2e:	e023      	b.n	8003a78 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d009      	beq.n	8003a50 <HAL_UART_IRQHandler+0x4f4>
 8003a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 fb32 	bl	80040b2 <UART_Transmit_IT>
    return;
 8003a4e:	e014      	b.n	8003a7a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00e      	beq.n	8003a7a <HAL_UART_IRQHandler+0x51e>
 8003a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d008      	beq.n	8003a7a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 fb71 	bl	8004150 <UART_EndTransmit_IT>
    return;
 8003a6e:	e004      	b.n	8003a7a <HAL_UART_IRQHandler+0x51e>
    return;
 8003a70:	bf00      	nop
 8003a72:	e002      	b.n	8003a7a <HAL_UART_IRQHandler+0x51e>
      return;
 8003a74:	bf00      	nop
 8003a76:	e000      	b.n	8003a7a <HAL_UART_IRQHandler+0x51e>
      return;
 8003a78:	bf00      	nop
  }
}
 8003a7a:	37e8      	adds	r7, #232	; 0xe8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr

08003a92 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc80      	pop	{r7}
 8003ac6:	4770      	bx	lr

08003ac8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr

08003ade <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b090      	sub	sp, #64	; 0x40
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aea:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0320 	and.w	r3, r3, #32
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d137      	bne.n	8003b6a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003afa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003afc:	2200      	movs	r2, #0
 8003afe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	3314      	adds	r3, #20
 8003b06:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	e853 3f00 	ldrex	r3, [r3]
 8003b0e:	623b      	str	r3, [r7, #32]
   return(result);
 8003b10:	6a3b      	ldr	r3, [r7, #32]
 8003b12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b16:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	3314      	adds	r3, #20
 8003b1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b20:	633a      	str	r2, [r7, #48]	; 0x30
 8003b22:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b24:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b28:	e841 2300 	strex	r3, r2, [r1]
 8003b2c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e5      	bne.n	8003b00 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	330c      	adds	r3, #12
 8003b3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	e853 3f00 	ldrex	r3, [r3]
 8003b42:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b4a:	637b      	str	r3, [r7, #52]	; 0x34
 8003b4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	330c      	adds	r3, #12
 8003b52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b54:	61fa      	str	r2, [r7, #28]
 8003b56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b58:	69b9      	ldr	r1, [r7, #24]
 8003b5a:	69fa      	ldr	r2, [r7, #28]
 8003b5c:	e841 2300 	strex	r3, r2, [r1]
 8003b60:	617b      	str	r3, [r7, #20]
   return(result);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1e5      	bne.n	8003b34 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003b68:	e002      	b.n	8003b70 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8003b6a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003b6c:	f7ff ff88 	bl	8003a80 <HAL_UART_TxCpltCallback>
}
 8003b70:	bf00      	nop
 8003b72:	3740      	adds	r7, #64	; 0x40
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b84:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f7ff ff83 	bl	8003a92 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b8c:	bf00      	nop
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b09c      	sub	sp, #112	; 0x70
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0320 	and.w	r3, r3, #32
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d172      	bne.n	8003c96 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003bb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	330c      	adds	r3, #12
 8003bbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bc0:	e853 3f00 	ldrex	r3, [r3]
 8003bc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003bc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bcc:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	330c      	adds	r3, #12
 8003bd4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003bd6:	65ba      	str	r2, [r7, #88]	; 0x58
 8003bd8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bda:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003bdc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003bde:	e841 2300 	strex	r3, r2, [r1]
 8003be2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003be4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1e5      	bne.n	8003bb6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	3314      	adds	r3, #20
 8003bf0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bf4:	e853 3f00 	ldrex	r3, [r3]
 8003bf8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bfc:	f023 0301 	bic.w	r3, r3, #1
 8003c00:	667b      	str	r3, [r7, #100]	; 0x64
 8003c02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	3314      	adds	r3, #20
 8003c08:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003c0a:	647a      	str	r2, [r7, #68]	; 0x44
 8003c0c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003c10:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003c12:	e841 2300 	strex	r3, r2, [r1]
 8003c16:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1e5      	bne.n	8003bea <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	3314      	adds	r3, #20
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c28:	e853 3f00 	ldrex	r3, [r3]
 8003c2c:	623b      	str	r3, [r7, #32]
   return(result);
 8003c2e:	6a3b      	ldr	r3, [r7, #32]
 8003c30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c34:	663b      	str	r3, [r7, #96]	; 0x60
 8003c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	3314      	adds	r3, #20
 8003c3c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003c3e:	633a      	str	r2, [r7, #48]	; 0x30
 8003c40:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c46:	e841 2300 	strex	r3, r2, [r1]
 8003c4a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1e5      	bne.n	8003c1e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c54:	2220      	movs	r2, #32
 8003c56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d119      	bne.n	8003c96 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	330c      	adds	r3, #12
 8003c68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	e853 3f00 	ldrex	r3, [r3]
 8003c70:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f023 0310 	bic.w	r3, r3, #16
 8003c78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	330c      	adds	r3, #12
 8003c80:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003c82:	61fa      	str	r2, [r7, #28]
 8003c84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c86:	69b9      	ldr	r1, [r7, #24]
 8003c88:	69fa      	ldr	r2, [r7, #28]
 8003c8a:	e841 2300 	strex	r3, r2, [r1]
 8003c8e:	617b      	str	r3, [r7, #20]
   return(result);
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1e5      	bne.n	8003c62 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c98:	2200      	movs	r2, #0
 8003c9a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d106      	bne.n	8003cb2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ca4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ca6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ca8:	4619      	mov	r1, r3
 8003caa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003cac:	f7ff ff0c 	bl	8003ac8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003cb0:	e002      	b.n	8003cb8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003cb2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003cb4:	f7fd fc76 	bl	80015a4 <HAL_UART_RxCpltCallback>
}
 8003cb8:	bf00      	nop
 8003cba:	3770      	adds	r7, #112	; 0x70
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ccc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d108      	bne.n	8003cee <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ce0:	085b      	lsrs	r3, r3, #1
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f7ff feee 	bl	8003ac8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003cec:	e002      	b.n	8003cf4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f7ff fed8 	bl	8003aa4 <HAL_UART_RxHalfCpltCallback>
}
 8003cf4:	bf00      	nop
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	bf14      	ite	ne
 8003d1c:	2301      	movne	r3, #1
 8003d1e:	2300      	moveq	r3, #0
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b21      	cmp	r3, #33	; 0x21
 8003d2e:	d108      	bne.n	8003d42 <UART_DMAError+0x46>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d005      	beq.n	8003d42 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003d3c:	68b8      	ldr	r0, [r7, #8]
 8003d3e:	f000 f91b 	bl	8003f78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	bf14      	ite	ne
 8003d50:	2301      	movne	r3, #1
 8003d52:	2300      	moveq	r3, #0
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b22      	cmp	r3, #34	; 0x22
 8003d62:	d108      	bne.n	8003d76 <UART_DMAError+0x7a>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d005      	beq.n	8003d76 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003d70:	68b8      	ldr	r0, [r7, #8]
 8003d72:	f000 f928 	bl	8003fc6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7a:	f043 0210 	orr.w	r2, r3, #16
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d82:	68b8      	ldr	r0, [r7, #8]
 8003d84:	f7ff fe97 	bl	8003ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d88:	bf00      	nop
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	603b      	str	r3, [r7, #0]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003da0:	e03b      	b.n	8003e1a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003da2:	6a3b      	ldr	r3, [r7, #32]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da8:	d037      	beq.n	8003e1a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003daa:	f7fd fc95 	bl	80016d8 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	6a3a      	ldr	r2, [r7, #32]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d302      	bcc.n	8003dc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d101      	bne.n	8003dc4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e03a      	b.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d023      	beq.n	8003e1a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	2b80      	cmp	r3, #128	; 0x80
 8003dd6:	d020      	beq.n	8003e1a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b40      	cmp	r3, #64	; 0x40
 8003ddc:	d01d      	beq.n	8003e1a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d116      	bne.n	8003e1a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003dec:	2300      	movs	r3, #0
 8003dee:	617b      	str	r3, [r7, #20]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	617b      	str	r3, [r7, #20]
 8003e00:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 f8df 	bl	8003fc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2208      	movs	r2, #8
 8003e0c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e00f      	b.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4013      	ands	r3, r2
 8003e24:	68ba      	ldr	r2, [r7, #8]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	bf0c      	ite	eq
 8003e2a:	2301      	moveq	r3, #1
 8003e2c:	2300      	movne	r3, #0
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	461a      	mov	r2, r3
 8003e32:	79fb      	ldrb	r3, [r7, #7]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d0b4      	beq.n	8003da2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b098      	sub	sp, #96	; 0x60
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	88fa      	ldrh	r2, [r7, #6]
 8003e5c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2222      	movs	r2, #34	; 0x22
 8003e68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e70:	4a3e      	ldr	r2, [pc, #248]	; (8003f6c <UART_Start_Receive_DMA+0x128>)
 8003e72:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e78:	4a3d      	ldr	r2, [pc, #244]	; (8003f70 <UART_Start_Receive_DMA+0x12c>)
 8003e7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e80:	4a3c      	ldr	r2, [pc, #240]	; (8003f74 <UART_Start_Receive_DMA+0x130>)
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e88:	2200      	movs	r2, #0
 8003e8a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003e8c:	f107 0308 	add.w	r3, r7, #8
 8003e90:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	88fb      	ldrh	r3, [r7, #6]
 8003ea4:	f7fd fdae 	bl	8001a04 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	613b      	str	r3, [r7, #16]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	613b      	str	r3, [r7, #16]
 8003ebc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d019      	beq.n	8003efa <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	330c      	adds	r3, #12
 8003ecc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ed0:	e853 3f00 	ldrex	r3, [r3]
 8003ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003edc:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	330c      	adds	r3, #12
 8003ee4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ee6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003ee8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eea:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003eec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003eee:	e841 2300 	strex	r3, r2, [r1]
 8003ef2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003ef4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1e5      	bne.n	8003ec6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	3314      	adds	r3, #20
 8003f00:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f04:	e853 3f00 	ldrex	r3, [r3]
 8003f08:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	657b      	str	r3, [r7, #84]	; 0x54
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	3314      	adds	r3, #20
 8003f18:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f1a:	63ba      	str	r2, [r7, #56]	; 0x38
 8003f1c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003f20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f22:	e841 2300 	strex	r3, r2, [r1]
 8003f26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1e5      	bne.n	8003efa <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3314      	adds	r3, #20
 8003f34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	e853 3f00 	ldrex	r3, [r3]
 8003f3c:	617b      	str	r3, [r7, #20]
   return(result);
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f44:	653b      	str	r3, [r7, #80]	; 0x50
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	3314      	adds	r3, #20
 8003f4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003f4e:	627a      	str	r2, [r7, #36]	; 0x24
 8003f50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f52:	6a39      	ldr	r1, [r7, #32]
 8003f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f56:	e841 2300 	strex	r3, r2, [r1]
 8003f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d1e5      	bne.n	8003f2e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3760      	adds	r7, #96	; 0x60
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	08003b95 	.word	0x08003b95
 8003f70:	08003cc1 	.word	0x08003cc1
 8003f74:	08003cfd 	.word	0x08003cfd

08003f78 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b089      	sub	sp, #36	; 0x24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	330c      	adds	r3, #12
 8003f86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	e853 3f00 	ldrex	r3, [r3]
 8003f8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003f96:	61fb      	str	r3, [r7, #28]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	330c      	adds	r3, #12
 8003f9e:	69fa      	ldr	r2, [r7, #28]
 8003fa0:	61ba      	str	r2, [r7, #24]
 8003fa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa4:	6979      	ldr	r1, [r7, #20]
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	e841 2300 	strex	r3, r2, [r1]
 8003fac:	613b      	str	r3, [r7, #16]
   return(result);
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1e5      	bne.n	8003f80 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8003fbc:	bf00      	nop
 8003fbe:	3724      	adds	r7, #36	; 0x24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bc80      	pop	{r7}
 8003fc4:	4770      	bx	lr

08003fc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b095      	sub	sp, #84	; 0x54
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	330c      	adds	r3, #12
 8003fd4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fd8:	e853 3f00 	ldrex	r3, [r3]
 8003fdc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	330c      	adds	r3, #12
 8003fec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003fee:	643a      	str	r2, [r7, #64]	; 0x40
 8003ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003ff4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ff6:	e841 2300 	strex	r3, r2, [r1]
 8003ffa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1e5      	bne.n	8003fce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3314      	adds	r3, #20
 8004008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	e853 3f00 	ldrex	r3, [r3]
 8004010:	61fb      	str	r3, [r7, #28]
   return(result);
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	f023 0301 	bic.w	r3, r3, #1
 8004018:	64bb      	str	r3, [r7, #72]	; 0x48
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	3314      	adds	r3, #20
 8004020:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004022:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004024:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004026:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800402a:	e841 2300 	strex	r3, r2, [r1]
 800402e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1e5      	bne.n	8004002 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403a:	2b01      	cmp	r3, #1
 800403c:	d119      	bne.n	8004072 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	330c      	adds	r3, #12
 8004044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	e853 3f00 	ldrex	r3, [r3]
 800404c:	60bb      	str	r3, [r7, #8]
   return(result);
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	f023 0310 	bic.w	r3, r3, #16
 8004054:	647b      	str	r3, [r7, #68]	; 0x44
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	330c      	adds	r3, #12
 800405c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800405e:	61ba      	str	r2, [r7, #24]
 8004060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004062:	6979      	ldr	r1, [r7, #20]
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	e841 2300 	strex	r3, r2, [r1]
 800406a:	613b      	str	r3, [r7, #16]
   return(result);
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1e5      	bne.n	800403e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2220      	movs	r2, #32
 8004076:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004080:	bf00      	nop
 8004082:	3754      	adds	r7, #84	; 0x54
 8004084:	46bd      	mov	sp, r7
 8004086:	bc80      	pop	{r7}
 8004088:	4770      	bx	lr

0800408a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b084      	sub	sp, #16
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004096:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f7ff fd06 	bl	8003ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040aa:	bf00      	nop
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040b2:	b480      	push	{r7}
 80040b4:	b085      	sub	sp, #20
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b21      	cmp	r3, #33	; 0x21
 80040c4:	d13e      	bne.n	8004144 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040ce:	d114      	bne.n	80040fa <UART_Transmit_IT+0x48>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	691b      	ldr	r3, [r3, #16]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d110      	bne.n	80040fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a1b      	ldr	r3, [r3, #32]
 80040dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	881b      	ldrh	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	1c9a      	adds	r2, r3, #2
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	621a      	str	r2, [r3, #32]
 80040f8:	e008      	b.n	800410c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	1c59      	adds	r1, r3, #1
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6211      	str	r1, [r2, #32]
 8004104:	781a      	ldrb	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004110:	b29b      	uxth	r3, r3
 8004112:	3b01      	subs	r3, #1
 8004114:	b29b      	uxth	r3, r3
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	4619      	mov	r1, r3
 800411a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10f      	bne.n	8004140 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800412e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68da      	ldr	r2, [r3, #12]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800413e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	e000      	b.n	8004146 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004144:	2302      	movs	r3, #2
  }
}
 8004146:	4618      	mov	r0, r3
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr

08004150 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004166:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff fc85 	bl	8003a80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08c      	sub	sp, #48	; 0x30
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b22      	cmp	r3, #34	; 0x22
 8004192:	f040 80ae 	bne.w	80042f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800419e:	d117      	bne.n	80041d0 <UART_Receive_IT+0x50>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d113      	bne.n	80041d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041be:	b29a      	uxth	r2, r3
 80041c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c8:	1c9a      	adds	r2, r3, #2
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	629a      	str	r2, [r3, #40]	; 0x28
 80041ce:	e026      	b.n	800421e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80041d6:	2300      	movs	r3, #0
 80041d8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041e2:	d007      	beq.n	80041f4 <UART_Receive_IT+0x74>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10a      	bne.n	8004202 <UART_Receive_IT+0x82>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d106      	bne.n	8004202 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	b2da      	uxtb	r2, r3
 80041fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041fe:	701a      	strb	r2, [r3, #0]
 8004200:	e008      	b.n	8004214 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800420e:	b2da      	uxtb	r2, r3
 8004210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004212:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004218:	1c5a      	adds	r2, r3, #1
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004222:	b29b      	uxth	r3, r3
 8004224:	3b01      	subs	r3, #1
 8004226:	b29b      	uxth	r3, r3
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	4619      	mov	r1, r3
 800422c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800422e:	2b00      	cmp	r3, #0
 8004230:	d15d      	bne.n	80042ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68da      	ldr	r2, [r3, #12]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0220 	bic.w	r2, r2, #32
 8004240:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004250:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695a      	ldr	r2, [r3, #20]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 0201 	bic.w	r2, r2, #1
 8004260:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2220      	movs	r2, #32
 8004266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004274:	2b01      	cmp	r3, #1
 8004276:	d135      	bne.n	80042e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	330c      	adds	r3, #12
 8004284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	e853 3f00 	ldrex	r3, [r3]
 800428c:	613b      	str	r3, [r7, #16]
   return(result);
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	f023 0310 	bic.w	r3, r3, #16
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	330c      	adds	r3, #12
 800429c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800429e:	623a      	str	r2, [r7, #32]
 80042a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a2:	69f9      	ldr	r1, [r7, #28]
 80042a4:	6a3a      	ldr	r2, [r7, #32]
 80042a6:	e841 2300 	strex	r3, r2, [r1]
 80042aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1e5      	bne.n	800427e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0310 	and.w	r3, r3, #16
 80042bc:	2b10      	cmp	r3, #16
 80042be:	d10a      	bne.n	80042d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042c0:	2300      	movs	r3, #0
 80042c2:	60fb      	str	r3, [r7, #12]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	60fb      	str	r3, [r7, #12]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042da:	4619      	mov	r1, r3
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7ff fbf3 	bl	8003ac8 <HAL_UARTEx_RxEventCallback>
 80042e2:	e002      	b.n	80042ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7fd f95d 	bl	80015a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80042ea:	2300      	movs	r3, #0
 80042ec:	e002      	b.n	80042f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	e000      	b.n	80042f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80042f2:	2302      	movs	r3, #2
  }
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3730      	adds	r7, #48	; 0x30
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	430a      	orrs	r2, r1
 8004318:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689a      	ldr	r2, [r3, #8]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	4313      	orrs	r3, r2
 800432a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004336:	f023 030c 	bic.w	r3, r3, #12
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6812      	ldr	r2, [r2, #0]
 800433e:	68b9      	ldr	r1, [r7, #8]
 8004340:	430b      	orrs	r3, r1
 8004342:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	699a      	ldr	r2, [r3, #24]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a2c      	ldr	r2, [pc, #176]	; (8004410 <UART_SetConfig+0x114>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d103      	bne.n	800436c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004364:	f7fe fb64 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	e002      	b.n	8004372 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800436c:	f7fe fb4c 	bl	8002a08 <HAL_RCC_GetPCLK1Freq>
 8004370:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4613      	mov	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	009a      	lsls	r2, r3, #2
 800437c:	441a      	add	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	fbb2 f3f3 	udiv	r3, r2, r3
 8004388:	4a22      	ldr	r2, [pc, #136]	; (8004414 <UART_SetConfig+0x118>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	0119      	lsls	r1, r3, #4
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	4613      	mov	r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	4413      	add	r3, r2
 800439a:	009a      	lsls	r2, r3, #2
 800439c:	441a      	add	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043a8:	4b1a      	ldr	r3, [pc, #104]	; (8004414 <UART_SetConfig+0x118>)
 80043aa:	fba3 0302 	umull	r0, r3, r3, r2
 80043ae:	095b      	lsrs	r3, r3, #5
 80043b0:	2064      	movs	r0, #100	; 0x64
 80043b2:	fb00 f303 	mul.w	r3, r0, r3
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	011b      	lsls	r3, r3, #4
 80043ba:	3332      	adds	r3, #50	; 0x32
 80043bc:	4a15      	ldr	r2, [pc, #84]	; (8004414 <UART_SetConfig+0x118>)
 80043be:	fba2 2303 	umull	r2, r3, r2, r3
 80043c2:	095b      	lsrs	r3, r3, #5
 80043c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043c8:	4419      	add	r1, r3
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	4613      	mov	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	009a      	lsls	r2, r3, #2
 80043d4:	441a      	add	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80043e0:	4b0c      	ldr	r3, [pc, #48]	; (8004414 <UART_SetConfig+0x118>)
 80043e2:	fba3 0302 	umull	r0, r3, r3, r2
 80043e6:	095b      	lsrs	r3, r3, #5
 80043e8:	2064      	movs	r0, #100	; 0x64
 80043ea:	fb00 f303 	mul.w	r3, r0, r3
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	011b      	lsls	r3, r3, #4
 80043f2:	3332      	adds	r3, #50	; 0x32
 80043f4:	4a07      	ldr	r2, [pc, #28]	; (8004414 <UART_SetConfig+0x118>)
 80043f6:	fba2 2303 	umull	r2, r3, r2, r3
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	f003 020f 	and.w	r2, r3, #15
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	440a      	add	r2, r1
 8004406:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004408:	bf00      	nop
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	40013800 	.word	0x40013800
 8004414:	51eb851f 	.word	0x51eb851f

08004418 <__cvt>:
 8004418:	2b00      	cmp	r3, #0
 800441a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800441e:	461f      	mov	r7, r3
 8004420:	bfbb      	ittet	lt
 8004422:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004426:	461f      	movlt	r7, r3
 8004428:	2300      	movge	r3, #0
 800442a:	232d      	movlt	r3, #45	; 0x2d
 800442c:	b088      	sub	sp, #32
 800442e:	4614      	mov	r4, r2
 8004430:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004432:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004434:	7013      	strb	r3, [r2, #0]
 8004436:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004438:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800443c:	f023 0820 	bic.w	r8, r3, #32
 8004440:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004444:	d005      	beq.n	8004452 <__cvt+0x3a>
 8004446:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800444a:	d100      	bne.n	800444e <__cvt+0x36>
 800444c:	3501      	adds	r5, #1
 800444e:	2302      	movs	r3, #2
 8004450:	e000      	b.n	8004454 <__cvt+0x3c>
 8004452:	2303      	movs	r3, #3
 8004454:	aa07      	add	r2, sp, #28
 8004456:	9204      	str	r2, [sp, #16]
 8004458:	aa06      	add	r2, sp, #24
 800445a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800445e:	e9cd 3500 	strd	r3, r5, [sp]
 8004462:	4622      	mov	r2, r4
 8004464:	463b      	mov	r3, r7
 8004466:	f001 f977 	bl	8005758 <_dtoa_r>
 800446a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800446e:	4606      	mov	r6, r0
 8004470:	d102      	bne.n	8004478 <__cvt+0x60>
 8004472:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004474:	07db      	lsls	r3, r3, #31
 8004476:	d522      	bpl.n	80044be <__cvt+0xa6>
 8004478:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800447c:	eb06 0905 	add.w	r9, r6, r5
 8004480:	d110      	bne.n	80044a4 <__cvt+0x8c>
 8004482:	7833      	ldrb	r3, [r6, #0]
 8004484:	2b30      	cmp	r3, #48	; 0x30
 8004486:	d10a      	bne.n	800449e <__cvt+0x86>
 8004488:	2200      	movs	r2, #0
 800448a:	2300      	movs	r3, #0
 800448c:	4620      	mov	r0, r4
 800448e:	4639      	mov	r1, r7
 8004490:	f7fc fa8a 	bl	80009a8 <__aeabi_dcmpeq>
 8004494:	b918      	cbnz	r0, 800449e <__cvt+0x86>
 8004496:	f1c5 0501 	rsb	r5, r5, #1
 800449a:	f8ca 5000 	str.w	r5, [sl]
 800449e:	f8da 3000 	ldr.w	r3, [sl]
 80044a2:	4499      	add	r9, r3
 80044a4:	2200      	movs	r2, #0
 80044a6:	2300      	movs	r3, #0
 80044a8:	4620      	mov	r0, r4
 80044aa:	4639      	mov	r1, r7
 80044ac:	f7fc fa7c 	bl	80009a8 <__aeabi_dcmpeq>
 80044b0:	b108      	cbz	r0, 80044b6 <__cvt+0x9e>
 80044b2:	f8cd 901c 	str.w	r9, [sp, #28]
 80044b6:	2230      	movs	r2, #48	; 0x30
 80044b8:	9b07      	ldr	r3, [sp, #28]
 80044ba:	454b      	cmp	r3, r9
 80044bc:	d307      	bcc.n	80044ce <__cvt+0xb6>
 80044be:	4630      	mov	r0, r6
 80044c0:	9b07      	ldr	r3, [sp, #28]
 80044c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80044c4:	1b9b      	subs	r3, r3, r6
 80044c6:	6013      	str	r3, [r2, #0]
 80044c8:	b008      	add	sp, #32
 80044ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ce:	1c59      	adds	r1, r3, #1
 80044d0:	9107      	str	r1, [sp, #28]
 80044d2:	701a      	strb	r2, [r3, #0]
 80044d4:	e7f0      	b.n	80044b8 <__cvt+0xa0>

080044d6 <__exponent>:
 80044d6:	4603      	mov	r3, r0
 80044d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044da:	2900      	cmp	r1, #0
 80044dc:	f803 2b02 	strb.w	r2, [r3], #2
 80044e0:	bfb6      	itet	lt
 80044e2:	222d      	movlt	r2, #45	; 0x2d
 80044e4:	222b      	movge	r2, #43	; 0x2b
 80044e6:	4249      	neglt	r1, r1
 80044e8:	2909      	cmp	r1, #9
 80044ea:	7042      	strb	r2, [r0, #1]
 80044ec:	dd2a      	ble.n	8004544 <__exponent+0x6e>
 80044ee:	f10d 0207 	add.w	r2, sp, #7
 80044f2:	4617      	mov	r7, r2
 80044f4:	260a      	movs	r6, #10
 80044f6:	fb91 f5f6 	sdiv	r5, r1, r6
 80044fa:	4694      	mov	ip, r2
 80044fc:	fb06 1415 	mls	r4, r6, r5, r1
 8004500:	3430      	adds	r4, #48	; 0x30
 8004502:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004506:	460c      	mov	r4, r1
 8004508:	2c63      	cmp	r4, #99	; 0x63
 800450a:	4629      	mov	r1, r5
 800450c:	f102 32ff 	add.w	r2, r2, #4294967295
 8004510:	dcf1      	bgt.n	80044f6 <__exponent+0x20>
 8004512:	3130      	adds	r1, #48	; 0x30
 8004514:	f1ac 0402 	sub.w	r4, ip, #2
 8004518:	f802 1c01 	strb.w	r1, [r2, #-1]
 800451c:	4622      	mov	r2, r4
 800451e:	1c41      	adds	r1, r0, #1
 8004520:	42ba      	cmp	r2, r7
 8004522:	d30a      	bcc.n	800453a <__exponent+0x64>
 8004524:	f10d 0209 	add.w	r2, sp, #9
 8004528:	eba2 020c 	sub.w	r2, r2, ip
 800452c:	42bc      	cmp	r4, r7
 800452e:	bf88      	it	hi
 8004530:	2200      	movhi	r2, #0
 8004532:	4413      	add	r3, r2
 8004534:	1a18      	subs	r0, r3, r0
 8004536:	b003      	add	sp, #12
 8004538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800453a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800453e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004542:	e7ed      	b.n	8004520 <__exponent+0x4a>
 8004544:	2330      	movs	r3, #48	; 0x30
 8004546:	3130      	adds	r1, #48	; 0x30
 8004548:	7083      	strb	r3, [r0, #2]
 800454a:	70c1      	strb	r1, [r0, #3]
 800454c:	1d03      	adds	r3, r0, #4
 800454e:	e7f1      	b.n	8004534 <__exponent+0x5e>

08004550 <_printf_float>:
 8004550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004554:	b091      	sub	sp, #68	; 0x44
 8004556:	460c      	mov	r4, r1
 8004558:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800455c:	4616      	mov	r6, r2
 800455e:	461f      	mov	r7, r3
 8004560:	4605      	mov	r5, r0
 8004562:	f000 ffe3 	bl	800552c <_localeconv_r>
 8004566:	6803      	ldr	r3, [r0, #0]
 8004568:	4618      	mov	r0, r3
 800456a:	9309      	str	r3, [sp, #36]	; 0x24
 800456c:	f7fb fdf0 	bl	8000150 <strlen>
 8004570:	2300      	movs	r3, #0
 8004572:	930e      	str	r3, [sp, #56]	; 0x38
 8004574:	f8d8 3000 	ldr.w	r3, [r8]
 8004578:	900a      	str	r0, [sp, #40]	; 0x28
 800457a:	3307      	adds	r3, #7
 800457c:	f023 0307 	bic.w	r3, r3, #7
 8004580:	f103 0208 	add.w	r2, r3, #8
 8004584:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004588:	f8d4 b000 	ldr.w	fp, [r4]
 800458c:	f8c8 2000 	str.w	r2, [r8]
 8004590:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004594:	4652      	mov	r2, sl
 8004596:	4643      	mov	r3, r8
 8004598:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800459c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80045a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80045a2:	f04f 32ff 	mov.w	r2, #4294967295
 80045a6:	4650      	mov	r0, sl
 80045a8:	4b9c      	ldr	r3, [pc, #624]	; (800481c <_printf_float+0x2cc>)
 80045aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045ac:	f7fc fa2e 	bl	8000a0c <__aeabi_dcmpun>
 80045b0:	bb70      	cbnz	r0, 8004610 <_printf_float+0xc0>
 80045b2:	f04f 32ff 	mov.w	r2, #4294967295
 80045b6:	4650      	mov	r0, sl
 80045b8:	4b98      	ldr	r3, [pc, #608]	; (800481c <_printf_float+0x2cc>)
 80045ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045bc:	f7fc fa08 	bl	80009d0 <__aeabi_dcmple>
 80045c0:	bb30      	cbnz	r0, 8004610 <_printf_float+0xc0>
 80045c2:	2200      	movs	r2, #0
 80045c4:	2300      	movs	r3, #0
 80045c6:	4650      	mov	r0, sl
 80045c8:	4641      	mov	r1, r8
 80045ca:	f7fc f9f7 	bl	80009bc <__aeabi_dcmplt>
 80045ce:	b110      	cbz	r0, 80045d6 <_printf_float+0x86>
 80045d0:	232d      	movs	r3, #45	; 0x2d
 80045d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045d6:	4a92      	ldr	r2, [pc, #584]	; (8004820 <_printf_float+0x2d0>)
 80045d8:	4b92      	ldr	r3, [pc, #584]	; (8004824 <_printf_float+0x2d4>)
 80045da:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80045de:	bf94      	ite	ls
 80045e0:	4690      	movls	r8, r2
 80045e2:	4698      	movhi	r8, r3
 80045e4:	2303      	movs	r3, #3
 80045e6:	f04f 0a00 	mov.w	sl, #0
 80045ea:	6123      	str	r3, [r4, #16]
 80045ec:	f02b 0304 	bic.w	r3, fp, #4
 80045f0:	6023      	str	r3, [r4, #0]
 80045f2:	4633      	mov	r3, r6
 80045f4:	4621      	mov	r1, r4
 80045f6:	4628      	mov	r0, r5
 80045f8:	9700      	str	r7, [sp, #0]
 80045fa:	aa0f      	add	r2, sp, #60	; 0x3c
 80045fc:	f000 f9d6 	bl	80049ac <_printf_common>
 8004600:	3001      	adds	r0, #1
 8004602:	f040 8090 	bne.w	8004726 <_printf_float+0x1d6>
 8004606:	f04f 30ff 	mov.w	r0, #4294967295
 800460a:	b011      	add	sp, #68	; 0x44
 800460c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004610:	4652      	mov	r2, sl
 8004612:	4643      	mov	r3, r8
 8004614:	4650      	mov	r0, sl
 8004616:	4641      	mov	r1, r8
 8004618:	f7fc f9f8 	bl	8000a0c <__aeabi_dcmpun>
 800461c:	b148      	cbz	r0, 8004632 <_printf_float+0xe2>
 800461e:	f1b8 0f00 	cmp.w	r8, #0
 8004622:	bfb8      	it	lt
 8004624:	232d      	movlt	r3, #45	; 0x2d
 8004626:	4a80      	ldr	r2, [pc, #512]	; (8004828 <_printf_float+0x2d8>)
 8004628:	bfb8      	it	lt
 800462a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800462e:	4b7f      	ldr	r3, [pc, #508]	; (800482c <_printf_float+0x2dc>)
 8004630:	e7d3      	b.n	80045da <_printf_float+0x8a>
 8004632:	6863      	ldr	r3, [r4, #4]
 8004634:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	d142      	bne.n	80046c2 <_printf_float+0x172>
 800463c:	2306      	movs	r3, #6
 800463e:	6063      	str	r3, [r4, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	9206      	str	r2, [sp, #24]
 8004644:	aa0e      	add	r2, sp, #56	; 0x38
 8004646:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800464a:	aa0d      	add	r2, sp, #52	; 0x34
 800464c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004650:	9203      	str	r2, [sp, #12]
 8004652:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004656:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800465a:	6023      	str	r3, [r4, #0]
 800465c:	6863      	ldr	r3, [r4, #4]
 800465e:	4652      	mov	r2, sl
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	4628      	mov	r0, r5
 8004664:	4643      	mov	r3, r8
 8004666:	910b      	str	r1, [sp, #44]	; 0x2c
 8004668:	f7ff fed6 	bl	8004418 <__cvt>
 800466c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800466e:	4680      	mov	r8, r0
 8004670:	2947      	cmp	r1, #71	; 0x47
 8004672:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004674:	d108      	bne.n	8004688 <_printf_float+0x138>
 8004676:	1cc8      	adds	r0, r1, #3
 8004678:	db02      	blt.n	8004680 <_printf_float+0x130>
 800467a:	6863      	ldr	r3, [r4, #4]
 800467c:	4299      	cmp	r1, r3
 800467e:	dd40      	ble.n	8004702 <_printf_float+0x1b2>
 8004680:	f1a9 0902 	sub.w	r9, r9, #2
 8004684:	fa5f f989 	uxtb.w	r9, r9
 8004688:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800468c:	d81f      	bhi.n	80046ce <_printf_float+0x17e>
 800468e:	464a      	mov	r2, r9
 8004690:	3901      	subs	r1, #1
 8004692:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004696:	910d      	str	r1, [sp, #52]	; 0x34
 8004698:	f7ff ff1d 	bl	80044d6 <__exponent>
 800469c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800469e:	4682      	mov	sl, r0
 80046a0:	1813      	adds	r3, r2, r0
 80046a2:	2a01      	cmp	r2, #1
 80046a4:	6123      	str	r3, [r4, #16]
 80046a6:	dc02      	bgt.n	80046ae <_printf_float+0x15e>
 80046a8:	6822      	ldr	r2, [r4, #0]
 80046aa:	07d2      	lsls	r2, r2, #31
 80046ac:	d501      	bpl.n	80046b2 <_printf_float+0x162>
 80046ae:	3301      	adds	r3, #1
 80046b0:	6123      	str	r3, [r4, #16]
 80046b2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d09b      	beq.n	80045f2 <_printf_float+0xa2>
 80046ba:	232d      	movs	r3, #45	; 0x2d
 80046bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046c0:	e797      	b.n	80045f2 <_printf_float+0xa2>
 80046c2:	2947      	cmp	r1, #71	; 0x47
 80046c4:	d1bc      	bne.n	8004640 <_printf_float+0xf0>
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1ba      	bne.n	8004640 <_printf_float+0xf0>
 80046ca:	2301      	movs	r3, #1
 80046cc:	e7b7      	b.n	800463e <_printf_float+0xee>
 80046ce:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80046d2:	d118      	bne.n	8004706 <_printf_float+0x1b6>
 80046d4:	2900      	cmp	r1, #0
 80046d6:	6863      	ldr	r3, [r4, #4]
 80046d8:	dd0b      	ble.n	80046f2 <_printf_float+0x1a2>
 80046da:	6121      	str	r1, [r4, #16]
 80046dc:	b913      	cbnz	r3, 80046e4 <_printf_float+0x194>
 80046de:	6822      	ldr	r2, [r4, #0]
 80046e0:	07d0      	lsls	r0, r2, #31
 80046e2:	d502      	bpl.n	80046ea <_printf_float+0x19a>
 80046e4:	3301      	adds	r3, #1
 80046e6:	440b      	add	r3, r1
 80046e8:	6123      	str	r3, [r4, #16]
 80046ea:	f04f 0a00 	mov.w	sl, #0
 80046ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80046f0:	e7df      	b.n	80046b2 <_printf_float+0x162>
 80046f2:	b913      	cbnz	r3, 80046fa <_printf_float+0x1aa>
 80046f4:	6822      	ldr	r2, [r4, #0]
 80046f6:	07d2      	lsls	r2, r2, #31
 80046f8:	d501      	bpl.n	80046fe <_printf_float+0x1ae>
 80046fa:	3302      	adds	r3, #2
 80046fc:	e7f4      	b.n	80046e8 <_printf_float+0x198>
 80046fe:	2301      	movs	r3, #1
 8004700:	e7f2      	b.n	80046e8 <_printf_float+0x198>
 8004702:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004708:	4299      	cmp	r1, r3
 800470a:	db05      	blt.n	8004718 <_printf_float+0x1c8>
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	6121      	str	r1, [r4, #16]
 8004710:	07d8      	lsls	r0, r3, #31
 8004712:	d5ea      	bpl.n	80046ea <_printf_float+0x19a>
 8004714:	1c4b      	adds	r3, r1, #1
 8004716:	e7e7      	b.n	80046e8 <_printf_float+0x198>
 8004718:	2900      	cmp	r1, #0
 800471a:	bfcc      	ite	gt
 800471c:	2201      	movgt	r2, #1
 800471e:	f1c1 0202 	rsble	r2, r1, #2
 8004722:	4413      	add	r3, r2
 8004724:	e7e0      	b.n	80046e8 <_printf_float+0x198>
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	055a      	lsls	r2, r3, #21
 800472a:	d407      	bmi.n	800473c <_printf_float+0x1ec>
 800472c:	6923      	ldr	r3, [r4, #16]
 800472e:	4642      	mov	r2, r8
 8004730:	4631      	mov	r1, r6
 8004732:	4628      	mov	r0, r5
 8004734:	47b8      	blx	r7
 8004736:	3001      	adds	r0, #1
 8004738:	d12b      	bne.n	8004792 <_printf_float+0x242>
 800473a:	e764      	b.n	8004606 <_printf_float+0xb6>
 800473c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004740:	f240 80dd 	bls.w	80048fe <_printf_float+0x3ae>
 8004744:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004748:	2200      	movs	r2, #0
 800474a:	2300      	movs	r3, #0
 800474c:	f7fc f92c 	bl	80009a8 <__aeabi_dcmpeq>
 8004750:	2800      	cmp	r0, #0
 8004752:	d033      	beq.n	80047bc <_printf_float+0x26c>
 8004754:	2301      	movs	r3, #1
 8004756:	4631      	mov	r1, r6
 8004758:	4628      	mov	r0, r5
 800475a:	4a35      	ldr	r2, [pc, #212]	; (8004830 <_printf_float+0x2e0>)
 800475c:	47b8      	blx	r7
 800475e:	3001      	adds	r0, #1
 8004760:	f43f af51 	beq.w	8004606 <_printf_float+0xb6>
 8004764:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004768:	429a      	cmp	r2, r3
 800476a:	db02      	blt.n	8004772 <_printf_float+0x222>
 800476c:	6823      	ldr	r3, [r4, #0]
 800476e:	07d8      	lsls	r0, r3, #31
 8004770:	d50f      	bpl.n	8004792 <_printf_float+0x242>
 8004772:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004776:	4631      	mov	r1, r6
 8004778:	4628      	mov	r0, r5
 800477a:	47b8      	blx	r7
 800477c:	3001      	adds	r0, #1
 800477e:	f43f af42 	beq.w	8004606 <_printf_float+0xb6>
 8004782:	f04f 0800 	mov.w	r8, #0
 8004786:	f104 091a 	add.w	r9, r4, #26
 800478a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800478c:	3b01      	subs	r3, #1
 800478e:	4543      	cmp	r3, r8
 8004790:	dc09      	bgt.n	80047a6 <_printf_float+0x256>
 8004792:	6823      	ldr	r3, [r4, #0]
 8004794:	079b      	lsls	r3, r3, #30
 8004796:	f100 8104 	bmi.w	80049a2 <_printf_float+0x452>
 800479a:	68e0      	ldr	r0, [r4, #12]
 800479c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800479e:	4298      	cmp	r0, r3
 80047a0:	bfb8      	it	lt
 80047a2:	4618      	movlt	r0, r3
 80047a4:	e731      	b.n	800460a <_printf_float+0xba>
 80047a6:	2301      	movs	r3, #1
 80047a8:	464a      	mov	r2, r9
 80047aa:	4631      	mov	r1, r6
 80047ac:	4628      	mov	r0, r5
 80047ae:	47b8      	blx	r7
 80047b0:	3001      	adds	r0, #1
 80047b2:	f43f af28 	beq.w	8004606 <_printf_float+0xb6>
 80047b6:	f108 0801 	add.w	r8, r8, #1
 80047ba:	e7e6      	b.n	800478a <_printf_float+0x23a>
 80047bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047be:	2b00      	cmp	r3, #0
 80047c0:	dc38      	bgt.n	8004834 <_printf_float+0x2e4>
 80047c2:	2301      	movs	r3, #1
 80047c4:	4631      	mov	r1, r6
 80047c6:	4628      	mov	r0, r5
 80047c8:	4a19      	ldr	r2, [pc, #100]	; (8004830 <_printf_float+0x2e0>)
 80047ca:	47b8      	blx	r7
 80047cc:	3001      	adds	r0, #1
 80047ce:	f43f af1a 	beq.w	8004606 <_printf_float+0xb6>
 80047d2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80047d6:	4313      	orrs	r3, r2
 80047d8:	d102      	bne.n	80047e0 <_printf_float+0x290>
 80047da:	6823      	ldr	r3, [r4, #0]
 80047dc:	07d9      	lsls	r1, r3, #31
 80047de:	d5d8      	bpl.n	8004792 <_printf_float+0x242>
 80047e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047e4:	4631      	mov	r1, r6
 80047e6:	4628      	mov	r0, r5
 80047e8:	47b8      	blx	r7
 80047ea:	3001      	adds	r0, #1
 80047ec:	f43f af0b 	beq.w	8004606 <_printf_float+0xb6>
 80047f0:	f04f 0900 	mov.w	r9, #0
 80047f4:	f104 0a1a 	add.w	sl, r4, #26
 80047f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047fa:	425b      	negs	r3, r3
 80047fc:	454b      	cmp	r3, r9
 80047fe:	dc01      	bgt.n	8004804 <_printf_float+0x2b4>
 8004800:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004802:	e794      	b.n	800472e <_printf_float+0x1de>
 8004804:	2301      	movs	r3, #1
 8004806:	4652      	mov	r2, sl
 8004808:	4631      	mov	r1, r6
 800480a:	4628      	mov	r0, r5
 800480c:	47b8      	blx	r7
 800480e:	3001      	adds	r0, #1
 8004810:	f43f aef9 	beq.w	8004606 <_printf_float+0xb6>
 8004814:	f109 0901 	add.w	r9, r9, #1
 8004818:	e7ee      	b.n	80047f8 <_printf_float+0x2a8>
 800481a:	bf00      	nop
 800481c:	7fefffff 	.word	0x7fefffff
 8004820:	08008c92 	.word	0x08008c92
 8004824:	08008c96 	.word	0x08008c96
 8004828:	08008c9a 	.word	0x08008c9a
 800482c:	08008c9e 	.word	0x08008c9e
 8004830:	08008ca2 	.word	0x08008ca2
 8004834:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004836:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004838:	429a      	cmp	r2, r3
 800483a:	bfa8      	it	ge
 800483c:	461a      	movge	r2, r3
 800483e:	2a00      	cmp	r2, #0
 8004840:	4691      	mov	r9, r2
 8004842:	dc37      	bgt.n	80048b4 <_printf_float+0x364>
 8004844:	f04f 0b00 	mov.w	fp, #0
 8004848:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800484c:	f104 021a 	add.w	r2, r4, #26
 8004850:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004854:	ebaa 0309 	sub.w	r3, sl, r9
 8004858:	455b      	cmp	r3, fp
 800485a:	dc33      	bgt.n	80048c4 <_printf_float+0x374>
 800485c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004860:	429a      	cmp	r2, r3
 8004862:	db3b      	blt.n	80048dc <_printf_float+0x38c>
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	07da      	lsls	r2, r3, #31
 8004868:	d438      	bmi.n	80048dc <_printf_float+0x38c>
 800486a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800486e:	eba2 0903 	sub.w	r9, r2, r3
 8004872:	eba2 020a 	sub.w	r2, r2, sl
 8004876:	4591      	cmp	r9, r2
 8004878:	bfa8      	it	ge
 800487a:	4691      	movge	r9, r2
 800487c:	f1b9 0f00 	cmp.w	r9, #0
 8004880:	dc34      	bgt.n	80048ec <_printf_float+0x39c>
 8004882:	f04f 0800 	mov.w	r8, #0
 8004886:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800488a:	f104 0a1a 	add.w	sl, r4, #26
 800488e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	eba3 0309 	sub.w	r3, r3, r9
 8004898:	4543      	cmp	r3, r8
 800489a:	f77f af7a 	ble.w	8004792 <_printf_float+0x242>
 800489e:	2301      	movs	r3, #1
 80048a0:	4652      	mov	r2, sl
 80048a2:	4631      	mov	r1, r6
 80048a4:	4628      	mov	r0, r5
 80048a6:	47b8      	blx	r7
 80048a8:	3001      	adds	r0, #1
 80048aa:	f43f aeac 	beq.w	8004606 <_printf_float+0xb6>
 80048ae:	f108 0801 	add.w	r8, r8, #1
 80048b2:	e7ec      	b.n	800488e <_printf_float+0x33e>
 80048b4:	4613      	mov	r3, r2
 80048b6:	4631      	mov	r1, r6
 80048b8:	4642      	mov	r2, r8
 80048ba:	4628      	mov	r0, r5
 80048bc:	47b8      	blx	r7
 80048be:	3001      	adds	r0, #1
 80048c0:	d1c0      	bne.n	8004844 <_printf_float+0x2f4>
 80048c2:	e6a0      	b.n	8004606 <_printf_float+0xb6>
 80048c4:	2301      	movs	r3, #1
 80048c6:	4631      	mov	r1, r6
 80048c8:	4628      	mov	r0, r5
 80048ca:	920b      	str	r2, [sp, #44]	; 0x2c
 80048cc:	47b8      	blx	r7
 80048ce:	3001      	adds	r0, #1
 80048d0:	f43f ae99 	beq.w	8004606 <_printf_float+0xb6>
 80048d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048d6:	f10b 0b01 	add.w	fp, fp, #1
 80048da:	e7b9      	b.n	8004850 <_printf_float+0x300>
 80048dc:	4631      	mov	r1, r6
 80048de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048e2:	4628      	mov	r0, r5
 80048e4:	47b8      	blx	r7
 80048e6:	3001      	adds	r0, #1
 80048e8:	d1bf      	bne.n	800486a <_printf_float+0x31a>
 80048ea:	e68c      	b.n	8004606 <_printf_float+0xb6>
 80048ec:	464b      	mov	r3, r9
 80048ee:	4631      	mov	r1, r6
 80048f0:	4628      	mov	r0, r5
 80048f2:	eb08 020a 	add.w	r2, r8, sl
 80048f6:	47b8      	blx	r7
 80048f8:	3001      	adds	r0, #1
 80048fa:	d1c2      	bne.n	8004882 <_printf_float+0x332>
 80048fc:	e683      	b.n	8004606 <_printf_float+0xb6>
 80048fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004900:	2a01      	cmp	r2, #1
 8004902:	dc01      	bgt.n	8004908 <_printf_float+0x3b8>
 8004904:	07db      	lsls	r3, r3, #31
 8004906:	d539      	bpl.n	800497c <_printf_float+0x42c>
 8004908:	2301      	movs	r3, #1
 800490a:	4642      	mov	r2, r8
 800490c:	4631      	mov	r1, r6
 800490e:	4628      	mov	r0, r5
 8004910:	47b8      	blx	r7
 8004912:	3001      	adds	r0, #1
 8004914:	f43f ae77 	beq.w	8004606 <_printf_float+0xb6>
 8004918:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800491c:	4631      	mov	r1, r6
 800491e:	4628      	mov	r0, r5
 8004920:	47b8      	blx	r7
 8004922:	3001      	adds	r0, #1
 8004924:	f43f ae6f 	beq.w	8004606 <_printf_float+0xb6>
 8004928:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800492c:	2200      	movs	r2, #0
 800492e:	2300      	movs	r3, #0
 8004930:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004934:	f7fc f838 	bl	80009a8 <__aeabi_dcmpeq>
 8004938:	b9d8      	cbnz	r0, 8004972 <_printf_float+0x422>
 800493a:	f109 33ff 	add.w	r3, r9, #4294967295
 800493e:	f108 0201 	add.w	r2, r8, #1
 8004942:	4631      	mov	r1, r6
 8004944:	4628      	mov	r0, r5
 8004946:	47b8      	blx	r7
 8004948:	3001      	adds	r0, #1
 800494a:	d10e      	bne.n	800496a <_printf_float+0x41a>
 800494c:	e65b      	b.n	8004606 <_printf_float+0xb6>
 800494e:	2301      	movs	r3, #1
 8004950:	464a      	mov	r2, r9
 8004952:	4631      	mov	r1, r6
 8004954:	4628      	mov	r0, r5
 8004956:	47b8      	blx	r7
 8004958:	3001      	adds	r0, #1
 800495a:	f43f ae54 	beq.w	8004606 <_printf_float+0xb6>
 800495e:	f108 0801 	add.w	r8, r8, #1
 8004962:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004964:	3b01      	subs	r3, #1
 8004966:	4543      	cmp	r3, r8
 8004968:	dcf1      	bgt.n	800494e <_printf_float+0x3fe>
 800496a:	4653      	mov	r3, sl
 800496c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004970:	e6de      	b.n	8004730 <_printf_float+0x1e0>
 8004972:	f04f 0800 	mov.w	r8, #0
 8004976:	f104 091a 	add.w	r9, r4, #26
 800497a:	e7f2      	b.n	8004962 <_printf_float+0x412>
 800497c:	2301      	movs	r3, #1
 800497e:	4642      	mov	r2, r8
 8004980:	e7df      	b.n	8004942 <_printf_float+0x3f2>
 8004982:	2301      	movs	r3, #1
 8004984:	464a      	mov	r2, r9
 8004986:	4631      	mov	r1, r6
 8004988:	4628      	mov	r0, r5
 800498a:	47b8      	blx	r7
 800498c:	3001      	adds	r0, #1
 800498e:	f43f ae3a 	beq.w	8004606 <_printf_float+0xb6>
 8004992:	f108 0801 	add.w	r8, r8, #1
 8004996:	68e3      	ldr	r3, [r4, #12]
 8004998:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800499a:	1a5b      	subs	r3, r3, r1
 800499c:	4543      	cmp	r3, r8
 800499e:	dcf0      	bgt.n	8004982 <_printf_float+0x432>
 80049a0:	e6fb      	b.n	800479a <_printf_float+0x24a>
 80049a2:	f04f 0800 	mov.w	r8, #0
 80049a6:	f104 0919 	add.w	r9, r4, #25
 80049aa:	e7f4      	b.n	8004996 <_printf_float+0x446>

080049ac <_printf_common>:
 80049ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049b0:	4616      	mov	r6, r2
 80049b2:	4699      	mov	r9, r3
 80049b4:	688a      	ldr	r2, [r1, #8]
 80049b6:	690b      	ldr	r3, [r1, #16]
 80049b8:	4607      	mov	r7, r0
 80049ba:	4293      	cmp	r3, r2
 80049bc:	bfb8      	it	lt
 80049be:	4613      	movlt	r3, r2
 80049c0:	6033      	str	r3, [r6, #0]
 80049c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049c6:	460c      	mov	r4, r1
 80049c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049cc:	b10a      	cbz	r2, 80049d2 <_printf_common+0x26>
 80049ce:	3301      	adds	r3, #1
 80049d0:	6033      	str	r3, [r6, #0]
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	0699      	lsls	r1, r3, #26
 80049d6:	bf42      	ittt	mi
 80049d8:	6833      	ldrmi	r3, [r6, #0]
 80049da:	3302      	addmi	r3, #2
 80049dc:	6033      	strmi	r3, [r6, #0]
 80049de:	6825      	ldr	r5, [r4, #0]
 80049e0:	f015 0506 	ands.w	r5, r5, #6
 80049e4:	d106      	bne.n	80049f4 <_printf_common+0x48>
 80049e6:	f104 0a19 	add.w	sl, r4, #25
 80049ea:	68e3      	ldr	r3, [r4, #12]
 80049ec:	6832      	ldr	r2, [r6, #0]
 80049ee:	1a9b      	subs	r3, r3, r2
 80049f0:	42ab      	cmp	r3, r5
 80049f2:	dc2b      	bgt.n	8004a4c <_printf_common+0xa0>
 80049f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80049f8:	1e13      	subs	r3, r2, #0
 80049fa:	6822      	ldr	r2, [r4, #0]
 80049fc:	bf18      	it	ne
 80049fe:	2301      	movne	r3, #1
 8004a00:	0692      	lsls	r2, r2, #26
 8004a02:	d430      	bmi.n	8004a66 <_printf_common+0xba>
 8004a04:	4649      	mov	r1, r9
 8004a06:	4638      	mov	r0, r7
 8004a08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a0c:	47c0      	blx	r8
 8004a0e:	3001      	adds	r0, #1
 8004a10:	d023      	beq.n	8004a5a <_printf_common+0xae>
 8004a12:	6823      	ldr	r3, [r4, #0]
 8004a14:	6922      	ldr	r2, [r4, #16]
 8004a16:	f003 0306 	and.w	r3, r3, #6
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	bf14      	ite	ne
 8004a1e:	2500      	movne	r5, #0
 8004a20:	6833      	ldreq	r3, [r6, #0]
 8004a22:	f04f 0600 	mov.w	r6, #0
 8004a26:	bf08      	it	eq
 8004a28:	68e5      	ldreq	r5, [r4, #12]
 8004a2a:	f104 041a 	add.w	r4, r4, #26
 8004a2e:	bf08      	it	eq
 8004a30:	1aed      	subeq	r5, r5, r3
 8004a32:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004a36:	bf08      	it	eq
 8004a38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	bfc4      	itt	gt
 8004a40:	1a9b      	subgt	r3, r3, r2
 8004a42:	18ed      	addgt	r5, r5, r3
 8004a44:	42b5      	cmp	r5, r6
 8004a46:	d11a      	bne.n	8004a7e <_printf_common+0xd2>
 8004a48:	2000      	movs	r0, #0
 8004a4a:	e008      	b.n	8004a5e <_printf_common+0xb2>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	4652      	mov	r2, sl
 8004a50:	4649      	mov	r1, r9
 8004a52:	4638      	mov	r0, r7
 8004a54:	47c0      	blx	r8
 8004a56:	3001      	adds	r0, #1
 8004a58:	d103      	bne.n	8004a62 <_printf_common+0xb6>
 8004a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a62:	3501      	adds	r5, #1
 8004a64:	e7c1      	b.n	80049ea <_printf_common+0x3e>
 8004a66:	2030      	movs	r0, #48	; 0x30
 8004a68:	18e1      	adds	r1, r4, r3
 8004a6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a74:	4422      	add	r2, r4
 8004a76:	3302      	adds	r3, #2
 8004a78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a7c:	e7c2      	b.n	8004a04 <_printf_common+0x58>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	4622      	mov	r2, r4
 8004a82:	4649      	mov	r1, r9
 8004a84:	4638      	mov	r0, r7
 8004a86:	47c0      	blx	r8
 8004a88:	3001      	adds	r0, #1
 8004a8a:	d0e6      	beq.n	8004a5a <_printf_common+0xae>
 8004a8c:	3601      	adds	r6, #1
 8004a8e:	e7d9      	b.n	8004a44 <_printf_common+0x98>

08004a90 <_printf_i>:
 8004a90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a94:	7e0f      	ldrb	r7, [r1, #24]
 8004a96:	4691      	mov	r9, r2
 8004a98:	2f78      	cmp	r7, #120	; 0x78
 8004a9a:	4680      	mov	r8, r0
 8004a9c:	460c      	mov	r4, r1
 8004a9e:	469a      	mov	sl, r3
 8004aa0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004aa2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004aa6:	d807      	bhi.n	8004ab8 <_printf_i+0x28>
 8004aa8:	2f62      	cmp	r7, #98	; 0x62
 8004aaa:	d80a      	bhi.n	8004ac2 <_printf_i+0x32>
 8004aac:	2f00      	cmp	r7, #0
 8004aae:	f000 80d5 	beq.w	8004c5c <_printf_i+0x1cc>
 8004ab2:	2f58      	cmp	r7, #88	; 0x58
 8004ab4:	f000 80c1 	beq.w	8004c3a <_printf_i+0x1aa>
 8004ab8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004abc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ac0:	e03a      	b.n	8004b38 <_printf_i+0xa8>
 8004ac2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ac6:	2b15      	cmp	r3, #21
 8004ac8:	d8f6      	bhi.n	8004ab8 <_printf_i+0x28>
 8004aca:	a101      	add	r1, pc, #4	; (adr r1, 8004ad0 <_printf_i+0x40>)
 8004acc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ad0:	08004b29 	.word	0x08004b29
 8004ad4:	08004b3d 	.word	0x08004b3d
 8004ad8:	08004ab9 	.word	0x08004ab9
 8004adc:	08004ab9 	.word	0x08004ab9
 8004ae0:	08004ab9 	.word	0x08004ab9
 8004ae4:	08004ab9 	.word	0x08004ab9
 8004ae8:	08004b3d 	.word	0x08004b3d
 8004aec:	08004ab9 	.word	0x08004ab9
 8004af0:	08004ab9 	.word	0x08004ab9
 8004af4:	08004ab9 	.word	0x08004ab9
 8004af8:	08004ab9 	.word	0x08004ab9
 8004afc:	08004c43 	.word	0x08004c43
 8004b00:	08004b69 	.word	0x08004b69
 8004b04:	08004bfd 	.word	0x08004bfd
 8004b08:	08004ab9 	.word	0x08004ab9
 8004b0c:	08004ab9 	.word	0x08004ab9
 8004b10:	08004c65 	.word	0x08004c65
 8004b14:	08004ab9 	.word	0x08004ab9
 8004b18:	08004b69 	.word	0x08004b69
 8004b1c:	08004ab9 	.word	0x08004ab9
 8004b20:	08004ab9 	.word	0x08004ab9
 8004b24:	08004c05 	.word	0x08004c05
 8004b28:	682b      	ldr	r3, [r5, #0]
 8004b2a:	1d1a      	adds	r2, r3, #4
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	602a      	str	r2, [r5, #0]
 8004b30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e0a0      	b.n	8004c7e <_printf_i+0x1ee>
 8004b3c:	6820      	ldr	r0, [r4, #0]
 8004b3e:	682b      	ldr	r3, [r5, #0]
 8004b40:	0607      	lsls	r7, r0, #24
 8004b42:	f103 0104 	add.w	r1, r3, #4
 8004b46:	6029      	str	r1, [r5, #0]
 8004b48:	d501      	bpl.n	8004b4e <_printf_i+0xbe>
 8004b4a:	681e      	ldr	r6, [r3, #0]
 8004b4c:	e003      	b.n	8004b56 <_printf_i+0xc6>
 8004b4e:	0646      	lsls	r6, r0, #25
 8004b50:	d5fb      	bpl.n	8004b4a <_printf_i+0xba>
 8004b52:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004b56:	2e00      	cmp	r6, #0
 8004b58:	da03      	bge.n	8004b62 <_printf_i+0xd2>
 8004b5a:	232d      	movs	r3, #45	; 0x2d
 8004b5c:	4276      	negs	r6, r6
 8004b5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b62:	230a      	movs	r3, #10
 8004b64:	4859      	ldr	r0, [pc, #356]	; (8004ccc <_printf_i+0x23c>)
 8004b66:	e012      	b.n	8004b8e <_printf_i+0xfe>
 8004b68:	682b      	ldr	r3, [r5, #0]
 8004b6a:	6820      	ldr	r0, [r4, #0]
 8004b6c:	1d19      	adds	r1, r3, #4
 8004b6e:	6029      	str	r1, [r5, #0]
 8004b70:	0605      	lsls	r5, r0, #24
 8004b72:	d501      	bpl.n	8004b78 <_printf_i+0xe8>
 8004b74:	681e      	ldr	r6, [r3, #0]
 8004b76:	e002      	b.n	8004b7e <_printf_i+0xee>
 8004b78:	0641      	lsls	r1, r0, #25
 8004b7a:	d5fb      	bpl.n	8004b74 <_printf_i+0xe4>
 8004b7c:	881e      	ldrh	r6, [r3, #0]
 8004b7e:	2f6f      	cmp	r7, #111	; 0x6f
 8004b80:	bf0c      	ite	eq
 8004b82:	2308      	moveq	r3, #8
 8004b84:	230a      	movne	r3, #10
 8004b86:	4851      	ldr	r0, [pc, #324]	; (8004ccc <_printf_i+0x23c>)
 8004b88:	2100      	movs	r1, #0
 8004b8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b8e:	6865      	ldr	r5, [r4, #4]
 8004b90:	2d00      	cmp	r5, #0
 8004b92:	bfa8      	it	ge
 8004b94:	6821      	ldrge	r1, [r4, #0]
 8004b96:	60a5      	str	r5, [r4, #8]
 8004b98:	bfa4      	itt	ge
 8004b9a:	f021 0104 	bicge.w	r1, r1, #4
 8004b9e:	6021      	strge	r1, [r4, #0]
 8004ba0:	b90e      	cbnz	r6, 8004ba6 <_printf_i+0x116>
 8004ba2:	2d00      	cmp	r5, #0
 8004ba4:	d04b      	beq.n	8004c3e <_printf_i+0x1ae>
 8004ba6:	4615      	mov	r5, r2
 8004ba8:	fbb6 f1f3 	udiv	r1, r6, r3
 8004bac:	fb03 6711 	mls	r7, r3, r1, r6
 8004bb0:	5dc7      	ldrb	r7, [r0, r7]
 8004bb2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004bb6:	4637      	mov	r7, r6
 8004bb8:	42bb      	cmp	r3, r7
 8004bba:	460e      	mov	r6, r1
 8004bbc:	d9f4      	bls.n	8004ba8 <_printf_i+0x118>
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d10b      	bne.n	8004bda <_printf_i+0x14a>
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	07de      	lsls	r6, r3, #31
 8004bc6:	d508      	bpl.n	8004bda <_printf_i+0x14a>
 8004bc8:	6923      	ldr	r3, [r4, #16]
 8004bca:	6861      	ldr	r1, [r4, #4]
 8004bcc:	4299      	cmp	r1, r3
 8004bce:	bfde      	ittt	le
 8004bd0:	2330      	movle	r3, #48	; 0x30
 8004bd2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bd6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004bda:	1b52      	subs	r2, r2, r5
 8004bdc:	6122      	str	r2, [r4, #16]
 8004bde:	464b      	mov	r3, r9
 8004be0:	4621      	mov	r1, r4
 8004be2:	4640      	mov	r0, r8
 8004be4:	f8cd a000 	str.w	sl, [sp]
 8004be8:	aa03      	add	r2, sp, #12
 8004bea:	f7ff fedf 	bl	80049ac <_printf_common>
 8004bee:	3001      	adds	r0, #1
 8004bf0:	d14a      	bne.n	8004c88 <_printf_i+0x1f8>
 8004bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf6:	b004      	add	sp, #16
 8004bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bfc:	6823      	ldr	r3, [r4, #0]
 8004bfe:	f043 0320 	orr.w	r3, r3, #32
 8004c02:	6023      	str	r3, [r4, #0]
 8004c04:	2778      	movs	r7, #120	; 0x78
 8004c06:	4832      	ldr	r0, [pc, #200]	; (8004cd0 <_printf_i+0x240>)
 8004c08:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004c0c:	6823      	ldr	r3, [r4, #0]
 8004c0e:	6829      	ldr	r1, [r5, #0]
 8004c10:	061f      	lsls	r7, r3, #24
 8004c12:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c16:	d402      	bmi.n	8004c1e <_printf_i+0x18e>
 8004c18:	065f      	lsls	r7, r3, #25
 8004c1a:	bf48      	it	mi
 8004c1c:	b2b6      	uxthmi	r6, r6
 8004c1e:	07df      	lsls	r7, r3, #31
 8004c20:	bf48      	it	mi
 8004c22:	f043 0320 	orrmi.w	r3, r3, #32
 8004c26:	6029      	str	r1, [r5, #0]
 8004c28:	bf48      	it	mi
 8004c2a:	6023      	strmi	r3, [r4, #0]
 8004c2c:	b91e      	cbnz	r6, 8004c36 <_printf_i+0x1a6>
 8004c2e:	6823      	ldr	r3, [r4, #0]
 8004c30:	f023 0320 	bic.w	r3, r3, #32
 8004c34:	6023      	str	r3, [r4, #0]
 8004c36:	2310      	movs	r3, #16
 8004c38:	e7a6      	b.n	8004b88 <_printf_i+0xf8>
 8004c3a:	4824      	ldr	r0, [pc, #144]	; (8004ccc <_printf_i+0x23c>)
 8004c3c:	e7e4      	b.n	8004c08 <_printf_i+0x178>
 8004c3e:	4615      	mov	r5, r2
 8004c40:	e7bd      	b.n	8004bbe <_printf_i+0x12e>
 8004c42:	682b      	ldr	r3, [r5, #0]
 8004c44:	6826      	ldr	r6, [r4, #0]
 8004c46:	1d18      	adds	r0, r3, #4
 8004c48:	6961      	ldr	r1, [r4, #20]
 8004c4a:	6028      	str	r0, [r5, #0]
 8004c4c:	0635      	lsls	r5, r6, #24
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	d501      	bpl.n	8004c56 <_printf_i+0x1c6>
 8004c52:	6019      	str	r1, [r3, #0]
 8004c54:	e002      	b.n	8004c5c <_printf_i+0x1cc>
 8004c56:	0670      	lsls	r0, r6, #25
 8004c58:	d5fb      	bpl.n	8004c52 <_printf_i+0x1c2>
 8004c5a:	8019      	strh	r1, [r3, #0]
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	4615      	mov	r5, r2
 8004c60:	6123      	str	r3, [r4, #16]
 8004c62:	e7bc      	b.n	8004bde <_printf_i+0x14e>
 8004c64:	682b      	ldr	r3, [r5, #0]
 8004c66:	2100      	movs	r1, #0
 8004c68:	1d1a      	adds	r2, r3, #4
 8004c6a:	602a      	str	r2, [r5, #0]
 8004c6c:	681d      	ldr	r5, [r3, #0]
 8004c6e:	6862      	ldr	r2, [r4, #4]
 8004c70:	4628      	mov	r0, r5
 8004c72:	f000 fcd2 	bl	800561a <memchr>
 8004c76:	b108      	cbz	r0, 8004c7c <_printf_i+0x1ec>
 8004c78:	1b40      	subs	r0, r0, r5
 8004c7a:	6060      	str	r0, [r4, #4]
 8004c7c:	6863      	ldr	r3, [r4, #4]
 8004c7e:	6123      	str	r3, [r4, #16]
 8004c80:	2300      	movs	r3, #0
 8004c82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c86:	e7aa      	b.n	8004bde <_printf_i+0x14e>
 8004c88:	462a      	mov	r2, r5
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	4640      	mov	r0, r8
 8004c8e:	6923      	ldr	r3, [r4, #16]
 8004c90:	47d0      	blx	sl
 8004c92:	3001      	adds	r0, #1
 8004c94:	d0ad      	beq.n	8004bf2 <_printf_i+0x162>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	079b      	lsls	r3, r3, #30
 8004c9a:	d413      	bmi.n	8004cc4 <_printf_i+0x234>
 8004c9c:	68e0      	ldr	r0, [r4, #12]
 8004c9e:	9b03      	ldr	r3, [sp, #12]
 8004ca0:	4298      	cmp	r0, r3
 8004ca2:	bfb8      	it	lt
 8004ca4:	4618      	movlt	r0, r3
 8004ca6:	e7a6      	b.n	8004bf6 <_printf_i+0x166>
 8004ca8:	2301      	movs	r3, #1
 8004caa:	4632      	mov	r2, r6
 8004cac:	4649      	mov	r1, r9
 8004cae:	4640      	mov	r0, r8
 8004cb0:	47d0      	blx	sl
 8004cb2:	3001      	adds	r0, #1
 8004cb4:	d09d      	beq.n	8004bf2 <_printf_i+0x162>
 8004cb6:	3501      	adds	r5, #1
 8004cb8:	68e3      	ldr	r3, [r4, #12]
 8004cba:	9903      	ldr	r1, [sp, #12]
 8004cbc:	1a5b      	subs	r3, r3, r1
 8004cbe:	42ab      	cmp	r3, r5
 8004cc0:	dcf2      	bgt.n	8004ca8 <_printf_i+0x218>
 8004cc2:	e7eb      	b.n	8004c9c <_printf_i+0x20c>
 8004cc4:	2500      	movs	r5, #0
 8004cc6:	f104 0619 	add.w	r6, r4, #25
 8004cca:	e7f5      	b.n	8004cb8 <_printf_i+0x228>
 8004ccc:	08008ca4 	.word	0x08008ca4
 8004cd0:	08008cb5 	.word	0x08008cb5

08004cd4 <_scanf_float>:
 8004cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd8:	b087      	sub	sp, #28
 8004cda:	9303      	str	r3, [sp, #12]
 8004cdc:	688b      	ldr	r3, [r1, #8]
 8004cde:	4617      	mov	r7, r2
 8004ce0:	1e5a      	subs	r2, r3, #1
 8004ce2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004ce6:	bf85      	ittet	hi
 8004ce8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004cec:	195b      	addhi	r3, r3, r5
 8004cee:	2300      	movls	r3, #0
 8004cf0:	9302      	strhi	r3, [sp, #8]
 8004cf2:	bf88      	it	hi
 8004cf4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004cf8:	468b      	mov	fp, r1
 8004cfa:	f04f 0500 	mov.w	r5, #0
 8004cfe:	bf8c      	ite	hi
 8004d00:	608b      	strhi	r3, [r1, #8]
 8004d02:	9302      	strls	r3, [sp, #8]
 8004d04:	680b      	ldr	r3, [r1, #0]
 8004d06:	4680      	mov	r8, r0
 8004d08:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004d0c:	f84b 3b1c 	str.w	r3, [fp], #28
 8004d10:	460c      	mov	r4, r1
 8004d12:	465e      	mov	r6, fp
 8004d14:	46aa      	mov	sl, r5
 8004d16:	46a9      	mov	r9, r5
 8004d18:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004d1c:	9501      	str	r5, [sp, #4]
 8004d1e:	68a2      	ldr	r2, [r4, #8]
 8004d20:	b152      	cbz	r2, 8004d38 <_scanf_float+0x64>
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	2b4e      	cmp	r3, #78	; 0x4e
 8004d28:	d864      	bhi.n	8004df4 <_scanf_float+0x120>
 8004d2a:	2b40      	cmp	r3, #64	; 0x40
 8004d2c:	d83c      	bhi.n	8004da8 <_scanf_float+0xd4>
 8004d2e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004d32:	b2c8      	uxtb	r0, r1
 8004d34:	280e      	cmp	r0, #14
 8004d36:	d93a      	bls.n	8004dae <_scanf_float+0xda>
 8004d38:	f1b9 0f00 	cmp.w	r9, #0
 8004d3c:	d003      	beq.n	8004d46 <_scanf_float+0x72>
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d4a:	f1ba 0f01 	cmp.w	sl, #1
 8004d4e:	f200 8113 	bhi.w	8004f78 <_scanf_float+0x2a4>
 8004d52:	455e      	cmp	r6, fp
 8004d54:	f200 8105 	bhi.w	8004f62 <_scanf_float+0x28e>
 8004d58:	2501      	movs	r5, #1
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	b007      	add	sp, #28
 8004d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d62:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004d66:	2a0d      	cmp	r2, #13
 8004d68:	d8e6      	bhi.n	8004d38 <_scanf_float+0x64>
 8004d6a:	a101      	add	r1, pc, #4	; (adr r1, 8004d70 <_scanf_float+0x9c>)
 8004d6c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004d70:	08004eaf 	.word	0x08004eaf
 8004d74:	08004d39 	.word	0x08004d39
 8004d78:	08004d39 	.word	0x08004d39
 8004d7c:	08004d39 	.word	0x08004d39
 8004d80:	08004f0f 	.word	0x08004f0f
 8004d84:	08004ee7 	.word	0x08004ee7
 8004d88:	08004d39 	.word	0x08004d39
 8004d8c:	08004d39 	.word	0x08004d39
 8004d90:	08004ebd 	.word	0x08004ebd
 8004d94:	08004d39 	.word	0x08004d39
 8004d98:	08004d39 	.word	0x08004d39
 8004d9c:	08004d39 	.word	0x08004d39
 8004da0:	08004d39 	.word	0x08004d39
 8004da4:	08004e75 	.word	0x08004e75
 8004da8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004dac:	e7db      	b.n	8004d66 <_scanf_float+0x92>
 8004dae:	290e      	cmp	r1, #14
 8004db0:	d8c2      	bhi.n	8004d38 <_scanf_float+0x64>
 8004db2:	a001      	add	r0, pc, #4	; (adr r0, 8004db8 <_scanf_float+0xe4>)
 8004db4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004db8:	08004e67 	.word	0x08004e67
 8004dbc:	08004d39 	.word	0x08004d39
 8004dc0:	08004e67 	.word	0x08004e67
 8004dc4:	08004efb 	.word	0x08004efb
 8004dc8:	08004d39 	.word	0x08004d39
 8004dcc:	08004e15 	.word	0x08004e15
 8004dd0:	08004e51 	.word	0x08004e51
 8004dd4:	08004e51 	.word	0x08004e51
 8004dd8:	08004e51 	.word	0x08004e51
 8004ddc:	08004e51 	.word	0x08004e51
 8004de0:	08004e51 	.word	0x08004e51
 8004de4:	08004e51 	.word	0x08004e51
 8004de8:	08004e51 	.word	0x08004e51
 8004dec:	08004e51 	.word	0x08004e51
 8004df0:	08004e51 	.word	0x08004e51
 8004df4:	2b6e      	cmp	r3, #110	; 0x6e
 8004df6:	d809      	bhi.n	8004e0c <_scanf_float+0x138>
 8004df8:	2b60      	cmp	r3, #96	; 0x60
 8004dfa:	d8b2      	bhi.n	8004d62 <_scanf_float+0x8e>
 8004dfc:	2b54      	cmp	r3, #84	; 0x54
 8004dfe:	d077      	beq.n	8004ef0 <_scanf_float+0x21c>
 8004e00:	2b59      	cmp	r3, #89	; 0x59
 8004e02:	d199      	bne.n	8004d38 <_scanf_float+0x64>
 8004e04:	2d07      	cmp	r5, #7
 8004e06:	d197      	bne.n	8004d38 <_scanf_float+0x64>
 8004e08:	2508      	movs	r5, #8
 8004e0a:	e029      	b.n	8004e60 <_scanf_float+0x18c>
 8004e0c:	2b74      	cmp	r3, #116	; 0x74
 8004e0e:	d06f      	beq.n	8004ef0 <_scanf_float+0x21c>
 8004e10:	2b79      	cmp	r3, #121	; 0x79
 8004e12:	e7f6      	b.n	8004e02 <_scanf_float+0x12e>
 8004e14:	6821      	ldr	r1, [r4, #0]
 8004e16:	05c8      	lsls	r0, r1, #23
 8004e18:	d51a      	bpl.n	8004e50 <_scanf_float+0x17c>
 8004e1a:	9b02      	ldr	r3, [sp, #8]
 8004e1c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004e20:	6021      	str	r1, [r4, #0]
 8004e22:	f109 0901 	add.w	r9, r9, #1
 8004e26:	b11b      	cbz	r3, 8004e30 <_scanf_float+0x15c>
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	3201      	adds	r2, #1
 8004e2c:	9302      	str	r3, [sp, #8]
 8004e2e:	60a2      	str	r2, [r4, #8]
 8004e30:	68a3      	ldr	r3, [r4, #8]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	60a3      	str	r3, [r4, #8]
 8004e36:	6923      	ldr	r3, [r4, #16]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	6123      	str	r3, [r4, #16]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	607b      	str	r3, [r7, #4]
 8004e44:	f340 8084 	ble.w	8004f50 <_scanf_float+0x27c>
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	603b      	str	r3, [r7, #0]
 8004e4e:	e766      	b.n	8004d1e <_scanf_float+0x4a>
 8004e50:	eb1a 0f05 	cmn.w	sl, r5
 8004e54:	f47f af70 	bne.w	8004d38 <_scanf_float+0x64>
 8004e58:	6822      	ldr	r2, [r4, #0]
 8004e5a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004e5e:	6022      	str	r2, [r4, #0]
 8004e60:	f806 3b01 	strb.w	r3, [r6], #1
 8004e64:	e7e4      	b.n	8004e30 <_scanf_float+0x15c>
 8004e66:	6822      	ldr	r2, [r4, #0]
 8004e68:	0610      	lsls	r0, r2, #24
 8004e6a:	f57f af65 	bpl.w	8004d38 <_scanf_float+0x64>
 8004e6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e72:	e7f4      	b.n	8004e5e <_scanf_float+0x18a>
 8004e74:	f1ba 0f00 	cmp.w	sl, #0
 8004e78:	d10e      	bne.n	8004e98 <_scanf_float+0x1c4>
 8004e7a:	f1b9 0f00 	cmp.w	r9, #0
 8004e7e:	d10e      	bne.n	8004e9e <_scanf_float+0x1ca>
 8004e80:	6822      	ldr	r2, [r4, #0]
 8004e82:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004e86:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004e8a:	d108      	bne.n	8004e9e <_scanf_float+0x1ca>
 8004e8c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e90:	f04f 0a01 	mov.w	sl, #1
 8004e94:	6022      	str	r2, [r4, #0]
 8004e96:	e7e3      	b.n	8004e60 <_scanf_float+0x18c>
 8004e98:	f1ba 0f02 	cmp.w	sl, #2
 8004e9c:	d055      	beq.n	8004f4a <_scanf_float+0x276>
 8004e9e:	2d01      	cmp	r5, #1
 8004ea0:	d002      	beq.n	8004ea8 <_scanf_float+0x1d4>
 8004ea2:	2d04      	cmp	r5, #4
 8004ea4:	f47f af48 	bne.w	8004d38 <_scanf_float+0x64>
 8004ea8:	3501      	adds	r5, #1
 8004eaa:	b2ed      	uxtb	r5, r5
 8004eac:	e7d8      	b.n	8004e60 <_scanf_float+0x18c>
 8004eae:	f1ba 0f01 	cmp.w	sl, #1
 8004eb2:	f47f af41 	bne.w	8004d38 <_scanf_float+0x64>
 8004eb6:	f04f 0a02 	mov.w	sl, #2
 8004eba:	e7d1      	b.n	8004e60 <_scanf_float+0x18c>
 8004ebc:	b97d      	cbnz	r5, 8004ede <_scanf_float+0x20a>
 8004ebe:	f1b9 0f00 	cmp.w	r9, #0
 8004ec2:	f47f af3c 	bne.w	8004d3e <_scanf_float+0x6a>
 8004ec6:	6822      	ldr	r2, [r4, #0]
 8004ec8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004ecc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004ed0:	f47f af39 	bne.w	8004d46 <_scanf_float+0x72>
 8004ed4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004ed8:	2501      	movs	r5, #1
 8004eda:	6022      	str	r2, [r4, #0]
 8004edc:	e7c0      	b.n	8004e60 <_scanf_float+0x18c>
 8004ede:	2d03      	cmp	r5, #3
 8004ee0:	d0e2      	beq.n	8004ea8 <_scanf_float+0x1d4>
 8004ee2:	2d05      	cmp	r5, #5
 8004ee4:	e7de      	b.n	8004ea4 <_scanf_float+0x1d0>
 8004ee6:	2d02      	cmp	r5, #2
 8004ee8:	f47f af26 	bne.w	8004d38 <_scanf_float+0x64>
 8004eec:	2503      	movs	r5, #3
 8004eee:	e7b7      	b.n	8004e60 <_scanf_float+0x18c>
 8004ef0:	2d06      	cmp	r5, #6
 8004ef2:	f47f af21 	bne.w	8004d38 <_scanf_float+0x64>
 8004ef6:	2507      	movs	r5, #7
 8004ef8:	e7b2      	b.n	8004e60 <_scanf_float+0x18c>
 8004efa:	6822      	ldr	r2, [r4, #0]
 8004efc:	0591      	lsls	r1, r2, #22
 8004efe:	f57f af1b 	bpl.w	8004d38 <_scanf_float+0x64>
 8004f02:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004f06:	6022      	str	r2, [r4, #0]
 8004f08:	f8cd 9004 	str.w	r9, [sp, #4]
 8004f0c:	e7a8      	b.n	8004e60 <_scanf_float+0x18c>
 8004f0e:	6822      	ldr	r2, [r4, #0]
 8004f10:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004f14:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004f18:	d006      	beq.n	8004f28 <_scanf_float+0x254>
 8004f1a:	0550      	lsls	r0, r2, #21
 8004f1c:	f57f af0c 	bpl.w	8004d38 <_scanf_float+0x64>
 8004f20:	f1b9 0f00 	cmp.w	r9, #0
 8004f24:	f43f af0f 	beq.w	8004d46 <_scanf_float+0x72>
 8004f28:	0591      	lsls	r1, r2, #22
 8004f2a:	bf58      	it	pl
 8004f2c:	9901      	ldrpl	r1, [sp, #4]
 8004f2e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004f32:	bf58      	it	pl
 8004f34:	eba9 0101 	subpl.w	r1, r9, r1
 8004f38:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004f3c:	f04f 0900 	mov.w	r9, #0
 8004f40:	bf58      	it	pl
 8004f42:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004f46:	6022      	str	r2, [r4, #0]
 8004f48:	e78a      	b.n	8004e60 <_scanf_float+0x18c>
 8004f4a:	f04f 0a03 	mov.w	sl, #3
 8004f4e:	e787      	b.n	8004e60 <_scanf_float+0x18c>
 8004f50:	4639      	mov	r1, r7
 8004f52:	4640      	mov	r0, r8
 8004f54:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004f58:	4798      	blx	r3
 8004f5a:	2800      	cmp	r0, #0
 8004f5c:	f43f aedf 	beq.w	8004d1e <_scanf_float+0x4a>
 8004f60:	e6ea      	b.n	8004d38 <_scanf_float+0x64>
 8004f62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f66:	463a      	mov	r2, r7
 8004f68:	4640      	mov	r0, r8
 8004f6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f6e:	4798      	blx	r3
 8004f70:	6923      	ldr	r3, [r4, #16]
 8004f72:	3b01      	subs	r3, #1
 8004f74:	6123      	str	r3, [r4, #16]
 8004f76:	e6ec      	b.n	8004d52 <_scanf_float+0x7e>
 8004f78:	1e6b      	subs	r3, r5, #1
 8004f7a:	2b06      	cmp	r3, #6
 8004f7c:	d825      	bhi.n	8004fca <_scanf_float+0x2f6>
 8004f7e:	2d02      	cmp	r5, #2
 8004f80:	d836      	bhi.n	8004ff0 <_scanf_float+0x31c>
 8004f82:	455e      	cmp	r6, fp
 8004f84:	f67f aee8 	bls.w	8004d58 <_scanf_float+0x84>
 8004f88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f8c:	463a      	mov	r2, r7
 8004f8e:	4640      	mov	r0, r8
 8004f90:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f94:	4798      	blx	r3
 8004f96:	6923      	ldr	r3, [r4, #16]
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	6123      	str	r3, [r4, #16]
 8004f9c:	e7f1      	b.n	8004f82 <_scanf_float+0x2ae>
 8004f9e:	9802      	ldr	r0, [sp, #8]
 8004fa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fa4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004fa8:	463a      	mov	r2, r7
 8004faa:	9002      	str	r0, [sp, #8]
 8004fac:	4640      	mov	r0, r8
 8004fae:	4798      	blx	r3
 8004fb0:	6923      	ldr	r3, [r4, #16]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	6123      	str	r3, [r4, #16]
 8004fb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fba:	fa5f fa8a 	uxtb.w	sl, sl
 8004fbe:	f1ba 0f02 	cmp.w	sl, #2
 8004fc2:	d1ec      	bne.n	8004f9e <_scanf_float+0x2ca>
 8004fc4:	3d03      	subs	r5, #3
 8004fc6:	b2ed      	uxtb	r5, r5
 8004fc8:	1b76      	subs	r6, r6, r5
 8004fca:	6823      	ldr	r3, [r4, #0]
 8004fcc:	05da      	lsls	r2, r3, #23
 8004fce:	d52f      	bpl.n	8005030 <_scanf_float+0x35c>
 8004fd0:	055b      	lsls	r3, r3, #21
 8004fd2:	d510      	bpl.n	8004ff6 <_scanf_float+0x322>
 8004fd4:	455e      	cmp	r6, fp
 8004fd6:	f67f aebf 	bls.w	8004d58 <_scanf_float+0x84>
 8004fda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fde:	463a      	mov	r2, r7
 8004fe0:	4640      	mov	r0, r8
 8004fe2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004fe6:	4798      	blx	r3
 8004fe8:	6923      	ldr	r3, [r4, #16]
 8004fea:	3b01      	subs	r3, #1
 8004fec:	6123      	str	r3, [r4, #16]
 8004fee:	e7f1      	b.n	8004fd4 <_scanf_float+0x300>
 8004ff0:	46aa      	mov	sl, r5
 8004ff2:	9602      	str	r6, [sp, #8]
 8004ff4:	e7df      	b.n	8004fb6 <_scanf_float+0x2e2>
 8004ff6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004ffa:	6923      	ldr	r3, [r4, #16]
 8004ffc:	2965      	cmp	r1, #101	; 0x65
 8004ffe:	f103 33ff 	add.w	r3, r3, #4294967295
 8005002:	f106 35ff 	add.w	r5, r6, #4294967295
 8005006:	6123      	str	r3, [r4, #16]
 8005008:	d00c      	beq.n	8005024 <_scanf_float+0x350>
 800500a:	2945      	cmp	r1, #69	; 0x45
 800500c:	d00a      	beq.n	8005024 <_scanf_float+0x350>
 800500e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005012:	463a      	mov	r2, r7
 8005014:	4640      	mov	r0, r8
 8005016:	4798      	blx	r3
 8005018:	6923      	ldr	r3, [r4, #16]
 800501a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800501e:	3b01      	subs	r3, #1
 8005020:	1eb5      	subs	r5, r6, #2
 8005022:	6123      	str	r3, [r4, #16]
 8005024:	463a      	mov	r2, r7
 8005026:	4640      	mov	r0, r8
 8005028:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800502c:	4798      	blx	r3
 800502e:	462e      	mov	r6, r5
 8005030:	6825      	ldr	r5, [r4, #0]
 8005032:	f015 0510 	ands.w	r5, r5, #16
 8005036:	d155      	bne.n	80050e4 <_scanf_float+0x410>
 8005038:	7035      	strb	r5, [r6, #0]
 800503a:	6823      	ldr	r3, [r4, #0]
 800503c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005044:	d11d      	bne.n	8005082 <_scanf_float+0x3ae>
 8005046:	9b01      	ldr	r3, [sp, #4]
 8005048:	454b      	cmp	r3, r9
 800504a:	eba3 0209 	sub.w	r2, r3, r9
 800504e:	d125      	bne.n	800509c <_scanf_float+0x3c8>
 8005050:	2200      	movs	r2, #0
 8005052:	4659      	mov	r1, fp
 8005054:	4640      	mov	r0, r8
 8005056:	f002 fd13 	bl	8007a80 <_strtod_r>
 800505a:	9b03      	ldr	r3, [sp, #12]
 800505c:	f8d4 c000 	ldr.w	ip, [r4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f01c 0f02 	tst.w	ip, #2
 8005066:	4606      	mov	r6, r0
 8005068:	460f      	mov	r7, r1
 800506a:	f103 0204 	add.w	r2, r3, #4
 800506e:	d020      	beq.n	80050b2 <_scanf_float+0x3de>
 8005070:	9903      	ldr	r1, [sp, #12]
 8005072:	600a      	str	r2, [r1, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	e9c3 6700 	strd	r6, r7, [r3]
 800507a:	68e3      	ldr	r3, [r4, #12]
 800507c:	3301      	adds	r3, #1
 800507e:	60e3      	str	r3, [r4, #12]
 8005080:	e66b      	b.n	8004d5a <_scanf_float+0x86>
 8005082:	9b04      	ldr	r3, [sp, #16]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0e3      	beq.n	8005050 <_scanf_float+0x37c>
 8005088:	9905      	ldr	r1, [sp, #20]
 800508a:	230a      	movs	r3, #10
 800508c:	462a      	mov	r2, r5
 800508e:	4640      	mov	r0, r8
 8005090:	3101      	adds	r1, #1
 8005092:	f002 fd79 	bl	8007b88 <_strtol_r>
 8005096:	9b04      	ldr	r3, [sp, #16]
 8005098:	9e05      	ldr	r6, [sp, #20]
 800509a:	1ac2      	subs	r2, r0, r3
 800509c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80050a0:	429e      	cmp	r6, r3
 80050a2:	bf28      	it	cs
 80050a4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80050a8:	4630      	mov	r0, r6
 80050aa:	490f      	ldr	r1, [pc, #60]	; (80050e8 <_scanf_float+0x414>)
 80050ac:	f000 f93e 	bl	800532c <siprintf>
 80050b0:	e7ce      	b.n	8005050 <_scanf_float+0x37c>
 80050b2:	f01c 0f04 	tst.w	ip, #4
 80050b6:	d1db      	bne.n	8005070 <_scanf_float+0x39c>
 80050b8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80050bc:	f8cc 2000 	str.w	r2, [ip]
 80050c0:	f8d3 8000 	ldr.w	r8, [r3]
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	f7fb fca0 	bl	8000a0c <__aeabi_dcmpun>
 80050cc:	b128      	cbz	r0, 80050da <_scanf_float+0x406>
 80050ce:	4807      	ldr	r0, [pc, #28]	; (80050ec <_scanf_float+0x418>)
 80050d0:	f000 fab2 	bl	8005638 <nanf>
 80050d4:	f8c8 0000 	str.w	r0, [r8]
 80050d8:	e7cf      	b.n	800507a <_scanf_float+0x3a6>
 80050da:	4630      	mov	r0, r6
 80050dc:	4639      	mov	r1, r7
 80050de:	f7fb fcf3 	bl	8000ac8 <__aeabi_d2f>
 80050e2:	e7f7      	b.n	80050d4 <_scanf_float+0x400>
 80050e4:	2500      	movs	r5, #0
 80050e6:	e638      	b.n	8004d5a <_scanf_float+0x86>
 80050e8:	08008cc6 	.word	0x08008cc6
 80050ec:	0800905d 	.word	0x0800905d

080050f0 <std>:
 80050f0:	2300      	movs	r3, #0
 80050f2:	b510      	push	{r4, lr}
 80050f4:	4604      	mov	r4, r0
 80050f6:	e9c0 3300 	strd	r3, r3, [r0]
 80050fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050fe:	6083      	str	r3, [r0, #8]
 8005100:	8181      	strh	r1, [r0, #12]
 8005102:	6643      	str	r3, [r0, #100]	; 0x64
 8005104:	81c2      	strh	r2, [r0, #14]
 8005106:	6183      	str	r3, [r0, #24]
 8005108:	4619      	mov	r1, r3
 800510a:	2208      	movs	r2, #8
 800510c:	305c      	adds	r0, #92	; 0x5c
 800510e:	f000 fa05 	bl	800551c <memset>
 8005112:	4b0d      	ldr	r3, [pc, #52]	; (8005148 <std+0x58>)
 8005114:	6224      	str	r4, [r4, #32]
 8005116:	6263      	str	r3, [r4, #36]	; 0x24
 8005118:	4b0c      	ldr	r3, [pc, #48]	; (800514c <std+0x5c>)
 800511a:	62a3      	str	r3, [r4, #40]	; 0x28
 800511c:	4b0c      	ldr	r3, [pc, #48]	; (8005150 <std+0x60>)
 800511e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005120:	4b0c      	ldr	r3, [pc, #48]	; (8005154 <std+0x64>)
 8005122:	6323      	str	r3, [r4, #48]	; 0x30
 8005124:	4b0c      	ldr	r3, [pc, #48]	; (8005158 <std+0x68>)
 8005126:	429c      	cmp	r4, r3
 8005128:	d006      	beq.n	8005138 <std+0x48>
 800512a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800512e:	4294      	cmp	r4, r2
 8005130:	d002      	beq.n	8005138 <std+0x48>
 8005132:	33d0      	adds	r3, #208	; 0xd0
 8005134:	429c      	cmp	r4, r3
 8005136:	d105      	bne.n	8005144 <std+0x54>
 8005138:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800513c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005140:	f000 ba68 	b.w	8005614 <__retarget_lock_init_recursive>
 8005144:	bd10      	pop	{r4, pc}
 8005146:	bf00      	nop
 8005148:	0800536d 	.word	0x0800536d
 800514c:	0800538f 	.word	0x0800538f
 8005150:	080053c7 	.word	0x080053c7
 8005154:	080053eb 	.word	0x080053eb
 8005158:	20000338 	.word	0x20000338

0800515c <stdio_exit_handler>:
 800515c:	4a02      	ldr	r2, [pc, #8]	; (8005168 <stdio_exit_handler+0xc>)
 800515e:	4903      	ldr	r1, [pc, #12]	; (800516c <stdio_exit_handler+0x10>)
 8005160:	4803      	ldr	r0, [pc, #12]	; (8005170 <stdio_exit_handler+0x14>)
 8005162:	f000 b869 	b.w	8005238 <_fwalk_sglue>
 8005166:	bf00      	nop
 8005168:	2000000c 	.word	0x2000000c
 800516c:	08007f41 	.word	0x08007f41
 8005170:	20000018 	.word	0x20000018

08005174 <cleanup_stdio>:
 8005174:	6841      	ldr	r1, [r0, #4]
 8005176:	4b0c      	ldr	r3, [pc, #48]	; (80051a8 <cleanup_stdio+0x34>)
 8005178:	b510      	push	{r4, lr}
 800517a:	4299      	cmp	r1, r3
 800517c:	4604      	mov	r4, r0
 800517e:	d001      	beq.n	8005184 <cleanup_stdio+0x10>
 8005180:	f002 fede 	bl	8007f40 <_fflush_r>
 8005184:	68a1      	ldr	r1, [r4, #8]
 8005186:	4b09      	ldr	r3, [pc, #36]	; (80051ac <cleanup_stdio+0x38>)
 8005188:	4299      	cmp	r1, r3
 800518a:	d002      	beq.n	8005192 <cleanup_stdio+0x1e>
 800518c:	4620      	mov	r0, r4
 800518e:	f002 fed7 	bl	8007f40 <_fflush_r>
 8005192:	68e1      	ldr	r1, [r4, #12]
 8005194:	4b06      	ldr	r3, [pc, #24]	; (80051b0 <cleanup_stdio+0x3c>)
 8005196:	4299      	cmp	r1, r3
 8005198:	d004      	beq.n	80051a4 <cleanup_stdio+0x30>
 800519a:	4620      	mov	r0, r4
 800519c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a0:	f002 bece 	b.w	8007f40 <_fflush_r>
 80051a4:	bd10      	pop	{r4, pc}
 80051a6:	bf00      	nop
 80051a8:	20000338 	.word	0x20000338
 80051ac:	200003a0 	.word	0x200003a0
 80051b0:	20000408 	.word	0x20000408

080051b4 <global_stdio_init.part.0>:
 80051b4:	b510      	push	{r4, lr}
 80051b6:	4b0b      	ldr	r3, [pc, #44]	; (80051e4 <global_stdio_init.part.0+0x30>)
 80051b8:	4c0b      	ldr	r4, [pc, #44]	; (80051e8 <global_stdio_init.part.0+0x34>)
 80051ba:	4a0c      	ldr	r2, [pc, #48]	; (80051ec <global_stdio_init.part.0+0x38>)
 80051bc:	4620      	mov	r0, r4
 80051be:	601a      	str	r2, [r3, #0]
 80051c0:	2104      	movs	r1, #4
 80051c2:	2200      	movs	r2, #0
 80051c4:	f7ff ff94 	bl	80050f0 <std>
 80051c8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80051cc:	2201      	movs	r2, #1
 80051ce:	2109      	movs	r1, #9
 80051d0:	f7ff ff8e 	bl	80050f0 <std>
 80051d4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80051d8:	2202      	movs	r2, #2
 80051da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051de:	2112      	movs	r1, #18
 80051e0:	f7ff bf86 	b.w	80050f0 <std>
 80051e4:	20000470 	.word	0x20000470
 80051e8:	20000338 	.word	0x20000338
 80051ec:	0800515d 	.word	0x0800515d

080051f0 <__sfp_lock_acquire>:
 80051f0:	4801      	ldr	r0, [pc, #4]	; (80051f8 <__sfp_lock_acquire+0x8>)
 80051f2:	f000 ba10 	b.w	8005616 <__retarget_lock_acquire_recursive>
 80051f6:	bf00      	nop
 80051f8:	20000479 	.word	0x20000479

080051fc <__sfp_lock_release>:
 80051fc:	4801      	ldr	r0, [pc, #4]	; (8005204 <__sfp_lock_release+0x8>)
 80051fe:	f000 ba0b 	b.w	8005618 <__retarget_lock_release_recursive>
 8005202:	bf00      	nop
 8005204:	20000479 	.word	0x20000479

08005208 <__sinit>:
 8005208:	b510      	push	{r4, lr}
 800520a:	4604      	mov	r4, r0
 800520c:	f7ff fff0 	bl	80051f0 <__sfp_lock_acquire>
 8005210:	6a23      	ldr	r3, [r4, #32]
 8005212:	b11b      	cbz	r3, 800521c <__sinit+0x14>
 8005214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005218:	f7ff bff0 	b.w	80051fc <__sfp_lock_release>
 800521c:	4b04      	ldr	r3, [pc, #16]	; (8005230 <__sinit+0x28>)
 800521e:	6223      	str	r3, [r4, #32]
 8005220:	4b04      	ldr	r3, [pc, #16]	; (8005234 <__sinit+0x2c>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1f5      	bne.n	8005214 <__sinit+0xc>
 8005228:	f7ff ffc4 	bl	80051b4 <global_stdio_init.part.0>
 800522c:	e7f2      	b.n	8005214 <__sinit+0xc>
 800522e:	bf00      	nop
 8005230:	08005175 	.word	0x08005175
 8005234:	20000470 	.word	0x20000470

08005238 <_fwalk_sglue>:
 8005238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800523c:	4607      	mov	r7, r0
 800523e:	4688      	mov	r8, r1
 8005240:	4614      	mov	r4, r2
 8005242:	2600      	movs	r6, #0
 8005244:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005248:	f1b9 0901 	subs.w	r9, r9, #1
 800524c:	d505      	bpl.n	800525a <_fwalk_sglue+0x22>
 800524e:	6824      	ldr	r4, [r4, #0]
 8005250:	2c00      	cmp	r4, #0
 8005252:	d1f7      	bne.n	8005244 <_fwalk_sglue+0xc>
 8005254:	4630      	mov	r0, r6
 8005256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800525a:	89ab      	ldrh	r3, [r5, #12]
 800525c:	2b01      	cmp	r3, #1
 800525e:	d907      	bls.n	8005270 <_fwalk_sglue+0x38>
 8005260:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005264:	3301      	adds	r3, #1
 8005266:	d003      	beq.n	8005270 <_fwalk_sglue+0x38>
 8005268:	4629      	mov	r1, r5
 800526a:	4638      	mov	r0, r7
 800526c:	47c0      	blx	r8
 800526e:	4306      	orrs	r6, r0
 8005270:	3568      	adds	r5, #104	; 0x68
 8005272:	e7e9      	b.n	8005248 <_fwalk_sglue+0x10>

08005274 <_puts_r>:
 8005274:	6a03      	ldr	r3, [r0, #32]
 8005276:	b570      	push	{r4, r5, r6, lr}
 8005278:	4605      	mov	r5, r0
 800527a:	460e      	mov	r6, r1
 800527c:	6884      	ldr	r4, [r0, #8]
 800527e:	b90b      	cbnz	r3, 8005284 <_puts_r+0x10>
 8005280:	f7ff ffc2 	bl	8005208 <__sinit>
 8005284:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005286:	07db      	lsls	r3, r3, #31
 8005288:	d405      	bmi.n	8005296 <_puts_r+0x22>
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	0598      	lsls	r0, r3, #22
 800528e:	d402      	bmi.n	8005296 <_puts_r+0x22>
 8005290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005292:	f000 f9c0 	bl	8005616 <__retarget_lock_acquire_recursive>
 8005296:	89a3      	ldrh	r3, [r4, #12]
 8005298:	0719      	lsls	r1, r3, #28
 800529a:	d513      	bpl.n	80052c4 <_puts_r+0x50>
 800529c:	6923      	ldr	r3, [r4, #16]
 800529e:	b18b      	cbz	r3, 80052c4 <_puts_r+0x50>
 80052a0:	3e01      	subs	r6, #1
 80052a2:	68a3      	ldr	r3, [r4, #8]
 80052a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052a8:	3b01      	subs	r3, #1
 80052aa:	60a3      	str	r3, [r4, #8]
 80052ac:	b9e9      	cbnz	r1, 80052ea <_puts_r+0x76>
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	da2e      	bge.n	8005310 <_puts_r+0x9c>
 80052b2:	4622      	mov	r2, r4
 80052b4:	210a      	movs	r1, #10
 80052b6:	4628      	mov	r0, r5
 80052b8:	f000 f89b 	bl	80053f2 <__swbuf_r>
 80052bc:	3001      	adds	r0, #1
 80052be:	d007      	beq.n	80052d0 <_puts_r+0x5c>
 80052c0:	250a      	movs	r5, #10
 80052c2:	e007      	b.n	80052d4 <_puts_r+0x60>
 80052c4:	4621      	mov	r1, r4
 80052c6:	4628      	mov	r0, r5
 80052c8:	f000 f8d0 	bl	800546c <__swsetup_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	d0e7      	beq.n	80052a0 <_puts_r+0x2c>
 80052d0:	f04f 35ff 	mov.w	r5, #4294967295
 80052d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052d6:	07da      	lsls	r2, r3, #31
 80052d8:	d405      	bmi.n	80052e6 <_puts_r+0x72>
 80052da:	89a3      	ldrh	r3, [r4, #12]
 80052dc:	059b      	lsls	r3, r3, #22
 80052de:	d402      	bmi.n	80052e6 <_puts_r+0x72>
 80052e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052e2:	f000 f999 	bl	8005618 <__retarget_lock_release_recursive>
 80052e6:	4628      	mov	r0, r5
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	da04      	bge.n	80052f8 <_puts_r+0x84>
 80052ee:	69a2      	ldr	r2, [r4, #24]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	dc06      	bgt.n	8005302 <_puts_r+0x8e>
 80052f4:	290a      	cmp	r1, #10
 80052f6:	d004      	beq.n	8005302 <_puts_r+0x8e>
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	6022      	str	r2, [r4, #0]
 80052fe:	7019      	strb	r1, [r3, #0]
 8005300:	e7cf      	b.n	80052a2 <_puts_r+0x2e>
 8005302:	4622      	mov	r2, r4
 8005304:	4628      	mov	r0, r5
 8005306:	f000 f874 	bl	80053f2 <__swbuf_r>
 800530a:	3001      	adds	r0, #1
 800530c:	d1c9      	bne.n	80052a2 <_puts_r+0x2e>
 800530e:	e7df      	b.n	80052d0 <_puts_r+0x5c>
 8005310:	250a      	movs	r5, #10
 8005312:	6823      	ldr	r3, [r4, #0]
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	6022      	str	r2, [r4, #0]
 8005318:	701d      	strb	r5, [r3, #0]
 800531a:	e7db      	b.n	80052d4 <_puts_r+0x60>

0800531c <puts>:
 800531c:	4b02      	ldr	r3, [pc, #8]	; (8005328 <puts+0xc>)
 800531e:	4601      	mov	r1, r0
 8005320:	6818      	ldr	r0, [r3, #0]
 8005322:	f7ff bfa7 	b.w	8005274 <_puts_r>
 8005326:	bf00      	nop
 8005328:	20000064 	.word	0x20000064

0800532c <siprintf>:
 800532c:	b40e      	push	{r1, r2, r3}
 800532e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005332:	b500      	push	{lr}
 8005334:	b09c      	sub	sp, #112	; 0x70
 8005336:	ab1d      	add	r3, sp, #116	; 0x74
 8005338:	9002      	str	r0, [sp, #8]
 800533a:	9006      	str	r0, [sp, #24]
 800533c:	9107      	str	r1, [sp, #28]
 800533e:	9104      	str	r1, [sp, #16]
 8005340:	4808      	ldr	r0, [pc, #32]	; (8005364 <siprintf+0x38>)
 8005342:	4909      	ldr	r1, [pc, #36]	; (8005368 <siprintf+0x3c>)
 8005344:	f853 2b04 	ldr.w	r2, [r3], #4
 8005348:	9105      	str	r1, [sp, #20]
 800534a:	6800      	ldr	r0, [r0, #0]
 800534c:	a902      	add	r1, sp, #8
 800534e:	9301      	str	r3, [sp, #4]
 8005350:	f002 fc76 	bl	8007c40 <_svfiprintf_r>
 8005354:	2200      	movs	r2, #0
 8005356:	9b02      	ldr	r3, [sp, #8]
 8005358:	701a      	strb	r2, [r3, #0]
 800535a:	b01c      	add	sp, #112	; 0x70
 800535c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005360:	b003      	add	sp, #12
 8005362:	4770      	bx	lr
 8005364:	20000064 	.word	0x20000064
 8005368:	ffff0208 	.word	0xffff0208

0800536c <__sread>:
 800536c:	b510      	push	{r4, lr}
 800536e:	460c      	mov	r4, r1
 8005370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005374:	f000 f900 	bl	8005578 <_read_r>
 8005378:	2800      	cmp	r0, #0
 800537a:	bfab      	itete	ge
 800537c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800537e:	89a3      	ldrhlt	r3, [r4, #12]
 8005380:	181b      	addge	r3, r3, r0
 8005382:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005386:	bfac      	ite	ge
 8005388:	6563      	strge	r3, [r4, #84]	; 0x54
 800538a:	81a3      	strhlt	r3, [r4, #12]
 800538c:	bd10      	pop	{r4, pc}

0800538e <__swrite>:
 800538e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005392:	461f      	mov	r7, r3
 8005394:	898b      	ldrh	r3, [r1, #12]
 8005396:	4605      	mov	r5, r0
 8005398:	05db      	lsls	r3, r3, #23
 800539a:	460c      	mov	r4, r1
 800539c:	4616      	mov	r6, r2
 800539e:	d505      	bpl.n	80053ac <__swrite+0x1e>
 80053a0:	2302      	movs	r3, #2
 80053a2:	2200      	movs	r2, #0
 80053a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053a8:	f000 f8d4 	bl	8005554 <_lseek_r>
 80053ac:	89a3      	ldrh	r3, [r4, #12]
 80053ae:	4632      	mov	r2, r6
 80053b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053b4:	81a3      	strh	r3, [r4, #12]
 80053b6:	4628      	mov	r0, r5
 80053b8:	463b      	mov	r3, r7
 80053ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053c2:	f000 b8eb 	b.w	800559c <_write_r>

080053c6 <__sseek>:
 80053c6:	b510      	push	{r4, lr}
 80053c8:	460c      	mov	r4, r1
 80053ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ce:	f000 f8c1 	bl	8005554 <_lseek_r>
 80053d2:	1c43      	adds	r3, r0, #1
 80053d4:	89a3      	ldrh	r3, [r4, #12]
 80053d6:	bf15      	itete	ne
 80053d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80053da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80053de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80053e2:	81a3      	strheq	r3, [r4, #12]
 80053e4:	bf18      	it	ne
 80053e6:	81a3      	strhne	r3, [r4, #12]
 80053e8:	bd10      	pop	{r4, pc}

080053ea <__sclose>:
 80053ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ee:	f000 b8a1 	b.w	8005534 <_close_r>

080053f2 <__swbuf_r>:
 80053f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f4:	460e      	mov	r6, r1
 80053f6:	4614      	mov	r4, r2
 80053f8:	4605      	mov	r5, r0
 80053fa:	b118      	cbz	r0, 8005404 <__swbuf_r+0x12>
 80053fc:	6a03      	ldr	r3, [r0, #32]
 80053fe:	b90b      	cbnz	r3, 8005404 <__swbuf_r+0x12>
 8005400:	f7ff ff02 	bl	8005208 <__sinit>
 8005404:	69a3      	ldr	r3, [r4, #24]
 8005406:	60a3      	str	r3, [r4, #8]
 8005408:	89a3      	ldrh	r3, [r4, #12]
 800540a:	071a      	lsls	r2, r3, #28
 800540c:	d525      	bpl.n	800545a <__swbuf_r+0x68>
 800540e:	6923      	ldr	r3, [r4, #16]
 8005410:	b31b      	cbz	r3, 800545a <__swbuf_r+0x68>
 8005412:	6823      	ldr	r3, [r4, #0]
 8005414:	6922      	ldr	r2, [r4, #16]
 8005416:	b2f6      	uxtb	r6, r6
 8005418:	1a98      	subs	r0, r3, r2
 800541a:	6963      	ldr	r3, [r4, #20]
 800541c:	4637      	mov	r7, r6
 800541e:	4283      	cmp	r3, r0
 8005420:	dc04      	bgt.n	800542c <__swbuf_r+0x3a>
 8005422:	4621      	mov	r1, r4
 8005424:	4628      	mov	r0, r5
 8005426:	f002 fd8b 	bl	8007f40 <_fflush_r>
 800542a:	b9e0      	cbnz	r0, 8005466 <__swbuf_r+0x74>
 800542c:	68a3      	ldr	r3, [r4, #8]
 800542e:	3b01      	subs	r3, #1
 8005430:	60a3      	str	r3, [r4, #8]
 8005432:	6823      	ldr	r3, [r4, #0]
 8005434:	1c5a      	adds	r2, r3, #1
 8005436:	6022      	str	r2, [r4, #0]
 8005438:	701e      	strb	r6, [r3, #0]
 800543a:	6962      	ldr	r2, [r4, #20]
 800543c:	1c43      	adds	r3, r0, #1
 800543e:	429a      	cmp	r2, r3
 8005440:	d004      	beq.n	800544c <__swbuf_r+0x5a>
 8005442:	89a3      	ldrh	r3, [r4, #12]
 8005444:	07db      	lsls	r3, r3, #31
 8005446:	d506      	bpl.n	8005456 <__swbuf_r+0x64>
 8005448:	2e0a      	cmp	r6, #10
 800544a:	d104      	bne.n	8005456 <__swbuf_r+0x64>
 800544c:	4621      	mov	r1, r4
 800544e:	4628      	mov	r0, r5
 8005450:	f002 fd76 	bl	8007f40 <_fflush_r>
 8005454:	b938      	cbnz	r0, 8005466 <__swbuf_r+0x74>
 8005456:	4638      	mov	r0, r7
 8005458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800545a:	4621      	mov	r1, r4
 800545c:	4628      	mov	r0, r5
 800545e:	f000 f805 	bl	800546c <__swsetup_r>
 8005462:	2800      	cmp	r0, #0
 8005464:	d0d5      	beq.n	8005412 <__swbuf_r+0x20>
 8005466:	f04f 37ff 	mov.w	r7, #4294967295
 800546a:	e7f4      	b.n	8005456 <__swbuf_r+0x64>

0800546c <__swsetup_r>:
 800546c:	b538      	push	{r3, r4, r5, lr}
 800546e:	4b2a      	ldr	r3, [pc, #168]	; (8005518 <__swsetup_r+0xac>)
 8005470:	4605      	mov	r5, r0
 8005472:	6818      	ldr	r0, [r3, #0]
 8005474:	460c      	mov	r4, r1
 8005476:	b118      	cbz	r0, 8005480 <__swsetup_r+0x14>
 8005478:	6a03      	ldr	r3, [r0, #32]
 800547a:	b90b      	cbnz	r3, 8005480 <__swsetup_r+0x14>
 800547c:	f7ff fec4 	bl	8005208 <__sinit>
 8005480:	89a3      	ldrh	r3, [r4, #12]
 8005482:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005486:	0718      	lsls	r0, r3, #28
 8005488:	d422      	bmi.n	80054d0 <__swsetup_r+0x64>
 800548a:	06d9      	lsls	r1, r3, #27
 800548c:	d407      	bmi.n	800549e <__swsetup_r+0x32>
 800548e:	2309      	movs	r3, #9
 8005490:	602b      	str	r3, [r5, #0]
 8005492:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005496:	f04f 30ff 	mov.w	r0, #4294967295
 800549a:	81a3      	strh	r3, [r4, #12]
 800549c:	e034      	b.n	8005508 <__swsetup_r+0x9c>
 800549e:	0758      	lsls	r0, r3, #29
 80054a0:	d512      	bpl.n	80054c8 <__swsetup_r+0x5c>
 80054a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054a4:	b141      	cbz	r1, 80054b8 <__swsetup_r+0x4c>
 80054a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054aa:	4299      	cmp	r1, r3
 80054ac:	d002      	beq.n	80054b4 <__swsetup_r+0x48>
 80054ae:	4628      	mov	r0, r5
 80054b0:	f000 ff36 	bl	8006320 <_free_r>
 80054b4:	2300      	movs	r3, #0
 80054b6:	6363      	str	r3, [r4, #52]	; 0x34
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80054be:	81a3      	strh	r3, [r4, #12]
 80054c0:	2300      	movs	r3, #0
 80054c2:	6063      	str	r3, [r4, #4]
 80054c4:	6923      	ldr	r3, [r4, #16]
 80054c6:	6023      	str	r3, [r4, #0]
 80054c8:	89a3      	ldrh	r3, [r4, #12]
 80054ca:	f043 0308 	orr.w	r3, r3, #8
 80054ce:	81a3      	strh	r3, [r4, #12]
 80054d0:	6923      	ldr	r3, [r4, #16]
 80054d2:	b94b      	cbnz	r3, 80054e8 <__swsetup_r+0x7c>
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80054da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054de:	d003      	beq.n	80054e8 <__swsetup_r+0x7c>
 80054e0:	4621      	mov	r1, r4
 80054e2:	4628      	mov	r0, r5
 80054e4:	f002 fd79 	bl	8007fda <__smakebuf_r>
 80054e8:	89a0      	ldrh	r0, [r4, #12]
 80054ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80054ee:	f010 0301 	ands.w	r3, r0, #1
 80054f2:	d00a      	beq.n	800550a <__swsetup_r+0x9e>
 80054f4:	2300      	movs	r3, #0
 80054f6:	60a3      	str	r3, [r4, #8]
 80054f8:	6963      	ldr	r3, [r4, #20]
 80054fa:	425b      	negs	r3, r3
 80054fc:	61a3      	str	r3, [r4, #24]
 80054fe:	6923      	ldr	r3, [r4, #16]
 8005500:	b943      	cbnz	r3, 8005514 <__swsetup_r+0xa8>
 8005502:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005506:	d1c4      	bne.n	8005492 <__swsetup_r+0x26>
 8005508:	bd38      	pop	{r3, r4, r5, pc}
 800550a:	0781      	lsls	r1, r0, #30
 800550c:	bf58      	it	pl
 800550e:	6963      	ldrpl	r3, [r4, #20]
 8005510:	60a3      	str	r3, [r4, #8]
 8005512:	e7f4      	b.n	80054fe <__swsetup_r+0x92>
 8005514:	2000      	movs	r0, #0
 8005516:	e7f7      	b.n	8005508 <__swsetup_r+0x9c>
 8005518:	20000064 	.word	0x20000064

0800551c <memset>:
 800551c:	4603      	mov	r3, r0
 800551e:	4402      	add	r2, r0
 8005520:	4293      	cmp	r3, r2
 8005522:	d100      	bne.n	8005526 <memset+0xa>
 8005524:	4770      	bx	lr
 8005526:	f803 1b01 	strb.w	r1, [r3], #1
 800552a:	e7f9      	b.n	8005520 <memset+0x4>

0800552c <_localeconv_r>:
 800552c:	4800      	ldr	r0, [pc, #0]	; (8005530 <_localeconv_r+0x4>)
 800552e:	4770      	bx	lr
 8005530:	20000158 	.word	0x20000158

08005534 <_close_r>:
 8005534:	b538      	push	{r3, r4, r5, lr}
 8005536:	2300      	movs	r3, #0
 8005538:	4d05      	ldr	r5, [pc, #20]	; (8005550 <_close_r+0x1c>)
 800553a:	4604      	mov	r4, r0
 800553c:	4608      	mov	r0, r1
 800553e:	602b      	str	r3, [r5, #0]
 8005540:	f7fb fde6 	bl	8001110 <_close>
 8005544:	1c43      	adds	r3, r0, #1
 8005546:	d102      	bne.n	800554e <_close_r+0x1a>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	b103      	cbz	r3, 800554e <_close_r+0x1a>
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	bd38      	pop	{r3, r4, r5, pc}
 8005550:	20000474 	.word	0x20000474

08005554 <_lseek_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	4604      	mov	r4, r0
 8005558:	4608      	mov	r0, r1
 800555a:	4611      	mov	r1, r2
 800555c:	2200      	movs	r2, #0
 800555e:	4d05      	ldr	r5, [pc, #20]	; (8005574 <_lseek_r+0x20>)
 8005560:	602a      	str	r2, [r5, #0]
 8005562:	461a      	mov	r2, r3
 8005564:	f7fb fdf8 	bl	8001158 <_lseek>
 8005568:	1c43      	adds	r3, r0, #1
 800556a:	d102      	bne.n	8005572 <_lseek_r+0x1e>
 800556c:	682b      	ldr	r3, [r5, #0]
 800556e:	b103      	cbz	r3, 8005572 <_lseek_r+0x1e>
 8005570:	6023      	str	r3, [r4, #0]
 8005572:	bd38      	pop	{r3, r4, r5, pc}
 8005574:	20000474 	.word	0x20000474

08005578 <_read_r>:
 8005578:	b538      	push	{r3, r4, r5, lr}
 800557a:	4604      	mov	r4, r0
 800557c:	4608      	mov	r0, r1
 800557e:	4611      	mov	r1, r2
 8005580:	2200      	movs	r2, #0
 8005582:	4d05      	ldr	r5, [pc, #20]	; (8005598 <_read_r+0x20>)
 8005584:	602a      	str	r2, [r5, #0]
 8005586:	461a      	mov	r2, r3
 8005588:	f7fb fd89 	bl	800109e <_read>
 800558c:	1c43      	adds	r3, r0, #1
 800558e:	d102      	bne.n	8005596 <_read_r+0x1e>
 8005590:	682b      	ldr	r3, [r5, #0]
 8005592:	b103      	cbz	r3, 8005596 <_read_r+0x1e>
 8005594:	6023      	str	r3, [r4, #0]
 8005596:	bd38      	pop	{r3, r4, r5, pc}
 8005598:	20000474 	.word	0x20000474

0800559c <_write_r>:
 800559c:	b538      	push	{r3, r4, r5, lr}
 800559e:	4604      	mov	r4, r0
 80055a0:	4608      	mov	r0, r1
 80055a2:	4611      	mov	r1, r2
 80055a4:	2200      	movs	r2, #0
 80055a6:	4d05      	ldr	r5, [pc, #20]	; (80055bc <_write_r+0x20>)
 80055a8:	602a      	str	r2, [r5, #0]
 80055aa:	461a      	mov	r2, r3
 80055ac:	f7fb fd94 	bl	80010d8 <_write>
 80055b0:	1c43      	adds	r3, r0, #1
 80055b2:	d102      	bne.n	80055ba <_write_r+0x1e>
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	b103      	cbz	r3, 80055ba <_write_r+0x1e>
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
 80055bc:	20000474 	.word	0x20000474

080055c0 <__errno>:
 80055c0:	4b01      	ldr	r3, [pc, #4]	; (80055c8 <__errno+0x8>)
 80055c2:	6818      	ldr	r0, [r3, #0]
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	20000064 	.word	0x20000064

080055cc <__libc_init_array>:
 80055cc:	b570      	push	{r4, r5, r6, lr}
 80055ce:	2600      	movs	r6, #0
 80055d0:	4d0c      	ldr	r5, [pc, #48]	; (8005604 <__libc_init_array+0x38>)
 80055d2:	4c0d      	ldr	r4, [pc, #52]	; (8005608 <__libc_init_array+0x3c>)
 80055d4:	1b64      	subs	r4, r4, r5
 80055d6:	10a4      	asrs	r4, r4, #2
 80055d8:	42a6      	cmp	r6, r4
 80055da:	d109      	bne.n	80055f0 <__libc_init_array+0x24>
 80055dc:	f003 fb2c 	bl	8008c38 <_init>
 80055e0:	2600      	movs	r6, #0
 80055e2:	4d0a      	ldr	r5, [pc, #40]	; (800560c <__libc_init_array+0x40>)
 80055e4:	4c0a      	ldr	r4, [pc, #40]	; (8005610 <__libc_init_array+0x44>)
 80055e6:	1b64      	subs	r4, r4, r5
 80055e8:	10a4      	asrs	r4, r4, #2
 80055ea:	42a6      	cmp	r6, r4
 80055ec:	d105      	bne.n	80055fa <__libc_init_array+0x2e>
 80055ee:	bd70      	pop	{r4, r5, r6, pc}
 80055f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055f4:	4798      	blx	r3
 80055f6:	3601      	adds	r6, #1
 80055f8:	e7ee      	b.n	80055d8 <__libc_init_array+0xc>
 80055fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80055fe:	4798      	blx	r3
 8005600:	3601      	adds	r6, #1
 8005602:	e7f2      	b.n	80055ea <__libc_init_array+0x1e>
 8005604:	080090c0 	.word	0x080090c0
 8005608:	080090c0 	.word	0x080090c0
 800560c:	080090c0 	.word	0x080090c0
 8005610:	080090c4 	.word	0x080090c4

08005614 <__retarget_lock_init_recursive>:
 8005614:	4770      	bx	lr

08005616 <__retarget_lock_acquire_recursive>:
 8005616:	4770      	bx	lr

08005618 <__retarget_lock_release_recursive>:
 8005618:	4770      	bx	lr

0800561a <memchr>:
 800561a:	4603      	mov	r3, r0
 800561c:	b510      	push	{r4, lr}
 800561e:	b2c9      	uxtb	r1, r1
 8005620:	4402      	add	r2, r0
 8005622:	4293      	cmp	r3, r2
 8005624:	4618      	mov	r0, r3
 8005626:	d101      	bne.n	800562c <memchr+0x12>
 8005628:	2000      	movs	r0, #0
 800562a:	e003      	b.n	8005634 <memchr+0x1a>
 800562c:	7804      	ldrb	r4, [r0, #0]
 800562e:	3301      	adds	r3, #1
 8005630:	428c      	cmp	r4, r1
 8005632:	d1f6      	bne.n	8005622 <memchr+0x8>
 8005634:	bd10      	pop	{r4, pc}
	...

08005638 <nanf>:
 8005638:	4800      	ldr	r0, [pc, #0]	; (800563c <nanf+0x4>)
 800563a:	4770      	bx	lr
 800563c:	7fc00000 	.word	0x7fc00000

08005640 <quorem>:
 8005640:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005644:	6903      	ldr	r3, [r0, #16]
 8005646:	690c      	ldr	r4, [r1, #16]
 8005648:	4607      	mov	r7, r0
 800564a:	42a3      	cmp	r3, r4
 800564c:	db7f      	blt.n	800574e <quorem+0x10e>
 800564e:	3c01      	subs	r4, #1
 8005650:	f100 0514 	add.w	r5, r0, #20
 8005654:	f101 0814 	add.w	r8, r1, #20
 8005658:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800565c:	9301      	str	r3, [sp, #4]
 800565e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005662:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005666:	3301      	adds	r3, #1
 8005668:	429a      	cmp	r2, r3
 800566a:	fbb2 f6f3 	udiv	r6, r2, r3
 800566e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005672:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005676:	d331      	bcc.n	80056dc <quorem+0x9c>
 8005678:	f04f 0e00 	mov.w	lr, #0
 800567c:	4640      	mov	r0, r8
 800567e:	46ac      	mov	ip, r5
 8005680:	46f2      	mov	sl, lr
 8005682:	f850 2b04 	ldr.w	r2, [r0], #4
 8005686:	b293      	uxth	r3, r2
 8005688:	fb06 e303 	mla	r3, r6, r3, lr
 800568c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005690:	0c1a      	lsrs	r2, r3, #16
 8005692:	b29b      	uxth	r3, r3
 8005694:	fb06 220e 	mla	r2, r6, lr, r2
 8005698:	ebaa 0303 	sub.w	r3, sl, r3
 800569c:	f8dc a000 	ldr.w	sl, [ip]
 80056a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80056a4:	fa1f fa8a 	uxth.w	sl, sl
 80056a8:	4453      	add	r3, sl
 80056aa:	f8dc a000 	ldr.w	sl, [ip]
 80056ae:	b292      	uxth	r2, r2
 80056b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80056b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056be:	4581      	cmp	r9, r0
 80056c0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80056c4:	f84c 3b04 	str.w	r3, [ip], #4
 80056c8:	d2db      	bcs.n	8005682 <quorem+0x42>
 80056ca:	f855 300b 	ldr.w	r3, [r5, fp]
 80056ce:	b92b      	cbnz	r3, 80056dc <quorem+0x9c>
 80056d0:	9b01      	ldr	r3, [sp, #4]
 80056d2:	3b04      	subs	r3, #4
 80056d4:	429d      	cmp	r5, r3
 80056d6:	461a      	mov	r2, r3
 80056d8:	d32d      	bcc.n	8005736 <quorem+0xf6>
 80056da:	613c      	str	r4, [r7, #16]
 80056dc:	4638      	mov	r0, r7
 80056de:	f001 f9df 	bl	8006aa0 <__mcmp>
 80056e2:	2800      	cmp	r0, #0
 80056e4:	db23      	blt.n	800572e <quorem+0xee>
 80056e6:	4629      	mov	r1, r5
 80056e8:	2000      	movs	r0, #0
 80056ea:	3601      	adds	r6, #1
 80056ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80056f0:	f8d1 c000 	ldr.w	ip, [r1]
 80056f4:	b293      	uxth	r3, r2
 80056f6:	1ac3      	subs	r3, r0, r3
 80056f8:	0c12      	lsrs	r2, r2, #16
 80056fa:	fa1f f08c 	uxth.w	r0, ip
 80056fe:	4403      	add	r3, r0
 8005700:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005704:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005708:	b29b      	uxth	r3, r3
 800570a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800570e:	45c1      	cmp	r9, r8
 8005710:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005714:	f841 3b04 	str.w	r3, [r1], #4
 8005718:	d2e8      	bcs.n	80056ec <quorem+0xac>
 800571a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800571e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005722:	b922      	cbnz	r2, 800572e <quorem+0xee>
 8005724:	3b04      	subs	r3, #4
 8005726:	429d      	cmp	r5, r3
 8005728:	461a      	mov	r2, r3
 800572a:	d30a      	bcc.n	8005742 <quorem+0x102>
 800572c:	613c      	str	r4, [r7, #16]
 800572e:	4630      	mov	r0, r6
 8005730:	b003      	add	sp, #12
 8005732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	3b04      	subs	r3, #4
 800573a:	2a00      	cmp	r2, #0
 800573c:	d1cd      	bne.n	80056da <quorem+0x9a>
 800573e:	3c01      	subs	r4, #1
 8005740:	e7c8      	b.n	80056d4 <quorem+0x94>
 8005742:	6812      	ldr	r2, [r2, #0]
 8005744:	3b04      	subs	r3, #4
 8005746:	2a00      	cmp	r2, #0
 8005748:	d1f0      	bne.n	800572c <quorem+0xec>
 800574a:	3c01      	subs	r4, #1
 800574c:	e7eb      	b.n	8005726 <quorem+0xe6>
 800574e:	2000      	movs	r0, #0
 8005750:	e7ee      	b.n	8005730 <quorem+0xf0>
 8005752:	0000      	movs	r0, r0
 8005754:	0000      	movs	r0, r0
	...

08005758 <_dtoa_r>:
 8005758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800575c:	4616      	mov	r6, r2
 800575e:	461f      	mov	r7, r3
 8005760:	69c4      	ldr	r4, [r0, #28]
 8005762:	b099      	sub	sp, #100	; 0x64
 8005764:	4605      	mov	r5, r0
 8005766:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800576a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800576e:	b974      	cbnz	r4, 800578e <_dtoa_r+0x36>
 8005770:	2010      	movs	r0, #16
 8005772:	f000 fe1d 	bl	80063b0 <malloc>
 8005776:	4602      	mov	r2, r0
 8005778:	61e8      	str	r0, [r5, #28]
 800577a:	b920      	cbnz	r0, 8005786 <_dtoa_r+0x2e>
 800577c:	21ef      	movs	r1, #239	; 0xef
 800577e:	4bac      	ldr	r3, [pc, #688]	; (8005a30 <_dtoa_r+0x2d8>)
 8005780:	48ac      	ldr	r0, [pc, #688]	; (8005a34 <_dtoa_r+0x2dc>)
 8005782:	f002 fcd9 	bl	8008138 <__assert_func>
 8005786:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800578a:	6004      	str	r4, [r0, #0]
 800578c:	60c4      	str	r4, [r0, #12]
 800578e:	69eb      	ldr	r3, [r5, #28]
 8005790:	6819      	ldr	r1, [r3, #0]
 8005792:	b151      	cbz	r1, 80057aa <_dtoa_r+0x52>
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	2301      	movs	r3, #1
 8005798:	4093      	lsls	r3, r2
 800579a:	604a      	str	r2, [r1, #4]
 800579c:	608b      	str	r3, [r1, #8]
 800579e:	4628      	mov	r0, r5
 80057a0:	f000 fefa 	bl	8006598 <_Bfree>
 80057a4:	2200      	movs	r2, #0
 80057a6:	69eb      	ldr	r3, [r5, #28]
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	1e3b      	subs	r3, r7, #0
 80057ac:	bfaf      	iteee	ge
 80057ae:	2300      	movge	r3, #0
 80057b0:	2201      	movlt	r2, #1
 80057b2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80057b6:	9305      	strlt	r3, [sp, #20]
 80057b8:	bfa8      	it	ge
 80057ba:	f8c8 3000 	strge.w	r3, [r8]
 80057be:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80057c2:	4b9d      	ldr	r3, [pc, #628]	; (8005a38 <_dtoa_r+0x2e0>)
 80057c4:	bfb8      	it	lt
 80057c6:	f8c8 2000 	strlt.w	r2, [r8]
 80057ca:	ea33 0309 	bics.w	r3, r3, r9
 80057ce:	d119      	bne.n	8005804 <_dtoa_r+0xac>
 80057d0:	f242 730f 	movw	r3, #9999	; 0x270f
 80057d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80057d6:	6013      	str	r3, [r2, #0]
 80057d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80057dc:	4333      	orrs	r3, r6
 80057de:	f000 8589 	beq.w	80062f4 <_dtoa_r+0xb9c>
 80057e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057e4:	b953      	cbnz	r3, 80057fc <_dtoa_r+0xa4>
 80057e6:	4b95      	ldr	r3, [pc, #596]	; (8005a3c <_dtoa_r+0x2e4>)
 80057e8:	e023      	b.n	8005832 <_dtoa_r+0xda>
 80057ea:	4b95      	ldr	r3, [pc, #596]	; (8005a40 <_dtoa_r+0x2e8>)
 80057ec:	9303      	str	r3, [sp, #12]
 80057ee:	3308      	adds	r3, #8
 80057f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	9803      	ldr	r0, [sp, #12]
 80057f6:	b019      	add	sp, #100	; 0x64
 80057f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057fc:	4b8f      	ldr	r3, [pc, #572]	; (8005a3c <_dtoa_r+0x2e4>)
 80057fe:	9303      	str	r3, [sp, #12]
 8005800:	3303      	adds	r3, #3
 8005802:	e7f5      	b.n	80057f0 <_dtoa_r+0x98>
 8005804:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005808:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800580c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005810:	2200      	movs	r2, #0
 8005812:	2300      	movs	r3, #0
 8005814:	f7fb f8c8 	bl	80009a8 <__aeabi_dcmpeq>
 8005818:	4680      	mov	r8, r0
 800581a:	b160      	cbz	r0, 8005836 <_dtoa_r+0xde>
 800581c:	2301      	movs	r3, #1
 800581e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005820:	6013      	str	r3, [r2, #0]
 8005822:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 8562 	beq.w	80062ee <_dtoa_r+0xb96>
 800582a:	4b86      	ldr	r3, [pc, #536]	; (8005a44 <_dtoa_r+0x2ec>)
 800582c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800582e:	6013      	str	r3, [r2, #0]
 8005830:	3b01      	subs	r3, #1
 8005832:	9303      	str	r3, [sp, #12]
 8005834:	e7de      	b.n	80057f4 <_dtoa_r+0x9c>
 8005836:	ab16      	add	r3, sp, #88	; 0x58
 8005838:	9301      	str	r3, [sp, #4]
 800583a:	ab17      	add	r3, sp, #92	; 0x5c
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	4628      	mov	r0, r5
 8005840:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005844:	f001 fa3c 	bl	8006cc0 <__d2b>
 8005848:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800584c:	4682      	mov	sl, r0
 800584e:	2c00      	cmp	r4, #0
 8005850:	d07e      	beq.n	8005950 <_dtoa_r+0x1f8>
 8005852:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005856:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005858:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800585c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005860:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005864:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005868:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800586c:	4619      	mov	r1, r3
 800586e:	2200      	movs	r2, #0
 8005870:	4b75      	ldr	r3, [pc, #468]	; (8005a48 <_dtoa_r+0x2f0>)
 8005872:	f7fa fc79 	bl	8000168 <__aeabi_dsub>
 8005876:	a368      	add	r3, pc, #416	; (adr r3, 8005a18 <_dtoa_r+0x2c0>)
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	f7fa fe2c 	bl	80004d8 <__aeabi_dmul>
 8005880:	a367      	add	r3, pc, #412	; (adr r3, 8005a20 <_dtoa_r+0x2c8>)
 8005882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005886:	f7fa fc71 	bl	800016c <__adddf3>
 800588a:	4606      	mov	r6, r0
 800588c:	4620      	mov	r0, r4
 800588e:	460f      	mov	r7, r1
 8005890:	f7fa fdb8 	bl	8000404 <__aeabi_i2d>
 8005894:	a364      	add	r3, pc, #400	; (adr r3, 8005a28 <_dtoa_r+0x2d0>)
 8005896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589a:	f7fa fe1d 	bl	80004d8 <__aeabi_dmul>
 800589e:	4602      	mov	r2, r0
 80058a0:	460b      	mov	r3, r1
 80058a2:	4630      	mov	r0, r6
 80058a4:	4639      	mov	r1, r7
 80058a6:	f7fa fc61 	bl	800016c <__adddf3>
 80058aa:	4606      	mov	r6, r0
 80058ac:	460f      	mov	r7, r1
 80058ae:	f7fb f8c3 	bl	8000a38 <__aeabi_d2iz>
 80058b2:	2200      	movs	r2, #0
 80058b4:	4683      	mov	fp, r0
 80058b6:	2300      	movs	r3, #0
 80058b8:	4630      	mov	r0, r6
 80058ba:	4639      	mov	r1, r7
 80058bc:	f7fb f87e 	bl	80009bc <__aeabi_dcmplt>
 80058c0:	b148      	cbz	r0, 80058d6 <_dtoa_r+0x17e>
 80058c2:	4658      	mov	r0, fp
 80058c4:	f7fa fd9e 	bl	8000404 <__aeabi_i2d>
 80058c8:	4632      	mov	r2, r6
 80058ca:	463b      	mov	r3, r7
 80058cc:	f7fb f86c 	bl	80009a8 <__aeabi_dcmpeq>
 80058d0:	b908      	cbnz	r0, 80058d6 <_dtoa_r+0x17e>
 80058d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80058d6:	f1bb 0f16 	cmp.w	fp, #22
 80058da:	d857      	bhi.n	800598c <_dtoa_r+0x234>
 80058dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80058e0:	4b5a      	ldr	r3, [pc, #360]	; (8005a4c <_dtoa_r+0x2f4>)
 80058e2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80058e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ea:	f7fb f867 	bl	80009bc <__aeabi_dcmplt>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	d04e      	beq.n	8005990 <_dtoa_r+0x238>
 80058f2:	2300      	movs	r3, #0
 80058f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80058f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80058fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80058fc:	1b1b      	subs	r3, r3, r4
 80058fe:	1e5a      	subs	r2, r3, #1
 8005900:	bf46      	itte	mi
 8005902:	f1c3 0901 	rsbmi	r9, r3, #1
 8005906:	2300      	movmi	r3, #0
 8005908:	f04f 0900 	movpl.w	r9, #0
 800590c:	9209      	str	r2, [sp, #36]	; 0x24
 800590e:	bf48      	it	mi
 8005910:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005912:	f1bb 0f00 	cmp.w	fp, #0
 8005916:	db3d      	blt.n	8005994 <_dtoa_r+0x23c>
 8005918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800591a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800591e:	445b      	add	r3, fp
 8005920:	9309      	str	r3, [sp, #36]	; 0x24
 8005922:	2300      	movs	r3, #0
 8005924:	930a      	str	r3, [sp, #40]	; 0x28
 8005926:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005928:	2b09      	cmp	r3, #9
 800592a:	d867      	bhi.n	80059fc <_dtoa_r+0x2a4>
 800592c:	2b05      	cmp	r3, #5
 800592e:	bfc4      	itt	gt
 8005930:	3b04      	subgt	r3, #4
 8005932:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005934:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005936:	bfc8      	it	gt
 8005938:	2400      	movgt	r4, #0
 800593a:	f1a3 0302 	sub.w	r3, r3, #2
 800593e:	bfd8      	it	le
 8005940:	2401      	movle	r4, #1
 8005942:	2b03      	cmp	r3, #3
 8005944:	f200 8086 	bhi.w	8005a54 <_dtoa_r+0x2fc>
 8005948:	e8df f003 	tbb	[pc, r3]
 800594c:	5637392c 	.word	0x5637392c
 8005950:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005954:	441c      	add	r4, r3
 8005956:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800595a:	2b20      	cmp	r3, #32
 800595c:	bfc1      	itttt	gt
 800595e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005962:	fa09 f903 	lslgt.w	r9, r9, r3
 8005966:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800596a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800596e:	bfd6      	itet	le
 8005970:	f1c3 0320 	rsble	r3, r3, #32
 8005974:	ea49 0003 	orrgt.w	r0, r9, r3
 8005978:	fa06 f003 	lslle.w	r0, r6, r3
 800597c:	f7fa fd32 	bl	80003e4 <__aeabi_ui2d>
 8005980:	2201      	movs	r2, #1
 8005982:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005986:	3c01      	subs	r4, #1
 8005988:	9213      	str	r2, [sp, #76]	; 0x4c
 800598a:	e76f      	b.n	800586c <_dtoa_r+0x114>
 800598c:	2301      	movs	r3, #1
 800598e:	e7b3      	b.n	80058f8 <_dtoa_r+0x1a0>
 8005990:	900f      	str	r0, [sp, #60]	; 0x3c
 8005992:	e7b2      	b.n	80058fa <_dtoa_r+0x1a2>
 8005994:	f1cb 0300 	rsb	r3, fp, #0
 8005998:	930a      	str	r3, [sp, #40]	; 0x28
 800599a:	2300      	movs	r3, #0
 800599c:	eba9 090b 	sub.w	r9, r9, fp
 80059a0:	930e      	str	r3, [sp, #56]	; 0x38
 80059a2:	e7c0      	b.n	8005926 <_dtoa_r+0x1ce>
 80059a4:	2300      	movs	r3, #0
 80059a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80059a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	dc55      	bgt.n	8005a5a <_dtoa_r+0x302>
 80059ae:	2301      	movs	r3, #1
 80059b0:	461a      	mov	r2, r3
 80059b2:	9306      	str	r3, [sp, #24]
 80059b4:	9308      	str	r3, [sp, #32]
 80059b6:	9223      	str	r2, [sp, #140]	; 0x8c
 80059b8:	e00b      	b.n	80059d2 <_dtoa_r+0x27a>
 80059ba:	2301      	movs	r3, #1
 80059bc:	e7f3      	b.n	80059a6 <_dtoa_r+0x24e>
 80059be:	2300      	movs	r3, #0
 80059c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80059c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059c4:	445b      	add	r3, fp
 80059c6:	9306      	str	r3, [sp, #24]
 80059c8:	3301      	adds	r3, #1
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	9308      	str	r3, [sp, #32]
 80059ce:	bfb8      	it	lt
 80059d0:	2301      	movlt	r3, #1
 80059d2:	2100      	movs	r1, #0
 80059d4:	2204      	movs	r2, #4
 80059d6:	69e8      	ldr	r0, [r5, #28]
 80059d8:	f102 0614 	add.w	r6, r2, #20
 80059dc:	429e      	cmp	r6, r3
 80059de:	d940      	bls.n	8005a62 <_dtoa_r+0x30a>
 80059e0:	6041      	str	r1, [r0, #4]
 80059e2:	4628      	mov	r0, r5
 80059e4:	f000 fd98 	bl	8006518 <_Balloc>
 80059e8:	9003      	str	r0, [sp, #12]
 80059ea:	2800      	cmp	r0, #0
 80059ec:	d13c      	bne.n	8005a68 <_dtoa_r+0x310>
 80059ee:	4602      	mov	r2, r0
 80059f0:	f240 11af 	movw	r1, #431	; 0x1af
 80059f4:	4b16      	ldr	r3, [pc, #88]	; (8005a50 <_dtoa_r+0x2f8>)
 80059f6:	e6c3      	b.n	8005780 <_dtoa_r+0x28>
 80059f8:	2301      	movs	r3, #1
 80059fa:	e7e1      	b.n	80059c0 <_dtoa_r+0x268>
 80059fc:	2401      	movs	r4, #1
 80059fe:	2300      	movs	r3, #0
 8005a00:	940b      	str	r4, [sp, #44]	; 0x2c
 8005a02:	9322      	str	r3, [sp, #136]	; 0x88
 8005a04:	f04f 33ff 	mov.w	r3, #4294967295
 8005a08:	2200      	movs	r2, #0
 8005a0a:	9306      	str	r3, [sp, #24]
 8005a0c:	9308      	str	r3, [sp, #32]
 8005a0e:	2312      	movs	r3, #18
 8005a10:	e7d1      	b.n	80059b6 <_dtoa_r+0x25e>
 8005a12:	bf00      	nop
 8005a14:	f3af 8000 	nop.w
 8005a18:	636f4361 	.word	0x636f4361
 8005a1c:	3fd287a7 	.word	0x3fd287a7
 8005a20:	8b60c8b3 	.word	0x8b60c8b3
 8005a24:	3fc68a28 	.word	0x3fc68a28
 8005a28:	509f79fb 	.word	0x509f79fb
 8005a2c:	3fd34413 	.word	0x3fd34413
 8005a30:	08008cd8 	.word	0x08008cd8
 8005a34:	08008cef 	.word	0x08008cef
 8005a38:	7ff00000 	.word	0x7ff00000
 8005a3c:	08008cd4 	.word	0x08008cd4
 8005a40:	08008ccb 	.word	0x08008ccb
 8005a44:	08008ca3 	.word	0x08008ca3
 8005a48:	3ff80000 	.word	0x3ff80000
 8005a4c:	08008de0 	.word	0x08008de0
 8005a50:	08008d47 	.word	0x08008d47
 8005a54:	2301      	movs	r3, #1
 8005a56:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a58:	e7d4      	b.n	8005a04 <_dtoa_r+0x2ac>
 8005a5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a5c:	9306      	str	r3, [sp, #24]
 8005a5e:	9308      	str	r3, [sp, #32]
 8005a60:	e7b7      	b.n	80059d2 <_dtoa_r+0x27a>
 8005a62:	3101      	adds	r1, #1
 8005a64:	0052      	lsls	r2, r2, #1
 8005a66:	e7b7      	b.n	80059d8 <_dtoa_r+0x280>
 8005a68:	69eb      	ldr	r3, [r5, #28]
 8005a6a:	9a03      	ldr	r2, [sp, #12]
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	9b08      	ldr	r3, [sp, #32]
 8005a70:	2b0e      	cmp	r3, #14
 8005a72:	f200 80a8 	bhi.w	8005bc6 <_dtoa_r+0x46e>
 8005a76:	2c00      	cmp	r4, #0
 8005a78:	f000 80a5 	beq.w	8005bc6 <_dtoa_r+0x46e>
 8005a7c:	f1bb 0f00 	cmp.w	fp, #0
 8005a80:	dd34      	ble.n	8005aec <_dtoa_r+0x394>
 8005a82:	4b9a      	ldr	r3, [pc, #616]	; (8005cec <_dtoa_r+0x594>)
 8005a84:	f00b 020f 	and.w	r2, fp, #15
 8005a88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a8c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005a90:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a94:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005a98:	ea4f 142b 	mov.w	r4, fp, asr #4
 8005a9c:	d016      	beq.n	8005acc <_dtoa_r+0x374>
 8005a9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005aa2:	4b93      	ldr	r3, [pc, #588]	; (8005cf0 <_dtoa_r+0x598>)
 8005aa4:	2703      	movs	r7, #3
 8005aa6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005aaa:	f7fa fe3f 	bl	800072c <__aeabi_ddiv>
 8005aae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ab2:	f004 040f 	and.w	r4, r4, #15
 8005ab6:	4e8e      	ldr	r6, [pc, #568]	; (8005cf0 <_dtoa_r+0x598>)
 8005ab8:	b954      	cbnz	r4, 8005ad0 <_dtoa_r+0x378>
 8005aba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005abe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ac2:	f7fa fe33 	bl	800072c <__aeabi_ddiv>
 8005ac6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005aca:	e029      	b.n	8005b20 <_dtoa_r+0x3c8>
 8005acc:	2702      	movs	r7, #2
 8005ace:	e7f2      	b.n	8005ab6 <_dtoa_r+0x35e>
 8005ad0:	07e1      	lsls	r1, r4, #31
 8005ad2:	d508      	bpl.n	8005ae6 <_dtoa_r+0x38e>
 8005ad4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ad8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005adc:	f7fa fcfc 	bl	80004d8 <__aeabi_dmul>
 8005ae0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005ae4:	3701      	adds	r7, #1
 8005ae6:	1064      	asrs	r4, r4, #1
 8005ae8:	3608      	adds	r6, #8
 8005aea:	e7e5      	b.n	8005ab8 <_dtoa_r+0x360>
 8005aec:	f000 80a5 	beq.w	8005c3a <_dtoa_r+0x4e2>
 8005af0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005af4:	f1cb 0400 	rsb	r4, fp, #0
 8005af8:	4b7c      	ldr	r3, [pc, #496]	; (8005cec <_dtoa_r+0x594>)
 8005afa:	f004 020f 	and.w	r2, r4, #15
 8005afe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b06:	f7fa fce7 	bl	80004d8 <__aeabi_dmul>
 8005b0a:	2702      	movs	r7, #2
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b12:	4e77      	ldr	r6, [pc, #476]	; (8005cf0 <_dtoa_r+0x598>)
 8005b14:	1124      	asrs	r4, r4, #4
 8005b16:	2c00      	cmp	r4, #0
 8005b18:	f040 8084 	bne.w	8005c24 <_dtoa_r+0x4cc>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1d2      	bne.n	8005ac6 <_dtoa_r+0x36e>
 8005b20:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005b24:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005b28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f000 8087 	beq.w	8005c3e <_dtoa_r+0x4e6>
 8005b30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b34:	2200      	movs	r2, #0
 8005b36:	4b6f      	ldr	r3, [pc, #444]	; (8005cf4 <_dtoa_r+0x59c>)
 8005b38:	f7fa ff40 	bl	80009bc <__aeabi_dcmplt>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	d07e      	beq.n	8005c3e <_dtoa_r+0x4e6>
 8005b40:	9b08      	ldr	r3, [sp, #32]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d07b      	beq.n	8005c3e <_dtoa_r+0x4e6>
 8005b46:	9b06      	ldr	r3, [sp, #24]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	dd38      	ble.n	8005bbe <_dtoa_r+0x466>
 8005b4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b50:	2200      	movs	r2, #0
 8005b52:	4b69      	ldr	r3, [pc, #420]	; (8005cf8 <_dtoa_r+0x5a0>)
 8005b54:	f7fa fcc0 	bl	80004d8 <__aeabi_dmul>
 8005b58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b5c:	9c06      	ldr	r4, [sp, #24]
 8005b5e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8005b62:	3701      	adds	r7, #1
 8005b64:	4638      	mov	r0, r7
 8005b66:	f7fa fc4d 	bl	8000404 <__aeabi_i2d>
 8005b6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b6e:	f7fa fcb3 	bl	80004d8 <__aeabi_dmul>
 8005b72:	2200      	movs	r2, #0
 8005b74:	4b61      	ldr	r3, [pc, #388]	; (8005cfc <_dtoa_r+0x5a4>)
 8005b76:	f7fa faf9 	bl	800016c <__adddf3>
 8005b7a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005b7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b82:	9611      	str	r6, [sp, #68]	; 0x44
 8005b84:	2c00      	cmp	r4, #0
 8005b86:	d15d      	bne.n	8005c44 <_dtoa_r+0x4ec>
 8005b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	4b5c      	ldr	r3, [pc, #368]	; (8005d00 <_dtoa_r+0x5a8>)
 8005b90:	f7fa faea 	bl	8000168 <__aeabi_dsub>
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b9c:	4633      	mov	r3, r6
 8005b9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ba0:	f7fa ff2a 	bl	80009f8 <__aeabi_dcmpgt>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	f040 8295 	bne.w	80060d4 <_dtoa_r+0x97c>
 8005baa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005bb0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005bb4:	f7fa ff02 	bl	80009bc <__aeabi_dcmplt>
 8005bb8:	2800      	cmp	r0, #0
 8005bba:	f040 8289 	bne.w	80060d0 <_dtoa_r+0x978>
 8005bbe:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005bc2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005bc6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f2c0 8151 	blt.w	8005e70 <_dtoa_r+0x718>
 8005bce:	f1bb 0f0e 	cmp.w	fp, #14
 8005bd2:	f300 814d 	bgt.w	8005e70 <_dtoa_r+0x718>
 8005bd6:	4b45      	ldr	r3, [pc, #276]	; (8005cec <_dtoa_r+0x594>)
 8005bd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005bdc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005be0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005be4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f280 80da 	bge.w	8005da0 <_dtoa_r+0x648>
 8005bec:	9b08      	ldr	r3, [sp, #32]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f300 80d6 	bgt.w	8005da0 <_dtoa_r+0x648>
 8005bf4:	f040 826b 	bne.w	80060ce <_dtoa_r+0x976>
 8005bf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	4b40      	ldr	r3, [pc, #256]	; (8005d00 <_dtoa_r+0x5a8>)
 8005c00:	f7fa fc6a 	bl	80004d8 <__aeabi_dmul>
 8005c04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c08:	f7fa feec 	bl	80009e4 <__aeabi_dcmpge>
 8005c0c:	9c08      	ldr	r4, [sp, #32]
 8005c0e:	4626      	mov	r6, r4
 8005c10:	2800      	cmp	r0, #0
 8005c12:	f040 8241 	bne.w	8006098 <_dtoa_r+0x940>
 8005c16:	2331      	movs	r3, #49	; 0x31
 8005c18:	9f03      	ldr	r7, [sp, #12]
 8005c1a:	f10b 0b01 	add.w	fp, fp, #1
 8005c1e:	f807 3b01 	strb.w	r3, [r7], #1
 8005c22:	e23d      	b.n	80060a0 <_dtoa_r+0x948>
 8005c24:	07e2      	lsls	r2, r4, #31
 8005c26:	d505      	bpl.n	8005c34 <_dtoa_r+0x4dc>
 8005c28:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c2c:	f7fa fc54 	bl	80004d8 <__aeabi_dmul>
 8005c30:	2301      	movs	r3, #1
 8005c32:	3701      	adds	r7, #1
 8005c34:	1064      	asrs	r4, r4, #1
 8005c36:	3608      	adds	r6, #8
 8005c38:	e76d      	b.n	8005b16 <_dtoa_r+0x3be>
 8005c3a:	2702      	movs	r7, #2
 8005c3c:	e770      	b.n	8005b20 <_dtoa_r+0x3c8>
 8005c3e:	46d8      	mov	r8, fp
 8005c40:	9c08      	ldr	r4, [sp, #32]
 8005c42:	e78f      	b.n	8005b64 <_dtoa_r+0x40c>
 8005c44:	9903      	ldr	r1, [sp, #12]
 8005c46:	4b29      	ldr	r3, [pc, #164]	; (8005cec <_dtoa_r+0x594>)
 8005c48:	4421      	add	r1, r4
 8005c4a:	9112      	str	r1, [sp, #72]	; 0x48
 8005c4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c4e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c52:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005c56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c5a:	2900      	cmp	r1, #0
 8005c5c:	d054      	beq.n	8005d08 <_dtoa_r+0x5b0>
 8005c5e:	2000      	movs	r0, #0
 8005c60:	4928      	ldr	r1, [pc, #160]	; (8005d04 <_dtoa_r+0x5ac>)
 8005c62:	f7fa fd63 	bl	800072c <__aeabi_ddiv>
 8005c66:	463b      	mov	r3, r7
 8005c68:	4632      	mov	r2, r6
 8005c6a:	f7fa fa7d 	bl	8000168 <__aeabi_dsub>
 8005c6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005c72:	9f03      	ldr	r7, [sp, #12]
 8005c74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c78:	f7fa fede 	bl	8000a38 <__aeabi_d2iz>
 8005c7c:	4604      	mov	r4, r0
 8005c7e:	f7fa fbc1 	bl	8000404 <__aeabi_i2d>
 8005c82:	4602      	mov	r2, r0
 8005c84:	460b      	mov	r3, r1
 8005c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c8a:	f7fa fa6d 	bl	8000168 <__aeabi_dsub>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	3430      	adds	r4, #48	; 0x30
 8005c94:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c9c:	f807 4b01 	strb.w	r4, [r7], #1
 8005ca0:	f7fa fe8c 	bl	80009bc <__aeabi_dcmplt>
 8005ca4:	2800      	cmp	r0, #0
 8005ca6:	d173      	bne.n	8005d90 <_dtoa_r+0x638>
 8005ca8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cac:	2000      	movs	r0, #0
 8005cae:	4911      	ldr	r1, [pc, #68]	; (8005cf4 <_dtoa_r+0x59c>)
 8005cb0:	f7fa fa5a 	bl	8000168 <__aeabi_dsub>
 8005cb4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005cb8:	f7fa fe80 	bl	80009bc <__aeabi_dcmplt>
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	f040 80b6 	bne.w	8005e2e <_dtoa_r+0x6d6>
 8005cc2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005cc4:	429f      	cmp	r7, r3
 8005cc6:	f43f af7a 	beq.w	8005bbe <_dtoa_r+0x466>
 8005cca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005cce:	2200      	movs	r2, #0
 8005cd0:	4b09      	ldr	r3, [pc, #36]	; (8005cf8 <_dtoa_r+0x5a0>)
 8005cd2:	f7fa fc01 	bl	80004d8 <__aeabi_dmul>
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005cdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ce0:	4b05      	ldr	r3, [pc, #20]	; (8005cf8 <_dtoa_r+0x5a0>)
 8005ce2:	f7fa fbf9 	bl	80004d8 <__aeabi_dmul>
 8005ce6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cea:	e7c3      	b.n	8005c74 <_dtoa_r+0x51c>
 8005cec:	08008de0 	.word	0x08008de0
 8005cf0:	08008db8 	.word	0x08008db8
 8005cf4:	3ff00000 	.word	0x3ff00000
 8005cf8:	40240000 	.word	0x40240000
 8005cfc:	401c0000 	.word	0x401c0000
 8005d00:	40140000 	.word	0x40140000
 8005d04:	3fe00000 	.word	0x3fe00000
 8005d08:	4630      	mov	r0, r6
 8005d0a:	4639      	mov	r1, r7
 8005d0c:	f7fa fbe4 	bl	80004d8 <__aeabi_dmul>
 8005d10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d12:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005d16:	9c03      	ldr	r4, [sp, #12]
 8005d18:	9314      	str	r3, [sp, #80]	; 0x50
 8005d1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d1e:	f7fa fe8b 	bl	8000a38 <__aeabi_d2iz>
 8005d22:	9015      	str	r0, [sp, #84]	; 0x54
 8005d24:	f7fa fb6e 	bl	8000404 <__aeabi_i2d>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d30:	f7fa fa1a 	bl	8000168 <__aeabi_dsub>
 8005d34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d36:	4606      	mov	r6, r0
 8005d38:	3330      	adds	r3, #48	; 0x30
 8005d3a:	f804 3b01 	strb.w	r3, [r4], #1
 8005d3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d40:	460f      	mov	r7, r1
 8005d42:	429c      	cmp	r4, r3
 8005d44:	f04f 0200 	mov.w	r2, #0
 8005d48:	d124      	bne.n	8005d94 <_dtoa_r+0x63c>
 8005d4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d4e:	4baf      	ldr	r3, [pc, #700]	; (800600c <_dtoa_r+0x8b4>)
 8005d50:	f7fa fa0c 	bl	800016c <__adddf3>
 8005d54:	4602      	mov	r2, r0
 8005d56:	460b      	mov	r3, r1
 8005d58:	4630      	mov	r0, r6
 8005d5a:	4639      	mov	r1, r7
 8005d5c:	f7fa fe4c 	bl	80009f8 <__aeabi_dcmpgt>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	d163      	bne.n	8005e2c <_dtoa_r+0x6d4>
 8005d64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005d68:	2000      	movs	r0, #0
 8005d6a:	49a8      	ldr	r1, [pc, #672]	; (800600c <_dtoa_r+0x8b4>)
 8005d6c:	f7fa f9fc 	bl	8000168 <__aeabi_dsub>
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	4630      	mov	r0, r6
 8005d76:	4639      	mov	r1, r7
 8005d78:	f7fa fe20 	bl	80009bc <__aeabi_dcmplt>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	f43f af1e 	beq.w	8005bbe <_dtoa_r+0x466>
 8005d82:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005d84:	1e7b      	subs	r3, r7, #1
 8005d86:	9314      	str	r3, [sp, #80]	; 0x50
 8005d88:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005d8c:	2b30      	cmp	r3, #48	; 0x30
 8005d8e:	d0f8      	beq.n	8005d82 <_dtoa_r+0x62a>
 8005d90:	46c3      	mov	fp, r8
 8005d92:	e03b      	b.n	8005e0c <_dtoa_r+0x6b4>
 8005d94:	4b9e      	ldr	r3, [pc, #632]	; (8006010 <_dtoa_r+0x8b8>)
 8005d96:	f7fa fb9f 	bl	80004d8 <__aeabi_dmul>
 8005d9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d9e:	e7bc      	b.n	8005d1a <_dtoa_r+0x5c2>
 8005da0:	9f03      	ldr	r7, [sp, #12]
 8005da2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005da6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005daa:	4640      	mov	r0, r8
 8005dac:	4649      	mov	r1, r9
 8005dae:	f7fa fcbd 	bl	800072c <__aeabi_ddiv>
 8005db2:	f7fa fe41 	bl	8000a38 <__aeabi_d2iz>
 8005db6:	4604      	mov	r4, r0
 8005db8:	f7fa fb24 	bl	8000404 <__aeabi_i2d>
 8005dbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dc0:	f7fa fb8a 	bl	80004d8 <__aeabi_dmul>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	4640      	mov	r0, r8
 8005dca:	4649      	mov	r1, r9
 8005dcc:	f7fa f9cc 	bl	8000168 <__aeabi_dsub>
 8005dd0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005dd4:	f807 6b01 	strb.w	r6, [r7], #1
 8005dd8:	9e03      	ldr	r6, [sp, #12]
 8005dda:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005dde:	1bbe      	subs	r6, r7, r6
 8005de0:	45b4      	cmp	ip, r6
 8005de2:	4602      	mov	r2, r0
 8005de4:	460b      	mov	r3, r1
 8005de6:	d136      	bne.n	8005e56 <_dtoa_r+0x6fe>
 8005de8:	f7fa f9c0 	bl	800016c <__adddf3>
 8005dec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005df0:	4680      	mov	r8, r0
 8005df2:	4689      	mov	r9, r1
 8005df4:	f7fa fe00 	bl	80009f8 <__aeabi_dcmpgt>
 8005df8:	bb58      	cbnz	r0, 8005e52 <_dtoa_r+0x6fa>
 8005dfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dfe:	4640      	mov	r0, r8
 8005e00:	4649      	mov	r1, r9
 8005e02:	f7fa fdd1 	bl	80009a8 <__aeabi_dcmpeq>
 8005e06:	b108      	cbz	r0, 8005e0c <_dtoa_r+0x6b4>
 8005e08:	07e3      	lsls	r3, r4, #31
 8005e0a:	d422      	bmi.n	8005e52 <_dtoa_r+0x6fa>
 8005e0c:	4651      	mov	r1, sl
 8005e0e:	4628      	mov	r0, r5
 8005e10:	f000 fbc2 	bl	8006598 <_Bfree>
 8005e14:	2300      	movs	r3, #0
 8005e16:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005e18:	703b      	strb	r3, [r7, #0]
 8005e1a:	f10b 0301 	add.w	r3, fp, #1
 8005e1e:	6013      	str	r3, [r2, #0]
 8005e20:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f43f ace6 	beq.w	80057f4 <_dtoa_r+0x9c>
 8005e28:	601f      	str	r7, [r3, #0]
 8005e2a:	e4e3      	b.n	80057f4 <_dtoa_r+0x9c>
 8005e2c:	4627      	mov	r7, r4
 8005e2e:	463b      	mov	r3, r7
 8005e30:	461f      	mov	r7, r3
 8005e32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e36:	2a39      	cmp	r2, #57	; 0x39
 8005e38:	d107      	bne.n	8005e4a <_dtoa_r+0x6f2>
 8005e3a:	9a03      	ldr	r2, [sp, #12]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d1f7      	bne.n	8005e30 <_dtoa_r+0x6d8>
 8005e40:	2230      	movs	r2, #48	; 0x30
 8005e42:	9903      	ldr	r1, [sp, #12]
 8005e44:	f108 0801 	add.w	r8, r8, #1
 8005e48:	700a      	strb	r2, [r1, #0]
 8005e4a:	781a      	ldrb	r2, [r3, #0]
 8005e4c:	3201      	adds	r2, #1
 8005e4e:	701a      	strb	r2, [r3, #0]
 8005e50:	e79e      	b.n	8005d90 <_dtoa_r+0x638>
 8005e52:	46d8      	mov	r8, fp
 8005e54:	e7eb      	b.n	8005e2e <_dtoa_r+0x6d6>
 8005e56:	2200      	movs	r2, #0
 8005e58:	4b6d      	ldr	r3, [pc, #436]	; (8006010 <_dtoa_r+0x8b8>)
 8005e5a:	f7fa fb3d 	bl	80004d8 <__aeabi_dmul>
 8005e5e:	2200      	movs	r2, #0
 8005e60:	2300      	movs	r3, #0
 8005e62:	4680      	mov	r8, r0
 8005e64:	4689      	mov	r9, r1
 8005e66:	f7fa fd9f 	bl	80009a8 <__aeabi_dcmpeq>
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	d09b      	beq.n	8005da6 <_dtoa_r+0x64e>
 8005e6e:	e7cd      	b.n	8005e0c <_dtoa_r+0x6b4>
 8005e70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e72:	2a00      	cmp	r2, #0
 8005e74:	f000 80c4 	beq.w	8006000 <_dtoa_r+0x8a8>
 8005e78:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005e7a:	2a01      	cmp	r2, #1
 8005e7c:	f300 80a8 	bgt.w	8005fd0 <_dtoa_r+0x878>
 8005e80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e82:	2a00      	cmp	r2, #0
 8005e84:	f000 80a0 	beq.w	8005fc8 <_dtoa_r+0x870>
 8005e88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e8c:	464f      	mov	r7, r9
 8005e8e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005e90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e92:	2101      	movs	r1, #1
 8005e94:	441a      	add	r2, r3
 8005e96:	4628      	mov	r0, r5
 8005e98:	4499      	add	r9, r3
 8005e9a:	9209      	str	r2, [sp, #36]	; 0x24
 8005e9c:	f000 fc7c 	bl	8006798 <__i2b>
 8005ea0:	4606      	mov	r6, r0
 8005ea2:	b15f      	cbz	r7, 8005ebc <_dtoa_r+0x764>
 8005ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	dd08      	ble.n	8005ebc <_dtoa_r+0x764>
 8005eaa:	42bb      	cmp	r3, r7
 8005eac:	bfa8      	it	ge
 8005eae:	463b      	movge	r3, r7
 8005eb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eb2:	eba9 0903 	sub.w	r9, r9, r3
 8005eb6:	1aff      	subs	r7, r7, r3
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	9309      	str	r3, [sp, #36]	; 0x24
 8005ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ebe:	b1f3      	cbz	r3, 8005efe <_dtoa_r+0x7a6>
 8005ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 80a0 	beq.w	8006008 <_dtoa_r+0x8b0>
 8005ec8:	2c00      	cmp	r4, #0
 8005eca:	dd10      	ble.n	8005eee <_dtoa_r+0x796>
 8005ecc:	4631      	mov	r1, r6
 8005ece:	4622      	mov	r2, r4
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	f000 fd1f 	bl	8006914 <__pow5mult>
 8005ed6:	4652      	mov	r2, sl
 8005ed8:	4601      	mov	r1, r0
 8005eda:	4606      	mov	r6, r0
 8005edc:	4628      	mov	r0, r5
 8005ede:	f000 fc71 	bl	80067c4 <__multiply>
 8005ee2:	4680      	mov	r8, r0
 8005ee4:	4651      	mov	r1, sl
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f000 fb56 	bl	8006598 <_Bfree>
 8005eec:	46c2      	mov	sl, r8
 8005eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ef0:	1b1a      	subs	r2, r3, r4
 8005ef2:	d004      	beq.n	8005efe <_dtoa_r+0x7a6>
 8005ef4:	4651      	mov	r1, sl
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	f000 fd0c 	bl	8006914 <__pow5mult>
 8005efc:	4682      	mov	sl, r0
 8005efe:	2101      	movs	r1, #1
 8005f00:	4628      	mov	r0, r5
 8005f02:	f000 fc49 	bl	8006798 <__i2b>
 8005f06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f08:	4604      	mov	r4, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	f340 8082 	ble.w	8006014 <_dtoa_r+0x8bc>
 8005f10:	461a      	mov	r2, r3
 8005f12:	4601      	mov	r1, r0
 8005f14:	4628      	mov	r0, r5
 8005f16:	f000 fcfd 	bl	8006914 <__pow5mult>
 8005f1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	dd7b      	ble.n	800601a <_dtoa_r+0x8c2>
 8005f22:	f04f 0800 	mov.w	r8, #0
 8005f26:	6923      	ldr	r3, [r4, #16]
 8005f28:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f2c:	6918      	ldr	r0, [r3, #16]
 8005f2e:	f000 fbe5 	bl	80066fc <__hi0bits>
 8005f32:	f1c0 0020 	rsb	r0, r0, #32
 8005f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f38:	4418      	add	r0, r3
 8005f3a:	f010 001f 	ands.w	r0, r0, #31
 8005f3e:	f000 8092 	beq.w	8006066 <_dtoa_r+0x90e>
 8005f42:	f1c0 0320 	rsb	r3, r0, #32
 8005f46:	2b04      	cmp	r3, #4
 8005f48:	f340 8085 	ble.w	8006056 <_dtoa_r+0x8fe>
 8005f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4e:	f1c0 001c 	rsb	r0, r0, #28
 8005f52:	4403      	add	r3, r0
 8005f54:	4481      	add	r9, r0
 8005f56:	4407      	add	r7, r0
 8005f58:	9309      	str	r3, [sp, #36]	; 0x24
 8005f5a:	f1b9 0f00 	cmp.w	r9, #0
 8005f5e:	dd05      	ble.n	8005f6c <_dtoa_r+0x814>
 8005f60:	4651      	mov	r1, sl
 8005f62:	464a      	mov	r2, r9
 8005f64:	4628      	mov	r0, r5
 8005f66:	f000 fd2f 	bl	80069c8 <__lshift>
 8005f6a:	4682      	mov	sl, r0
 8005f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	dd05      	ble.n	8005f7e <_dtoa_r+0x826>
 8005f72:	4621      	mov	r1, r4
 8005f74:	461a      	mov	r2, r3
 8005f76:	4628      	mov	r0, r5
 8005f78:	f000 fd26 	bl	80069c8 <__lshift>
 8005f7c:	4604      	mov	r4, r0
 8005f7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d072      	beq.n	800606a <_dtoa_r+0x912>
 8005f84:	4621      	mov	r1, r4
 8005f86:	4650      	mov	r0, sl
 8005f88:	f000 fd8a 	bl	8006aa0 <__mcmp>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	da6c      	bge.n	800606a <_dtoa_r+0x912>
 8005f90:	2300      	movs	r3, #0
 8005f92:	4651      	mov	r1, sl
 8005f94:	220a      	movs	r2, #10
 8005f96:	4628      	mov	r0, r5
 8005f98:	f000 fb20 	bl	80065dc <__multadd>
 8005f9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f9e:	4682      	mov	sl, r0
 8005fa0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f000 81ac 	beq.w	8006302 <_dtoa_r+0xbaa>
 8005faa:	2300      	movs	r3, #0
 8005fac:	4631      	mov	r1, r6
 8005fae:	220a      	movs	r2, #10
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	f000 fb13 	bl	80065dc <__multadd>
 8005fb6:	9b06      	ldr	r3, [sp, #24]
 8005fb8:	4606      	mov	r6, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f300 8093 	bgt.w	80060e6 <_dtoa_r+0x98e>
 8005fc0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	dc59      	bgt.n	800607a <_dtoa_r+0x922>
 8005fc6:	e08e      	b.n	80060e6 <_dtoa_r+0x98e>
 8005fc8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005fca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005fce:	e75d      	b.n	8005e8c <_dtoa_r+0x734>
 8005fd0:	9b08      	ldr	r3, [sp, #32]
 8005fd2:	1e5c      	subs	r4, r3, #1
 8005fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fd6:	42a3      	cmp	r3, r4
 8005fd8:	bfbf      	itttt	lt
 8005fda:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005fdc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8005fde:	1ae3      	sublt	r3, r4, r3
 8005fe0:	18d2      	addlt	r2, r2, r3
 8005fe2:	bfa8      	it	ge
 8005fe4:	1b1c      	subge	r4, r3, r4
 8005fe6:	9b08      	ldr	r3, [sp, #32]
 8005fe8:	bfbe      	ittt	lt
 8005fea:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005fec:	920e      	strlt	r2, [sp, #56]	; 0x38
 8005fee:	2400      	movlt	r4, #0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	bfb5      	itete	lt
 8005ff4:	eba9 0703 	sublt.w	r7, r9, r3
 8005ff8:	464f      	movge	r7, r9
 8005ffa:	2300      	movlt	r3, #0
 8005ffc:	9b08      	ldrge	r3, [sp, #32]
 8005ffe:	e747      	b.n	8005e90 <_dtoa_r+0x738>
 8006000:	464f      	mov	r7, r9
 8006002:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006004:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006006:	e74c      	b.n	8005ea2 <_dtoa_r+0x74a>
 8006008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800600a:	e773      	b.n	8005ef4 <_dtoa_r+0x79c>
 800600c:	3fe00000 	.word	0x3fe00000
 8006010:	40240000 	.word	0x40240000
 8006014:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006016:	2b01      	cmp	r3, #1
 8006018:	dc18      	bgt.n	800604c <_dtoa_r+0x8f4>
 800601a:	9b04      	ldr	r3, [sp, #16]
 800601c:	b9b3      	cbnz	r3, 800604c <_dtoa_r+0x8f4>
 800601e:	9b05      	ldr	r3, [sp, #20]
 8006020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006024:	b993      	cbnz	r3, 800604c <_dtoa_r+0x8f4>
 8006026:	9b05      	ldr	r3, [sp, #20]
 8006028:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800602c:	0d1b      	lsrs	r3, r3, #20
 800602e:	051b      	lsls	r3, r3, #20
 8006030:	b17b      	cbz	r3, 8006052 <_dtoa_r+0x8fa>
 8006032:	f04f 0801 	mov.w	r8, #1
 8006036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006038:	f109 0901 	add.w	r9, r9, #1
 800603c:	3301      	adds	r3, #1
 800603e:	9309      	str	r3, [sp, #36]	; 0x24
 8006040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006042:	2b00      	cmp	r3, #0
 8006044:	f47f af6f 	bne.w	8005f26 <_dtoa_r+0x7ce>
 8006048:	2001      	movs	r0, #1
 800604a:	e774      	b.n	8005f36 <_dtoa_r+0x7de>
 800604c:	f04f 0800 	mov.w	r8, #0
 8006050:	e7f6      	b.n	8006040 <_dtoa_r+0x8e8>
 8006052:	4698      	mov	r8, r3
 8006054:	e7f4      	b.n	8006040 <_dtoa_r+0x8e8>
 8006056:	d080      	beq.n	8005f5a <_dtoa_r+0x802>
 8006058:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800605a:	331c      	adds	r3, #28
 800605c:	441a      	add	r2, r3
 800605e:	4499      	add	r9, r3
 8006060:	441f      	add	r7, r3
 8006062:	9209      	str	r2, [sp, #36]	; 0x24
 8006064:	e779      	b.n	8005f5a <_dtoa_r+0x802>
 8006066:	4603      	mov	r3, r0
 8006068:	e7f6      	b.n	8006058 <_dtoa_r+0x900>
 800606a:	9b08      	ldr	r3, [sp, #32]
 800606c:	2b00      	cmp	r3, #0
 800606e:	dc34      	bgt.n	80060da <_dtoa_r+0x982>
 8006070:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006072:	2b02      	cmp	r3, #2
 8006074:	dd31      	ble.n	80060da <_dtoa_r+0x982>
 8006076:	9b08      	ldr	r3, [sp, #32]
 8006078:	9306      	str	r3, [sp, #24]
 800607a:	9b06      	ldr	r3, [sp, #24]
 800607c:	b963      	cbnz	r3, 8006098 <_dtoa_r+0x940>
 800607e:	4621      	mov	r1, r4
 8006080:	2205      	movs	r2, #5
 8006082:	4628      	mov	r0, r5
 8006084:	f000 faaa 	bl	80065dc <__multadd>
 8006088:	4601      	mov	r1, r0
 800608a:	4604      	mov	r4, r0
 800608c:	4650      	mov	r0, sl
 800608e:	f000 fd07 	bl	8006aa0 <__mcmp>
 8006092:	2800      	cmp	r0, #0
 8006094:	f73f adbf 	bgt.w	8005c16 <_dtoa_r+0x4be>
 8006098:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800609a:	9f03      	ldr	r7, [sp, #12]
 800609c:	ea6f 0b03 	mvn.w	fp, r3
 80060a0:	f04f 0800 	mov.w	r8, #0
 80060a4:	4621      	mov	r1, r4
 80060a6:	4628      	mov	r0, r5
 80060a8:	f000 fa76 	bl	8006598 <_Bfree>
 80060ac:	2e00      	cmp	r6, #0
 80060ae:	f43f aead 	beq.w	8005e0c <_dtoa_r+0x6b4>
 80060b2:	f1b8 0f00 	cmp.w	r8, #0
 80060b6:	d005      	beq.n	80060c4 <_dtoa_r+0x96c>
 80060b8:	45b0      	cmp	r8, r6
 80060ba:	d003      	beq.n	80060c4 <_dtoa_r+0x96c>
 80060bc:	4641      	mov	r1, r8
 80060be:	4628      	mov	r0, r5
 80060c0:	f000 fa6a 	bl	8006598 <_Bfree>
 80060c4:	4631      	mov	r1, r6
 80060c6:	4628      	mov	r0, r5
 80060c8:	f000 fa66 	bl	8006598 <_Bfree>
 80060cc:	e69e      	b.n	8005e0c <_dtoa_r+0x6b4>
 80060ce:	2400      	movs	r4, #0
 80060d0:	4626      	mov	r6, r4
 80060d2:	e7e1      	b.n	8006098 <_dtoa_r+0x940>
 80060d4:	46c3      	mov	fp, r8
 80060d6:	4626      	mov	r6, r4
 80060d8:	e59d      	b.n	8005c16 <_dtoa_r+0x4be>
 80060da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 80c8 	beq.w	8006272 <_dtoa_r+0xb1a>
 80060e2:	9b08      	ldr	r3, [sp, #32]
 80060e4:	9306      	str	r3, [sp, #24]
 80060e6:	2f00      	cmp	r7, #0
 80060e8:	dd05      	ble.n	80060f6 <_dtoa_r+0x99e>
 80060ea:	4631      	mov	r1, r6
 80060ec:	463a      	mov	r2, r7
 80060ee:	4628      	mov	r0, r5
 80060f0:	f000 fc6a 	bl	80069c8 <__lshift>
 80060f4:	4606      	mov	r6, r0
 80060f6:	f1b8 0f00 	cmp.w	r8, #0
 80060fa:	d05b      	beq.n	80061b4 <_dtoa_r+0xa5c>
 80060fc:	4628      	mov	r0, r5
 80060fe:	6871      	ldr	r1, [r6, #4]
 8006100:	f000 fa0a 	bl	8006518 <_Balloc>
 8006104:	4607      	mov	r7, r0
 8006106:	b928      	cbnz	r0, 8006114 <_dtoa_r+0x9bc>
 8006108:	4602      	mov	r2, r0
 800610a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800610e:	4b81      	ldr	r3, [pc, #516]	; (8006314 <_dtoa_r+0xbbc>)
 8006110:	f7ff bb36 	b.w	8005780 <_dtoa_r+0x28>
 8006114:	6932      	ldr	r2, [r6, #16]
 8006116:	f106 010c 	add.w	r1, r6, #12
 800611a:	3202      	adds	r2, #2
 800611c:	0092      	lsls	r2, r2, #2
 800611e:	300c      	adds	r0, #12
 8006120:	f001 fff6 	bl	8008110 <memcpy>
 8006124:	2201      	movs	r2, #1
 8006126:	4639      	mov	r1, r7
 8006128:	4628      	mov	r0, r5
 800612a:	f000 fc4d 	bl	80069c8 <__lshift>
 800612e:	46b0      	mov	r8, r6
 8006130:	4606      	mov	r6, r0
 8006132:	9b03      	ldr	r3, [sp, #12]
 8006134:	9a03      	ldr	r2, [sp, #12]
 8006136:	3301      	adds	r3, #1
 8006138:	9308      	str	r3, [sp, #32]
 800613a:	9b06      	ldr	r3, [sp, #24]
 800613c:	4413      	add	r3, r2
 800613e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006140:	9b04      	ldr	r3, [sp, #16]
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	930a      	str	r3, [sp, #40]	; 0x28
 8006148:	9b08      	ldr	r3, [sp, #32]
 800614a:	4621      	mov	r1, r4
 800614c:	3b01      	subs	r3, #1
 800614e:	4650      	mov	r0, sl
 8006150:	9304      	str	r3, [sp, #16]
 8006152:	f7ff fa75 	bl	8005640 <quorem>
 8006156:	4641      	mov	r1, r8
 8006158:	9006      	str	r0, [sp, #24]
 800615a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800615e:	4650      	mov	r0, sl
 8006160:	f000 fc9e 	bl	8006aa0 <__mcmp>
 8006164:	4632      	mov	r2, r6
 8006166:	9009      	str	r0, [sp, #36]	; 0x24
 8006168:	4621      	mov	r1, r4
 800616a:	4628      	mov	r0, r5
 800616c:	f000 fcb4 	bl	8006ad8 <__mdiff>
 8006170:	68c2      	ldr	r2, [r0, #12]
 8006172:	4607      	mov	r7, r0
 8006174:	bb02      	cbnz	r2, 80061b8 <_dtoa_r+0xa60>
 8006176:	4601      	mov	r1, r0
 8006178:	4650      	mov	r0, sl
 800617a:	f000 fc91 	bl	8006aa0 <__mcmp>
 800617e:	4602      	mov	r2, r0
 8006180:	4639      	mov	r1, r7
 8006182:	4628      	mov	r0, r5
 8006184:	920c      	str	r2, [sp, #48]	; 0x30
 8006186:	f000 fa07 	bl	8006598 <_Bfree>
 800618a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800618c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800618e:	9f08      	ldr	r7, [sp, #32]
 8006190:	ea43 0102 	orr.w	r1, r3, r2
 8006194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006196:	4319      	orrs	r1, r3
 8006198:	d110      	bne.n	80061bc <_dtoa_r+0xa64>
 800619a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800619e:	d029      	beq.n	80061f4 <_dtoa_r+0xa9c>
 80061a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	dd02      	ble.n	80061ac <_dtoa_r+0xa54>
 80061a6:	9b06      	ldr	r3, [sp, #24]
 80061a8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80061ac:	9b04      	ldr	r3, [sp, #16]
 80061ae:	f883 9000 	strb.w	r9, [r3]
 80061b2:	e777      	b.n	80060a4 <_dtoa_r+0x94c>
 80061b4:	4630      	mov	r0, r6
 80061b6:	e7ba      	b.n	800612e <_dtoa_r+0x9d6>
 80061b8:	2201      	movs	r2, #1
 80061ba:	e7e1      	b.n	8006180 <_dtoa_r+0xa28>
 80061bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061be:	2b00      	cmp	r3, #0
 80061c0:	db04      	blt.n	80061cc <_dtoa_r+0xa74>
 80061c2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80061c4:	430b      	orrs	r3, r1
 80061c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80061c8:	430b      	orrs	r3, r1
 80061ca:	d120      	bne.n	800620e <_dtoa_r+0xab6>
 80061cc:	2a00      	cmp	r2, #0
 80061ce:	dded      	ble.n	80061ac <_dtoa_r+0xa54>
 80061d0:	4651      	mov	r1, sl
 80061d2:	2201      	movs	r2, #1
 80061d4:	4628      	mov	r0, r5
 80061d6:	f000 fbf7 	bl	80069c8 <__lshift>
 80061da:	4621      	mov	r1, r4
 80061dc:	4682      	mov	sl, r0
 80061de:	f000 fc5f 	bl	8006aa0 <__mcmp>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	dc03      	bgt.n	80061ee <_dtoa_r+0xa96>
 80061e6:	d1e1      	bne.n	80061ac <_dtoa_r+0xa54>
 80061e8:	f019 0f01 	tst.w	r9, #1
 80061ec:	d0de      	beq.n	80061ac <_dtoa_r+0xa54>
 80061ee:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80061f2:	d1d8      	bne.n	80061a6 <_dtoa_r+0xa4e>
 80061f4:	2339      	movs	r3, #57	; 0x39
 80061f6:	9a04      	ldr	r2, [sp, #16]
 80061f8:	7013      	strb	r3, [r2, #0]
 80061fa:	463b      	mov	r3, r7
 80061fc:	461f      	mov	r7, r3
 80061fe:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006202:	3b01      	subs	r3, #1
 8006204:	2a39      	cmp	r2, #57	; 0x39
 8006206:	d06b      	beq.n	80062e0 <_dtoa_r+0xb88>
 8006208:	3201      	adds	r2, #1
 800620a:	701a      	strb	r2, [r3, #0]
 800620c:	e74a      	b.n	80060a4 <_dtoa_r+0x94c>
 800620e:	2a00      	cmp	r2, #0
 8006210:	dd07      	ble.n	8006222 <_dtoa_r+0xaca>
 8006212:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006216:	d0ed      	beq.n	80061f4 <_dtoa_r+0xa9c>
 8006218:	9a04      	ldr	r2, [sp, #16]
 800621a:	f109 0301 	add.w	r3, r9, #1
 800621e:	7013      	strb	r3, [r2, #0]
 8006220:	e740      	b.n	80060a4 <_dtoa_r+0x94c>
 8006222:	9b08      	ldr	r3, [sp, #32]
 8006224:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006226:	f803 9c01 	strb.w	r9, [r3, #-1]
 800622a:	4293      	cmp	r3, r2
 800622c:	d042      	beq.n	80062b4 <_dtoa_r+0xb5c>
 800622e:	4651      	mov	r1, sl
 8006230:	2300      	movs	r3, #0
 8006232:	220a      	movs	r2, #10
 8006234:	4628      	mov	r0, r5
 8006236:	f000 f9d1 	bl	80065dc <__multadd>
 800623a:	45b0      	cmp	r8, r6
 800623c:	4682      	mov	sl, r0
 800623e:	f04f 0300 	mov.w	r3, #0
 8006242:	f04f 020a 	mov.w	r2, #10
 8006246:	4641      	mov	r1, r8
 8006248:	4628      	mov	r0, r5
 800624a:	d107      	bne.n	800625c <_dtoa_r+0xb04>
 800624c:	f000 f9c6 	bl	80065dc <__multadd>
 8006250:	4680      	mov	r8, r0
 8006252:	4606      	mov	r6, r0
 8006254:	9b08      	ldr	r3, [sp, #32]
 8006256:	3301      	adds	r3, #1
 8006258:	9308      	str	r3, [sp, #32]
 800625a:	e775      	b.n	8006148 <_dtoa_r+0x9f0>
 800625c:	f000 f9be 	bl	80065dc <__multadd>
 8006260:	4631      	mov	r1, r6
 8006262:	4680      	mov	r8, r0
 8006264:	2300      	movs	r3, #0
 8006266:	220a      	movs	r2, #10
 8006268:	4628      	mov	r0, r5
 800626a:	f000 f9b7 	bl	80065dc <__multadd>
 800626e:	4606      	mov	r6, r0
 8006270:	e7f0      	b.n	8006254 <_dtoa_r+0xafc>
 8006272:	9b08      	ldr	r3, [sp, #32]
 8006274:	9306      	str	r3, [sp, #24]
 8006276:	9f03      	ldr	r7, [sp, #12]
 8006278:	4621      	mov	r1, r4
 800627a:	4650      	mov	r0, sl
 800627c:	f7ff f9e0 	bl	8005640 <quorem>
 8006280:	9b03      	ldr	r3, [sp, #12]
 8006282:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006286:	f807 9b01 	strb.w	r9, [r7], #1
 800628a:	1afa      	subs	r2, r7, r3
 800628c:	9b06      	ldr	r3, [sp, #24]
 800628e:	4293      	cmp	r3, r2
 8006290:	dd07      	ble.n	80062a2 <_dtoa_r+0xb4a>
 8006292:	4651      	mov	r1, sl
 8006294:	2300      	movs	r3, #0
 8006296:	220a      	movs	r2, #10
 8006298:	4628      	mov	r0, r5
 800629a:	f000 f99f 	bl	80065dc <__multadd>
 800629e:	4682      	mov	sl, r0
 80062a0:	e7ea      	b.n	8006278 <_dtoa_r+0xb20>
 80062a2:	9b06      	ldr	r3, [sp, #24]
 80062a4:	f04f 0800 	mov.w	r8, #0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	bfcc      	ite	gt
 80062ac:	461f      	movgt	r7, r3
 80062ae:	2701      	movle	r7, #1
 80062b0:	9b03      	ldr	r3, [sp, #12]
 80062b2:	441f      	add	r7, r3
 80062b4:	4651      	mov	r1, sl
 80062b6:	2201      	movs	r2, #1
 80062b8:	4628      	mov	r0, r5
 80062ba:	f000 fb85 	bl	80069c8 <__lshift>
 80062be:	4621      	mov	r1, r4
 80062c0:	4682      	mov	sl, r0
 80062c2:	f000 fbed 	bl	8006aa0 <__mcmp>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	dc97      	bgt.n	80061fa <_dtoa_r+0xaa2>
 80062ca:	d102      	bne.n	80062d2 <_dtoa_r+0xb7a>
 80062cc:	f019 0f01 	tst.w	r9, #1
 80062d0:	d193      	bne.n	80061fa <_dtoa_r+0xaa2>
 80062d2:	463b      	mov	r3, r7
 80062d4:	461f      	mov	r7, r3
 80062d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062da:	2a30      	cmp	r2, #48	; 0x30
 80062dc:	d0fa      	beq.n	80062d4 <_dtoa_r+0xb7c>
 80062de:	e6e1      	b.n	80060a4 <_dtoa_r+0x94c>
 80062e0:	9a03      	ldr	r2, [sp, #12]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d18a      	bne.n	80061fc <_dtoa_r+0xaa4>
 80062e6:	2331      	movs	r3, #49	; 0x31
 80062e8:	f10b 0b01 	add.w	fp, fp, #1
 80062ec:	e797      	b.n	800621e <_dtoa_r+0xac6>
 80062ee:	4b0a      	ldr	r3, [pc, #40]	; (8006318 <_dtoa_r+0xbc0>)
 80062f0:	f7ff ba9f 	b.w	8005832 <_dtoa_r+0xda>
 80062f4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	f47f aa77 	bne.w	80057ea <_dtoa_r+0x92>
 80062fc:	4b07      	ldr	r3, [pc, #28]	; (800631c <_dtoa_r+0xbc4>)
 80062fe:	f7ff ba98 	b.w	8005832 <_dtoa_r+0xda>
 8006302:	9b06      	ldr	r3, [sp, #24]
 8006304:	2b00      	cmp	r3, #0
 8006306:	dcb6      	bgt.n	8006276 <_dtoa_r+0xb1e>
 8006308:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800630a:	2b02      	cmp	r3, #2
 800630c:	f73f aeb5 	bgt.w	800607a <_dtoa_r+0x922>
 8006310:	e7b1      	b.n	8006276 <_dtoa_r+0xb1e>
 8006312:	bf00      	nop
 8006314:	08008d47 	.word	0x08008d47
 8006318:	08008ca2 	.word	0x08008ca2
 800631c:	08008ccb 	.word	0x08008ccb

08006320 <_free_r>:
 8006320:	b538      	push	{r3, r4, r5, lr}
 8006322:	4605      	mov	r5, r0
 8006324:	2900      	cmp	r1, #0
 8006326:	d040      	beq.n	80063aa <_free_r+0x8a>
 8006328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800632c:	1f0c      	subs	r4, r1, #4
 800632e:	2b00      	cmp	r3, #0
 8006330:	bfb8      	it	lt
 8006332:	18e4      	addlt	r4, r4, r3
 8006334:	f000 f8e4 	bl	8006500 <__malloc_lock>
 8006338:	4a1c      	ldr	r2, [pc, #112]	; (80063ac <_free_r+0x8c>)
 800633a:	6813      	ldr	r3, [r2, #0]
 800633c:	b933      	cbnz	r3, 800634c <_free_r+0x2c>
 800633e:	6063      	str	r3, [r4, #4]
 8006340:	6014      	str	r4, [r2, #0]
 8006342:	4628      	mov	r0, r5
 8006344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006348:	f000 b8e0 	b.w	800650c <__malloc_unlock>
 800634c:	42a3      	cmp	r3, r4
 800634e:	d908      	bls.n	8006362 <_free_r+0x42>
 8006350:	6820      	ldr	r0, [r4, #0]
 8006352:	1821      	adds	r1, r4, r0
 8006354:	428b      	cmp	r3, r1
 8006356:	bf01      	itttt	eq
 8006358:	6819      	ldreq	r1, [r3, #0]
 800635a:	685b      	ldreq	r3, [r3, #4]
 800635c:	1809      	addeq	r1, r1, r0
 800635e:	6021      	streq	r1, [r4, #0]
 8006360:	e7ed      	b.n	800633e <_free_r+0x1e>
 8006362:	461a      	mov	r2, r3
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	b10b      	cbz	r3, 800636c <_free_r+0x4c>
 8006368:	42a3      	cmp	r3, r4
 800636a:	d9fa      	bls.n	8006362 <_free_r+0x42>
 800636c:	6811      	ldr	r1, [r2, #0]
 800636e:	1850      	adds	r0, r2, r1
 8006370:	42a0      	cmp	r0, r4
 8006372:	d10b      	bne.n	800638c <_free_r+0x6c>
 8006374:	6820      	ldr	r0, [r4, #0]
 8006376:	4401      	add	r1, r0
 8006378:	1850      	adds	r0, r2, r1
 800637a:	4283      	cmp	r3, r0
 800637c:	6011      	str	r1, [r2, #0]
 800637e:	d1e0      	bne.n	8006342 <_free_r+0x22>
 8006380:	6818      	ldr	r0, [r3, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	4408      	add	r0, r1
 8006386:	6010      	str	r0, [r2, #0]
 8006388:	6053      	str	r3, [r2, #4]
 800638a:	e7da      	b.n	8006342 <_free_r+0x22>
 800638c:	d902      	bls.n	8006394 <_free_r+0x74>
 800638e:	230c      	movs	r3, #12
 8006390:	602b      	str	r3, [r5, #0]
 8006392:	e7d6      	b.n	8006342 <_free_r+0x22>
 8006394:	6820      	ldr	r0, [r4, #0]
 8006396:	1821      	adds	r1, r4, r0
 8006398:	428b      	cmp	r3, r1
 800639a:	bf01      	itttt	eq
 800639c:	6819      	ldreq	r1, [r3, #0]
 800639e:	685b      	ldreq	r3, [r3, #4]
 80063a0:	1809      	addeq	r1, r1, r0
 80063a2:	6021      	streq	r1, [r4, #0]
 80063a4:	6063      	str	r3, [r4, #4]
 80063a6:	6054      	str	r4, [r2, #4]
 80063a8:	e7cb      	b.n	8006342 <_free_r+0x22>
 80063aa:	bd38      	pop	{r3, r4, r5, pc}
 80063ac:	2000047c 	.word	0x2000047c

080063b0 <malloc>:
 80063b0:	4b02      	ldr	r3, [pc, #8]	; (80063bc <malloc+0xc>)
 80063b2:	4601      	mov	r1, r0
 80063b4:	6818      	ldr	r0, [r3, #0]
 80063b6:	f000 b823 	b.w	8006400 <_malloc_r>
 80063ba:	bf00      	nop
 80063bc:	20000064 	.word	0x20000064

080063c0 <sbrk_aligned>:
 80063c0:	b570      	push	{r4, r5, r6, lr}
 80063c2:	4e0e      	ldr	r6, [pc, #56]	; (80063fc <sbrk_aligned+0x3c>)
 80063c4:	460c      	mov	r4, r1
 80063c6:	6831      	ldr	r1, [r6, #0]
 80063c8:	4605      	mov	r5, r0
 80063ca:	b911      	cbnz	r1, 80063d2 <sbrk_aligned+0x12>
 80063cc:	f001 fe90 	bl	80080f0 <_sbrk_r>
 80063d0:	6030      	str	r0, [r6, #0]
 80063d2:	4621      	mov	r1, r4
 80063d4:	4628      	mov	r0, r5
 80063d6:	f001 fe8b 	bl	80080f0 <_sbrk_r>
 80063da:	1c43      	adds	r3, r0, #1
 80063dc:	d00a      	beq.n	80063f4 <sbrk_aligned+0x34>
 80063de:	1cc4      	adds	r4, r0, #3
 80063e0:	f024 0403 	bic.w	r4, r4, #3
 80063e4:	42a0      	cmp	r0, r4
 80063e6:	d007      	beq.n	80063f8 <sbrk_aligned+0x38>
 80063e8:	1a21      	subs	r1, r4, r0
 80063ea:	4628      	mov	r0, r5
 80063ec:	f001 fe80 	bl	80080f0 <_sbrk_r>
 80063f0:	3001      	adds	r0, #1
 80063f2:	d101      	bne.n	80063f8 <sbrk_aligned+0x38>
 80063f4:	f04f 34ff 	mov.w	r4, #4294967295
 80063f8:	4620      	mov	r0, r4
 80063fa:	bd70      	pop	{r4, r5, r6, pc}
 80063fc:	20000480 	.word	0x20000480

08006400 <_malloc_r>:
 8006400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006404:	1ccd      	adds	r5, r1, #3
 8006406:	f025 0503 	bic.w	r5, r5, #3
 800640a:	3508      	adds	r5, #8
 800640c:	2d0c      	cmp	r5, #12
 800640e:	bf38      	it	cc
 8006410:	250c      	movcc	r5, #12
 8006412:	2d00      	cmp	r5, #0
 8006414:	4607      	mov	r7, r0
 8006416:	db01      	blt.n	800641c <_malloc_r+0x1c>
 8006418:	42a9      	cmp	r1, r5
 800641a:	d905      	bls.n	8006428 <_malloc_r+0x28>
 800641c:	230c      	movs	r3, #12
 800641e:	2600      	movs	r6, #0
 8006420:	603b      	str	r3, [r7, #0]
 8006422:	4630      	mov	r0, r6
 8006424:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006428:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80064fc <_malloc_r+0xfc>
 800642c:	f000 f868 	bl	8006500 <__malloc_lock>
 8006430:	f8d8 3000 	ldr.w	r3, [r8]
 8006434:	461c      	mov	r4, r3
 8006436:	bb5c      	cbnz	r4, 8006490 <_malloc_r+0x90>
 8006438:	4629      	mov	r1, r5
 800643a:	4638      	mov	r0, r7
 800643c:	f7ff ffc0 	bl	80063c0 <sbrk_aligned>
 8006440:	1c43      	adds	r3, r0, #1
 8006442:	4604      	mov	r4, r0
 8006444:	d155      	bne.n	80064f2 <_malloc_r+0xf2>
 8006446:	f8d8 4000 	ldr.w	r4, [r8]
 800644a:	4626      	mov	r6, r4
 800644c:	2e00      	cmp	r6, #0
 800644e:	d145      	bne.n	80064dc <_malloc_r+0xdc>
 8006450:	2c00      	cmp	r4, #0
 8006452:	d048      	beq.n	80064e6 <_malloc_r+0xe6>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	4631      	mov	r1, r6
 8006458:	4638      	mov	r0, r7
 800645a:	eb04 0903 	add.w	r9, r4, r3
 800645e:	f001 fe47 	bl	80080f0 <_sbrk_r>
 8006462:	4581      	cmp	r9, r0
 8006464:	d13f      	bne.n	80064e6 <_malloc_r+0xe6>
 8006466:	6821      	ldr	r1, [r4, #0]
 8006468:	4638      	mov	r0, r7
 800646a:	1a6d      	subs	r5, r5, r1
 800646c:	4629      	mov	r1, r5
 800646e:	f7ff ffa7 	bl	80063c0 <sbrk_aligned>
 8006472:	3001      	adds	r0, #1
 8006474:	d037      	beq.n	80064e6 <_malloc_r+0xe6>
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	442b      	add	r3, r5
 800647a:	6023      	str	r3, [r4, #0]
 800647c:	f8d8 3000 	ldr.w	r3, [r8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d038      	beq.n	80064f6 <_malloc_r+0xf6>
 8006484:	685a      	ldr	r2, [r3, #4]
 8006486:	42a2      	cmp	r2, r4
 8006488:	d12b      	bne.n	80064e2 <_malloc_r+0xe2>
 800648a:	2200      	movs	r2, #0
 800648c:	605a      	str	r2, [r3, #4]
 800648e:	e00f      	b.n	80064b0 <_malloc_r+0xb0>
 8006490:	6822      	ldr	r2, [r4, #0]
 8006492:	1b52      	subs	r2, r2, r5
 8006494:	d41f      	bmi.n	80064d6 <_malloc_r+0xd6>
 8006496:	2a0b      	cmp	r2, #11
 8006498:	d917      	bls.n	80064ca <_malloc_r+0xca>
 800649a:	1961      	adds	r1, r4, r5
 800649c:	42a3      	cmp	r3, r4
 800649e:	6025      	str	r5, [r4, #0]
 80064a0:	bf18      	it	ne
 80064a2:	6059      	strne	r1, [r3, #4]
 80064a4:	6863      	ldr	r3, [r4, #4]
 80064a6:	bf08      	it	eq
 80064a8:	f8c8 1000 	streq.w	r1, [r8]
 80064ac:	5162      	str	r2, [r4, r5]
 80064ae:	604b      	str	r3, [r1, #4]
 80064b0:	4638      	mov	r0, r7
 80064b2:	f104 060b 	add.w	r6, r4, #11
 80064b6:	f000 f829 	bl	800650c <__malloc_unlock>
 80064ba:	f026 0607 	bic.w	r6, r6, #7
 80064be:	1d23      	adds	r3, r4, #4
 80064c0:	1af2      	subs	r2, r6, r3
 80064c2:	d0ae      	beq.n	8006422 <_malloc_r+0x22>
 80064c4:	1b9b      	subs	r3, r3, r6
 80064c6:	50a3      	str	r3, [r4, r2]
 80064c8:	e7ab      	b.n	8006422 <_malloc_r+0x22>
 80064ca:	42a3      	cmp	r3, r4
 80064cc:	6862      	ldr	r2, [r4, #4]
 80064ce:	d1dd      	bne.n	800648c <_malloc_r+0x8c>
 80064d0:	f8c8 2000 	str.w	r2, [r8]
 80064d4:	e7ec      	b.n	80064b0 <_malloc_r+0xb0>
 80064d6:	4623      	mov	r3, r4
 80064d8:	6864      	ldr	r4, [r4, #4]
 80064da:	e7ac      	b.n	8006436 <_malloc_r+0x36>
 80064dc:	4634      	mov	r4, r6
 80064de:	6876      	ldr	r6, [r6, #4]
 80064e0:	e7b4      	b.n	800644c <_malloc_r+0x4c>
 80064e2:	4613      	mov	r3, r2
 80064e4:	e7cc      	b.n	8006480 <_malloc_r+0x80>
 80064e6:	230c      	movs	r3, #12
 80064e8:	4638      	mov	r0, r7
 80064ea:	603b      	str	r3, [r7, #0]
 80064ec:	f000 f80e 	bl	800650c <__malloc_unlock>
 80064f0:	e797      	b.n	8006422 <_malloc_r+0x22>
 80064f2:	6025      	str	r5, [r4, #0]
 80064f4:	e7dc      	b.n	80064b0 <_malloc_r+0xb0>
 80064f6:	605b      	str	r3, [r3, #4]
 80064f8:	deff      	udf	#255	; 0xff
 80064fa:	bf00      	nop
 80064fc:	2000047c 	.word	0x2000047c

08006500 <__malloc_lock>:
 8006500:	4801      	ldr	r0, [pc, #4]	; (8006508 <__malloc_lock+0x8>)
 8006502:	f7ff b888 	b.w	8005616 <__retarget_lock_acquire_recursive>
 8006506:	bf00      	nop
 8006508:	20000478 	.word	0x20000478

0800650c <__malloc_unlock>:
 800650c:	4801      	ldr	r0, [pc, #4]	; (8006514 <__malloc_unlock+0x8>)
 800650e:	f7ff b883 	b.w	8005618 <__retarget_lock_release_recursive>
 8006512:	bf00      	nop
 8006514:	20000478 	.word	0x20000478

08006518 <_Balloc>:
 8006518:	b570      	push	{r4, r5, r6, lr}
 800651a:	69c6      	ldr	r6, [r0, #28]
 800651c:	4604      	mov	r4, r0
 800651e:	460d      	mov	r5, r1
 8006520:	b976      	cbnz	r6, 8006540 <_Balloc+0x28>
 8006522:	2010      	movs	r0, #16
 8006524:	f7ff ff44 	bl	80063b0 <malloc>
 8006528:	4602      	mov	r2, r0
 800652a:	61e0      	str	r0, [r4, #28]
 800652c:	b920      	cbnz	r0, 8006538 <_Balloc+0x20>
 800652e:	216b      	movs	r1, #107	; 0x6b
 8006530:	4b17      	ldr	r3, [pc, #92]	; (8006590 <_Balloc+0x78>)
 8006532:	4818      	ldr	r0, [pc, #96]	; (8006594 <_Balloc+0x7c>)
 8006534:	f001 fe00 	bl	8008138 <__assert_func>
 8006538:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800653c:	6006      	str	r6, [r0, #0]
 800653e:	60c6      	str	r6, [r0, #12]
 8006540:	69e6      	ldr	r6, [r4, #28]
 8006542:	68f3      	ldr	r3, [r6, #12]
 8006544:	b183      	cbz	r3, 8006568 <_Balloc+0x50>
 8006546:	69e3      	ldr	r3, [r4, #28]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800654e:	b9b8      	cbnz	r0, 8006580 <_Balloc+0x68>
 8006550:	2101      	movs	r1, #1
 8006552:	fa01 f605 	lsl.w	r6, r1, r5
 8006556:	1d72      	adds	r2, r6, #5
 8006558:	4620      	mov	r0, r4
 800655a:	0092      	lsls	r2, r2, #2
 800655c:	f001 fe0a 	bl	8008174 <_calloc_r>
 8006560:	b160      	cbz	r0, 800657c <_Balloc+0x64>
 8006562:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006566:	e00e      	b.n	8006586 <_Balloc+0x6e>
 8006568:	2221      	movs	r2, #33	; 0x21
 800656a:	2104      	movs	r1, #4
 800656c:	4620      	mov	r0, r4
 800656e:	f001 fe01 	bl	8008174 <_calloc_r>
 8006572:	69e3      	ldr	r3, [r4, #28]
 8006574:	60f0      	str	r0, [r6, #12]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d1e4      	bne.n	8006546 <_Balloc+0x2e>
 800657c:	2000      	movs	r0, #0
 800657e:	bd70      	pop	{r4, r5, r6, pc}
 8006580:	6802      	ldr	r2, [r0, #0]
 8006582:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006586:	2300      	movs	r3, #0
 8006588:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800658c:	e7f7      	b.n	800657e <_Balloc+0x66>
 800658e:	bf00      	nop
 8006590:	08008cd8 	.word	0x08008cd8
 8006594:	08008d58 	.word	0x08008d58

08006598 <_Bfree>:
 8006598:	b570      	push	{r4, r5, r6, lr}
 800659a:	69c6      	ldr	r6, [r0, #28]
 800659c:	4605      	mov	r5, r0
 800659e:	460c      	mov	r4, r1
 80065a0:	b976      	cbnz	r6, 80065c0 <_Bfree+0x28>
 80065a2:	2010      	movs	r0, #16
 80065a4:	f7ff ff04 	bl	80063b0 <malloc>
 80065a8:	4602      	mov	r2, r0
 80065aa:	61e8      	str	r0, [r5, #28]
 80065ac:	b920      	cbnz	r0, 80065b8 <_Bfree+0x20>
 80065ae:	218f      	movs	r1, #143	; 0x8f
 80065b0:	4b08      	ldr	r3, [pc, #32]	; (80065d4 <_Bfree+0x3c>)
 80065b2:	4809      	ldr	r0, [pc, #36]	; (80065d8 <_Bfree+0x40>)
 80065b4:	f001 fdc0 	bl	8008138 <__assert_func>
 80065b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065bc:	6006      	str	r6, [r0, #0]
 80065be:	60c6      	str	r6, [r0, #12]
 80065c0:	b13c      	cbz	r4, 80065d2 <_Bfree+0x3a>
 80065c2:	69eb      	ldr	r3, [r5, #28]
 80065c4:	6862      	ldr	r2, [r4, #4]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065cc:	6021      	str	r1, [r4, #0]
 80065ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065d2:	bd70      	pop	{r4, r5, r6, pc}
 80065d4:	08008cd8 	.word	0x08008cd8
 80065d8:	08008d58 	.word	0x08008d58

080065dc <__multadd>:
 80065dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065e0:	4607      	mov	r7, r0
 80065e2:	460c      	mov	r4, r1
 80065e4:	461e      	mov	r6, r3
 80065e6:	2000      	movs	r0, #0
 80065e8:	690d      	ldr	r5, [r1, #16]
 80065ea:	f101 0c14 	add.w	ip, r1, #20
 80065ee:	f8dc 3000 	ldr.w	r3, [ip]
 80065f2:	3001      	adds	r0, #1
 80065f4:	b299      	uxth	r1, r3
 80065f6:	fb02 6101 	mla	r1, r2, r1, r6
 80065fa:	0c1e      	lsrs	r6, r3, #16
 80065fc:	0c0b      	lsrs	r3, r1, #16
 80065fe:	fb02 3306 	mla	r3, r2, r6, r3
 8006602:	b289      	uxth	r1, r1
 8006604:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006608:	4285      	cmp	r5, r0
 800660a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800660e:	f84c 1b04 	str.w	r1, [ip], #4
 8006612:	dcec      	bgt.n	80065ee <__multadd+0x12>
 8006614:	b30e      	cbz	r6, 800665a <__multadd+0x7e>
 8006616:	68a3      	ldr	r3, [r4, #8]
 8006618:	42ab      	cmp	r3, r5
 800661a:	dc19      	bgt.n	8006650 <__multadd+0x74>
 800661c:	6861      	ldr	r1, [r4, #4]
 800661e:	4638      	mov	r0, r7
 8006620:	3101      	adds	r1, #1
 8006622:	f7ff ff79 	bl	8006518 <_Balloc>
 8006626:	4680      	mov	r8, r0
 8006628:	b928      	cbnz	r0, 8006636 <__multadd+0x5a>
 800662a:	4602      	mov	r2, r0
 800662c:	21ba      	movs	r1, #186	; 0xba
 800662e:	4b0c      	ldr	r3, [pc, #48]	; (8006660 <__multadd+0x84>)
 8006630:	480c      	ldr	r0, [pc, #48]	; (8006664 <__multadd+0x88>)
 8006632:	f001 fd81 	bl	8008138 <__assert_func>
 8006636:	6922      	ldr	r2, [r4, #16]
 8006638:	f104 010c 	add.w	r1, r4, #12
 800663c:	3202      	adds	r2, #2
 800663e:	0092      	lsls	r2, r2, #2
 8006640:	300c      	adds	r0, #12
 8006642:	f001 fd65 	bl	8008110 <memcpy>
 8006646:	4621      	mov	r1, r4
 8006648:	4638      	mov	r0, r7
 800664a:	f7ff ffa5 	bl	8006598 <_Bfree>
 800664e:	4644      	mov	r4, r8
 8006650:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006654:	3501      	adds	r5, #1
 8006656:	615e      	str	r6, [r3, #20]
 8006658:	6125      	str	r5, [r4, #16]
 800665a:	4620      	mov	r0, r4
 800665c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006660:	08008d47 	.word	0x08008d47
 8006664:	08008d58 	.word	0x08008d58

08006668 <__s2b>:
 8006668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800666c:	4615      	mov	r5, r2
 800666e:	2209      	movs	r2, #9
 8006670:	461f      	mov	r7, r3
 8006672:	3308      	adds	r3, #8
 8006674:	460c      	mov	r4, r1
 8006676:	fb93 f3f2 	sdiv	r3, r3, r2
 800667a:	4606      	mov	r6, r0
 800667c:	2201      	movs	r2, #1
 800667e:	2100      	movs	r1, #0
 8006680:	429a      	cmp	r2, r3
 8006682:	db09      	blt.n	8006698 <__s2b+0x30>
 8006684:	4630      	mov	r0, r6
 8006686:	f7ff ff47 	bl	8006518 <_Balloc>
 800668a:	b940      	cbnz	r0, 800669e <__s2b+0x36>
 800668c:	4602      	mov	r2, r0
 800668e:	21d3      	movs	r1, #211	; 0xd3
 8006690:	4b18      	ldr	r3, [pc, #96]	; (80066f4 <__s2b+0x8c>)
 8006692:	4819      	ldr	r0, [pc, #100]	; (80066f8 <__s2b+0x90>)
 8006694:	f001 fd50 	bl	8008138 <__assert_func>
 8006698:	0052      	lsls	r2, r2, #1
 800669a:	3101      	adds	r1, #1
 800669c:	e7f0      	b.n	8006680 <__s2b+0x18>
 800669e:	9b08      	ldr	r3, [sp, #32]
 80066a0:	2d09      	cmp	r5, #9
 80066a2:	6143      	str	r3, [r0, #20]
 80066a4:	f04f 0301 	mov.w	r3, #1
 80066a8:	6103      	str	r3, [r0, #16]
 80066aa:	dd16      	ble.n	80066da <__s2b+0x72>
 80066ac:	f104 0909 	add.w	r9, r4, #9
 80066b0:	46c8      	mov	r8, r9
 80066b2:	442c      	add	r4, r5
 80066b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80066b8:	4601      	mov	r1, r0
 80066ba:	220a      	movs	r2, #10
 80066bc:	4630      	mov	r0, r6
 80066be:	3b30      	subs	r3, #48	; 0x30
 80066c0:	f7ff ff8c 	bl	80065dc <__multadd>
 80066c4:	45a0      	cmp	r8, r4
 80066c6:	d1f5      	bne.n	80066b4 <__s2b+0x4c>
 80066c8:	f1a5 0408 	sub.w	r4, r5, #8
 80066cc:	444c      	add	r4, r9
 80066ce:	1b2d      	subs	r5, r5, r4
 80066d0:	1963      	adds	r3, r4, r5
 80066d2:	42bb      	cmp	r3, r7
 80066d4:	db04      	blt.n	80066e0 <__s2b+0x78>
 80066d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066da:	2509      	movs	r5, #9
 80066dc:	340a      	adds	r4, #10
 80066de:	e7f6      	b.n	80066ce <__s2b+0x66>
 80066e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80066e4:	4601      	mov	r1, r0
 80066e6:	220a      	movs	r2, #10
 80066e8:	4630      	mov	r0, r6
 80066ea:	3b30      	subs	r3, #48	; 0x30
 80066ec:	f7ff ff76 	bl	80065dc <__multadd>
 80066f0:	e7ee      	b.n	80066d0 <__s2b+0x68>
 80066f2:	bf00      	nop
 80066f4:	08008d47 	.word	0x08008d47
 80066f8:	08008d58 	.word	0x08008d58

080066fc <__hi0bits>:
 80066fc:	0c02      	lsrs	r2, r0, #16
 80066fe:	0412      	lsls	r2, r2, #16
 8006700:	4603      	mov	r3, r0
 8006702:	b9ca      	cbnz	r2, 8006738 <__hi0bits+0x3c>
 8006704:	0403      	lsls	r3, r0, #16
 8006706:	2010      	movs	r0, #16
 8006708:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800670c:	bf04      	itt	eq
 800670e:	021b      	lsleq	r3, r3, #8
 8006710:	3008      	addeq	r0, #8
 8006712:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006716:	bf04      	itt	eq
 8006718:	011b      	lsleq	r3, r3, #4
 800671a:	3004      	addeq	r0, #4
 800671c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006720:	bf04      	itt	eq
 8006722:	009b      	lsleq	r3, r3, #2
 8006724:	3002      	addeq	r0, #2
 8006726:	2b00      	cmp	r3, #0
 8006728:	db05      	blt.n	8006736 <__hi0bits+0x3a>
 800672a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800672e:	f100 0001 	add.w	r0, r0, #1
 8006732:	bf08      	it	eq
 8006734:	2020      	moveq	r0, #32
 8006736:	4770      	bx	lr
 8006738:	2000      	movs	r0, #0
 800673a:	e7e5      	b.n	8006708 <__hi0bits+0xc>

0800673c <__lo0bits>:
 800673c:	6803      	ldr	r3, [r0, #0]
 800673e:	4602      	mov	r2, r0
 8006740:	f013 0007 	ands.w	r0, r3, #7
 8006744:	d00b      	beq.n	800675e <__lo0bits+0x22>
 8006746:	07d9      	lsls	r1, r3, #31
 8006748:	d421      	bmi.n	800678e <__lo0bits+0x52>
 800674a:	0798      	lsls	r0, r3, #30
 800674c:	bf49      	itett	mi
 800674e:	085b      	lsrmi	r3, r3, #1
 8006750:	089b      	lsrpl	r3, r3, #2
 8006752:	2001      	movmi	r0, #1
 8006754:	6013      	strmi	r3, [r2, #0]
 8006756:	bf5c      	itt	pl
 8006758:	2002      	movpl	r0, #2
 800675a:	6013      	strpl	r3, [r2, #0]
 800675c:	4770      	bx	lr
 800675e:	b299      	uxth	r1, r3
 8006760:	b909      	cbnz	r1, 8006766 <__lo0bits+0x2a>
 8006762:	2010      	movs	r0, #16
 8006764:	0c1b      	lsrs	r3, r3, #16
 8006766:	b2d9      	uxtb	r1, r3
 8006768:	b909      	cbnz	r1, 800676e <__lo0bits+0x32>
 800676a:	3008      	adds	r0, #8
 800676c:	0a1b      	lsrs	r3, r3, #8
 800676e:	0719      	lsls	r1, r3, #28
 8006770:	bf04      	itt	eq
 8006772:	091b      	lsreq	r3, r3, #4
 8006774:	3004      	addeq	r0, #4
 8006776:	0799      	lsls	r1, r3, #30
 8006778:	bf04      	itt	eq
 800677a:	089b      	lsreq	r3, r3, #2
 800677c:	3002      	addeq	r0, #2
 800677e:	07d9      	lsls	r1, r3, #31
 8006780:	d403      	bmi.n	800678a <__lo0bits+0x4e>
 8006782:	085b      	lsrs	r3, r3, #1
 8006784:	f100 0001 	add.w	r0, r0, #1
 8006788:	d003      	beq.n	8006792 <__lo0bits+0x56>
 800678a:	6013      	str	r3, [r2, #0]
 800678c:	4770      	bx	lr
 800678e:	2000      	movs	r0, #0
 8006790:	4770      	bx	lr
 8006792:	2020      	movs	r0, #32
 8006794:	4770      	bx	lr
	...

08006798 <__i2b>:
 8006798:	b510      	push	{r4, lr}
 800679a:	460c      	mov	r4, r1
 800679c:	2101      	movs	r1, #1
 800679e:	f7ff febb 	bl	8006518 <_Balloc>
 80067a2:	4602      	mov	r2, r0
 80067a4:	b928      	cbnz	r0, 80067b2 <__i2b+0x1a>
 80067a6:	f240 1145 	movw	r1, #325	; 0x145
 80067aa:	4b04      	ldr	r3, [pc, #16]	; (80067bc <__i2b+0x24>)
 80067ac:	4804      	ldr	r0, [pc, #16]	; (80067c0 <__i2b+0x28>)
 80067ae:	f001 fcc3 	bl	8008138 <__assert_func>
 80067b2:	2301      	movs	r3, #1
 80067b4:	6144      	str	r4, [r0, #20]
 80067b6:	6103      	str	r3, [r0, #16]
 80067b8:	bd10      	pop	{r4, pc}
 80067ba:	bf00      	nop
 80067bc:	08008d47 	.word	0x08008d47
 80067c0:	08008d58 	.word	0x08008d58

080067c4 <__multiply>:
 80067c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c8:	4691      	mov	r9, r2
 80067ca:	690a      	ldr	r2, [r1, #16]
 80067cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80067d0:	460c      	mov	r4, r1
 80067d2:	429a      	cmp	r2, r3
 80067d4:	bfbe      	ittt	lt
 80067d6:	460b      	movlt	r3, r1
 80067d8:	464c      	movlt	r4, r9
 80067da:	4699      	movlt	r9, r3
 80067dc:	6927      	ldr	r7, [r4, #16]
 80067de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80067e2:	68a3      	ldr	r3, [r4, #8]
 80067e4:	6861      	ldr	r1, [r4, #4]
 80067e6:	eb07 060a 	add.w	r6, r7, sl
 80067ea:	42b3      	cmp	r3, r6
 80067ec:	b085      	sub	sp, #20
 80067ee:	bfb8      	it	lt
 80067f0:	3101      	addlt	r1, #1
 80067f2:	f7ff fe91 	bl	8006518 <_Balloc>
 80067f6:	b930      	cbnz	r0, 8006806 <__multiply+0x42>
 80067f8:	4602      	mov	r2, r0
 80067fa:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80067fe:	4b43      	ldr	r3, [pc, #268]	; (800690c <__multiply+0x148>)
 8006800:	4843      	ldr	r0, [pc, #268]	; (8006910 <__multiply+0x14c>)
 8006802:	f001 fc99 	bl	8008138 <__assert_func>
 8006806:	f100 0514 	add.w	r5, r0, #20
 800680a:	462b      	mov	r3, r5
 800680c:	2200      	movs	r2, #0
 800680e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006812:	4543      	cmp	r3, r8
 8006814:	d321      	bcc.n	800685a <__multiply+0x96>
 8006816:	f104 0314 	add.w	r3, r4, #20
 800681a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800681e:	f109 0314 	add.w	r3, r9, #20
 8006822:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006826:	9202      	str	r2, [sp, #8]
 8006828:	1b3a      	subs	r2, r7, r4
 800682a:	3a15      	subs	r2, #21
 800682c:	f022 0203 	bic.w	r2, r2, #3
 8006830:	3204      	adds	r2, #4
 8006832:	f104 0115 	add.w	r1, r4, #21
 8006836:	428f      	cmp	r7, r1
 8006838:	bf38      	it	cc
 800683a:	2204      	movcc	r2, #4
 800683c:	9201      	str	r2, [sp, #4]
 800683e:	9a02      	ldr	r2, [sp, #8]
 8006840:	9303      	str	r3, [sp, #12]
 8006842:	429a      	cmp	r2, r3
 8006844:	d80c      	bhi.n	8006860 <__multiply+0x9c>
 8006846:	2e00      	cmp	r6, #0
 8006848:	dd03      	ble.n	8006852 <__multiply+0x8e>
 800684a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800684e:	2b00      	cmp	r3, #0
 8006850:	d05a      	beq.n	8006908 <__multiply+0x144>
 8006852:	6106      	str	r6, [r0, #16]
 8006854:	b005      	add	sp, #20
 8006856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800685a:	f843 2b04 	str.w	r2, [r3], #4
 800685e:	e7d8      	b.n	8006812 <__multiply+0x4e>
 8006860:	f8b3 a000 	ldrh.w	sl, [r3]
 8006864:	f1ba 0f00 	cmp.w	sl, #0
 8006868:	d023      	beq.n	80068b2 <__multiply+0xee>
 800686a:	46a9      	mov	r9, r5
 800686c:	f04f 0c00 	mov.w	ip, #0
 8006870:	f104 0e14 	add.w	lr, r4, #20
 8006874:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006878:	f8d9 1000 	ldr.w	r1, [r9]
 800687c:	fa1f fb82 	uxth.w	fp, r2
 8006880:	b289      	uxth	r1, r1
 8006882:	fb0a 110b 	mla	r1, sl, fp, r1
 8006886:	4461      	add	r1, ip
 8006888:	f8d9 c000 	ldr.w	ip, [r9]
 800688c:	0c12      	lsrs	r2, r2, #16
 800688e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006892:	fb0a c202 	mla	r2, sl, r2, ip
 8006896:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800689a:	b289      	uxth	r1, r1
 800689c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068a0:	4577      	cmp	r7, lr
 80068a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068a6:	f849 1b04 	str.w	r1, [r9], #4
 80068aa:	d8e3      	bhi.n	8006874 <__multiply+0xb0>
 80068ac:	9a01      	ldr	r2, [sp, #4]
 80068ae:	f845 c002 	str.w	ip, [r5, r2]
 80068b2:	9a03      	ldr	r2, [sp, #12]
 80068b4:	3304      	adds	r3, #4
 80068b6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80068ba:	f1b9 0f00 	cmp.w	r9, #0
 80068be:	d021      	beq.n	8006904 <__multiply+0x140>
 80068c0:	46ae      	mov	lr, r5
 80068c2:	f04f 0a00 	mov.w	sl, #0
 80068c6:	6829      	ldr	r1, [r5, #0]
 80068c8:	f104 0c14 	add.w	ip, r4, #20
 80068cc:	f8bc b000 	ldrh.w	fp, [ip]
 80068d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80068d4:	b289      	uxth	r1, r1
 80068d6:	fb09 220b 	mla	r2, r9, fp, r2
 80068da:	4452      	add	r2, sl
 80068dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068e0:	f84e 1b04 	str.w	r1, [lr], #4
 80068e4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80068e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80068ec:	f8be 1000 	ldrh.w	r1, [lr]
 80068f0:	4567      	cmp	r7, ip
 80068f2:	fb09 110a 	mla	r1, r9, sl, r1
 80068f6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80068fa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80068fe:	d8e5      	bhi.n	80068cc <__multiply+0x108>
 8006900:	9a01      	ldr	r2, [sp, #4]
 8006902:	50a9      	str	r1, [r5, r2]
 8006904:	3504      	adds	r5, #4
 8006906:	e79a      	b.n	800683e <__multiply+0x7a>
 8006908:	3e01      	subs	r6, #1
 800690a:	e79c      	b.n	8006846 <__multiply+0x82>
 800690c:	08008d47 	.word	0x08008d47
 8006910:	08008d58 	.word	0x08008d58

08006914 <__pow5mult>:
 8006914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006918:	4615      	mov	r5, r2
 800691a:	f012 0203 	ands.w	r2, r2, #3
 800691e:	4606      	mov	r6, r0
 8006920:	460f      	mov	r7, r1
 8006922:	d007      	beq.n	8006934 <__pow5mult+0x20>
 8006924:	4c25      	ldr	r4, [pc, #148]	; (80069bc <__pow5mult+0xa8>)
 8006926:	3a01      	subs	r2, #1
 8006928:	2300      	movs	r3, #0
 800692a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800692e:	f7ff fe55 	bl	80065dc <__multadd>
 8006932:	4607      	mov	r7, r0
 8006934:	10ad      	asrs	r5, r5, #2
 8006936:	d03d      	beq.n	80069b4 <__pow5mult+0xa0>
 8006938:	69f4      	ldr	r4, [r6, #28]
 800693a:	b97c      	cbnz	r4, 800695c <__pow5mult+0x48>
 800693c:	2010      	movs	r0, #16
 800693e:	f7ff fd37 	bl	80063b0 <malloc>
 8006942:	4602      	mov	r2, r0
 8006944:	61f0      	str	r0, [r6, #28]
 8006946:	b928      	cbnz	r0, 8006954 <__pow5mult+0x40>
 8006948:	f240 11b3 	movw	r1, #435	; 0x1b3
 800694c:	4b1c      	ldr	r3, [pc, #112]	; (80069c0 <__pow5mult+0xac>)
 800694e:	481d      	ldr	r0, [pc, #116]	; (80069c4 <__pow5mult+0xb0>)
 8006950:	f001 fbf2 	bl	8008138 <__assert_func>
 8006954:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006958:	6004      	str	r4, [r0, #0]
 800695a:	60c4      	str	r4, [r0, #12]
 800695c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006960:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006964:	b94c      	cbnz	r4, 800697a <__pow5mult+0x66>
 8006966:	f240 2171 	movw	r1, #625	; 0x271
 800696a:	4630      	mov	r0, r6
 800696c:	f7ff ff14 	bl	8006798 <__i2b>
 8006970:	2300      	movs	r3, #0
 8006972:	4604      	mov	r4, r0
 8006974:	f8c8 0008 	str.w	r0, [r8, #8]
 8006978:	6003      	str	r3, [r0, #0]
 800697a:	f04f 0900 	mov.w	r9, #0
 800697e:	07eb      	lsls	r3, r5, #31
 8006980:	d50a      	bpl.n	8006998 <__pow5mult+0x84>
 8006982:	4639      	mov	r1, r7
 8006984:	4622      	mov	r2, r4
 8006986:	4630      	mov	r0, r6
 8006988:	f7ff ff1c 	bl	80067c4 <__multiply>
 800698c:	4680      	mov	r8, r0
 800698e:	4639      	mov	r1, r7
 8006990:	4630      	mov	r0, r6
 8006992:	f7ff fe01 	bl	8006598 <_Bfree>
 8006996:	4647      	mov	r7, r8
 8006998:	106d      	asrs	r5, r5, #1
 800699a:	d00b      	beq.n	80069b4 <__pow5mult+0xa0>
 800699c:	6820      	ldr	r0, [r4, #0]
 800699e:	b938      	cbnz	r0, 80069b0 <__pow5mult+0x9c>
 80069a0:	4622      	mov	r2, r4
 80069a2:	4621      	mov	r1, r4
 80069a4:	4630      	mov	r0, r6
 80069a6:	f7ff ff0d 	bl	80067c4 <__multiply>
 80069aa:	6020      	str	r0, [r4, #0]
 80069ac:	f8c0 9000 	str.w	r9, [r0]
 80069b0:	4604      	mov	r4, r0
 80069b2:	e7e4      	b.n	800697e <__pow5mult+0x6a>
 80069b4:	4638      	mov	r0, r7
 80069b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ba:	bf00      	nop
 80069bc:	08008ea8 	.word	0x08008ea8
 80069c0:	08008cd8 	.word	0x08008cd8
 80069c4:	08008d58 	.word	0x08008d58

080069c8 <__lshift>:
 80069c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069cc:	460c      	mov	r4, r1
 80069ce:	4607      	mov	r7, r0
 80069d0:	4691      	mov	r9, r2
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	6849      	ldr	r1, [r1, #4]
 80069d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069da:	68a3      	ldr	r3, [r4, #8]
 80069dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069e0:	f108 0601 	add.w	r6, r8, #1
 80069e4:	42b3      	cmp	r3, r6
 80069e6:	db0b      	blt.n	8006a00 <__lshift+0x38>
 80069e8:	4638      	mov	r0, r7
 80069ea:	f7ff fd95 	bl	8006518 <_Balloc>
 80069ee:	4605      	mov	r5, r0
 80069f0:	b948      	cbnz	r0, 8006a06 <__lshift+0x3e>
 80069f2:	4602      	mov	r2, r0
 80069f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80069f8:	4b27      	ldr	r3, [pc, #156]	; (8006a98 <__lshift+0xd0>)
 80069fa:	4828      	ldr	r0, [pc, #160]	; (8006a9c <__lshift+0xd4>)
 80069fc:	f001 fb9c 	bl	8008138 <__assert_func>
 8006a00:	3101      	adds	r1, #1
 8006a02:	005b      	lsls	r3, r3, #1
 8006a04:	e7ee      	b.n	80069e4 <__lshift+0x1c>
 8006a06:	2300      	movs	r3, #0
 8006a08:	f100 0114 	add.w	r1, r0, #20
 8006a0c:	f100 0210 	add.w	r2, r0, #16
 8006a10:	4618      	mov	r0, r3
 8006a12:	4553      	cmp	r3, sl
 8006a14:	db33      	blt.n	8006a7e <__lshift+0xb6>
 8006a16:	6920      	ldr	r0, [r4, #16]
 8006a18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a1c:	f104 0314 	add.w	r3, r4, #20
 8006a20:	f019 091f 	ands.w	r9, r9, #31
 8006a24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a2c:	d02b      	beq.n	8006a86 <__lshift+0xbe>
 8006a2e:	468a      	mov	sl, r1
 8006a30:	2200      	movs	r2, #0
 8006a32:	f1c9 0e20 	rsb	lr, r9, #32
 8006a36:	6818      	ldr	r0, [r3, #0]
 8006a38:	fa00 f009 	lsl.w	r0, r0, r9
 8006a3c:	4310      	orrs	r0, r2
 8006a3e:	f84a 0b04 	str.w	r0, [sl], #4
 8006a42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a46:	459c      	cmp	ip, r3
 8006a48:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a4c:	d8f3      	bhi.n	8006a36 <__lshift+0x6e>
 8006a4e:	ebac 0304 	sub.w	r3, ip, r4
 8006a52:	3b15      	subs	r3, #21
 8006a54:	f023 0303 	bic.w	r3, r3, #3
 8006a58:	3304      	adds	r3, #4
 8006a5a:	f104 0015 	add.w	r0, r4, #21
 8006a5e:	4584      	cmp	ip, r0
 8006a60:	bf38      	it	cc
 8006a62:	2304      	movcc	r3, #4
 8006a64:	50ca      	str	r2, [r1, r3]
 8006a66:	b10a      	cbz	r2, 8006a6c <__lshift+0xa4>
 8006a68:	f108 0602 	add.w	r6, r8, #2
 8006a6c:	3e01      	subs	r6, #1
 8006a6e:	4638      	mov	r0, r7
 8006a70:	4621      	mov	r1, r4
 8006a72:	612e      	str	r6, [r5, #16]
 8006a74:	f7ff fd90 	bl	8006598 <_Bfree>
 8006a78:	4628      	mov	r0, r5
 8006a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a82:	3301      	adds	r3, #1
 8006a84:	e7c5      	b.n	8006a12 <__lshift+0x4a>
 8006a86:	3904      	subs	r1, #4
 8006a88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8c:	459c      	cmp	ip, r3
 8006a8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a92:	d8f9      	bhi.n	8006a88 <__lshift+0xc0>
 8006a94:	e7ea      	b.n	8006a6c <__lshift+0xa4>
 8006a96:	bf00      	nop
 8006a98:	08008d47 	.word	0x08008d47
 8006a9c:	08008d58 	.word	0x08008d58

08006aa0 <__mcmp>:
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	690a      	ldr	r2, [r1, #16]
 8006aa4:	6900      	ldr	r0, [r0, #16]
 8006aa6:	b530      	push	{r4, r5, lr}
 8006aa8:	1a80      	subs	r0, r0, r2
 8006aaa:	d10d      	bne.n	8006ac8 <__mcmp+0x28>
 8006aac:	3314      	adds	r3, #20
 8006aae:	3114      	adds	r1, #20
 8006ab0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ab4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ab8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006abc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ac0:	4295      	cmp	r5, r2
 8006ac2:	d002      	beq.n	8006aca <__mcmp+0x2a>
 8006ac4:	d304      	bcc.n	8006ad0 <__mcmp+0x30>
 8006ac6:	2001      	movs	r0, #1
 8006ac8:	bd30      	pop	{r4, r5, pc}
 8006aca:	42a3      	cmp	r3, r4
 8006acc:	d3f4      	bcc.n	8006ab8 <__mcmp+0x18>
 8006ace:	e7fb      	b.n	8006ac8 <__mcmp+0x28>
 8006ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad4:	e7f8      	b.n	8006ac8 <__mcmp+0x28>
	...

08006ad8 <__mdiff>:
 8006ad8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006adc:	460d      	mov	r5, r1
 8006ade:	4607      	mov	r7, r0
 8006ae0:	4611      	mov	r1, r2
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	4614      	mov	r4, r2
 8006ae6:	f7ff ffdb 	bl	8006aa0 <__mcmp>
 8006aea:	1e06      	subs	r6, r0, #0
 8006aec:	d111      	bne.n	8006b12 <__mdiff+0x3a>
 8006aee:	4631      	mov	r1, r6
 8006af0:	4638      	mov	r0, r7
 8006af2:	f7ff fd11 	bl	8006518 <_Balloc>
 8006af6:	4602      	mov	r2, r0
 8006af8:	b928      	cbnz	r0, 8006b06 <__mdiff+0x2e>
 8006afa:	f240 2137 	movw	r1, #567	; 0x237
 8006afe:	4b3a      	ldr	r3, [pc, #232]	; (8006be8 <__mdiff+0x110>)
 8006b00:	483a      	ldr	r0, [pc, #232]	; (8006bec <__mdiff+0x114>)
 8006b02:	f001 fb19 	bl	8008138 <__assert_func>
 8006b06:	2301      	movs	r3, #1
 8006b08:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b12:	bfa4      	itt	ge
 8006b14:	4623      	movge	r3, r4
 8006b16:	462c      	movge	r4, r5
 8006b18:	4638      	mov	r0, r7
 8006b1a:	6861      	ldr	r1, [r4, #4]
 8006b1c:	bfa6      	itte	ge
 8006b1e:	461d      	movge	r5, r3
 8006b20:	2600      	movge	r6, #0
 8006b22:	2601      	movlt	r6, #1
 8006b24:	f7ff fcf8 	bl	8006518 <_Balloc>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	b918      	cbnz	r0, 8006b34 <__mdiff+0x5c>
 8006b2c:	f240 2145 	movw	r1, #581	; 0x245
 8006b30:	4b2d      	ldr	r3, [pc, #180]	; (8006be8 <__mdiff+0x110>)
 8006b32:	e7e5      	b.n	8006b00 <__mdiff+0x28>
 8006b34:	f102 0814 	add.w	r8, r2, #20
 8006b38:	46c2      	mov	sl, r8
 8006b3a:	f04f 0c00 	mov.w	ip, #0
 8006b3e:	6927      	ldr	r7, [r4, #16]
 8006b40:	60c6      	str	r6, [r0, #12]
 8006b42:	692e      	ldr	r6, [r5, #16]
 8006b44:	f104 0014 	add.w	r0, r4, #20
 8006b48:	f105 0914 	add.w	r9, r5, #20
 8006b4c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006b50:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006b54:	3410      	adds	r4, #16
 8006b56:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006b5a:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b5e:	fa1f f18b 	uxth.w	r1, fp
 8006b62:	4461      	add	r1, ip
 8006b64:	fa1f fc83 	uxth.w	ip, r3
 8006b68:	0c1b      	lsrs	r3, r3, #16
 8006b6a:	eba1 010c 	sub.w	r1, r1, ip
 8006b6e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b72:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006b76:	b289      	uxth	r1, r1
 8006b78:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006b7c:	454e      	cmp	r6, r9
 8006b7e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006b82:	f84a 1b04 	str.w	r1, [sl], #4
 8006b86:	d8e6      	bhi.n	8006b56 <__mdiff+0x7e>
 8006b88:	1b73      	subs	r3, r6, r5
 8006b8a:	3b15      	subs	r3, #21
 8006b8c:	f023 0303 	bic.w	r3, r3, #3
 8006b90:	3515      	adds	r5, #21
 8006b92:	3304      	adds	r3, #4
 8006b94:	42ae      	cmp	r6, r5
 8006b96:	bf38      	it	cc
 8006b98:	2304      	movcc	r3, #4
 8006b9a:	4418      	add	r0, r3
 8006b9c:	4443      	add	r3, r8
 8006b9e:	461e      	mov	r6, r3
 8006ba0:	4605      	mov	r5, r0
 8006ba2:	4575      	cmp	r5, lr
 8006ba4:	d30e      	bcc.n	8006bc4 <__mdiff+0xec>
 8006ba6:	f10e 0103 	add.w	r1, lr, #3
 8006baa:	1a09      	subs	r1, r1, r0
 8006bac:	f021 0103 	bic.w	r1, r1, #3
 8006bb0:	3803      	subs	r0, #3
 8006bb2:	4586      	cmp	lr, r0
 8006bb4:	bf38      	it	cc
 8006bb6:	2100      	movcc	r1, #0
 8006bb8:	440b      	add	r3, r1
 8006bba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006bbe:	b189      	cbz	r1, 8006be4 <__mdiff+0x10c>
 8006bc0:	6117      	str	r7, [r2, #16]
 8006bc2:	e7a3      	b.n	8006b0c <__mdiff+0x34>
 8006bc4:	f855 8b04 	ldr.w	r8, [r5], #4
 8006bc8:	fa1f f188 	uxth.w	r1, r8
 8006bcc:	4461      	add	r1, ip
 8006bce:	140c      	asrs	r4, r1, #16
 8006bd0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006bd4:	b289      	uxth	r1, r1
 8006bd6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006bda:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006bde:	f846 1b04 	str.w	r1, [r6], #4
 8006be2:	e7de      	b.n	8006ba2 <__mdiff+0xca>
 8006be4:	3f01      	subs	r7, #1
 8006be6:	e7e8      	b.n	8006bba <__mdiff+0xe2>
 8006be8:	08008d47 	.word	0x08008d47
 8006bec:	08008d58 	.word	0x08008d58

08006bf0 <__ulp>:
 8006bf0:	4b0e      	ldr	r3, [pc, #56]	; (8006c2c <__ulp+0x3c>)
 8006bf2:	400b      	ands	r3, r1
 8006bf4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	dc08      	bgt.n	8006c0e <__ulp+0x1e>
 8006bfc:	425b      	negs	r3, r3
 8006bfe:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006c02:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006c06:	da04      	bge.n	8006c12 <__ulp+0x22>
 8006c08:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006c0c:	4113      	asrs	r3, r2
 8006c0e:	2200      	movs	r2, #0
 8006c10:	e008      	b.n	8006c24 <__ulp+0x34>
 8006c12:	f1a2 0314 	sub.w	r3, r2, #20
 8006c16:	2b1e      	cmp	r3, #30
 8006c18:	bfd6      	itet	le
 8006c1a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006c1e:	2201      	movgt	r2, #1
 8006c20:	40da      	lsrle	r2, r3
 8006c22:	2300      	movs	r3, #0
 8006c24:	4619      	mov	r1, r3
 8006c26:	4610      	mov	r0, r2
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	7ff00000 	.word	0x7ff00000

08006c30 <__b2d>:
 8006c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c32:	6905      	ldr	r5, [r0, #16]
 8006c34:	f100 0714 	add.w	r7, r0, #20
 8006c38:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006c3c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006c40:	1f2e      	subs	r6, r5, #4
 8006c42:	4620      	mov	r0, r4
 8006c44:	f7ff fd5a 	bl	80066fc <__hi0bits>
 8006c48:	f1c0 0220 	rsb	r2, r0, #32
 8006c4c:	280a      	cmp	r0, #10
 8006c4e:	4603      	mov	r3, r0
 8006c50:	f8df c068 	ldr.w	ip, [pc, #104]	; 8006cbc <__b2d+0x8c>
 8006c54:	600a      	str	r2, [r1, #0]
 8006c56:	dc12      	bgt.n	8006c7e <__b2d+0x4e>
 8006c58:	f1c0 0e0b 	rsb	lr, r0, #11
 8006c5c:	fa24 f20e 	lsr.w	r2, r4, lr
 8006c60:	42b7      	cmp	r7, r6
 8006c62:	ea42 010c 	orr.w	r1, r2, ip
 8006c66:	bf2c      	ite	cs
 8006c68:	2200      	movcs	r2, #0
 8006c6a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8006c6e:	3315      	adds	r3, #21
 8006c70:	fa04 f303 	lsl.w	r3, r4, r3
 8006c74:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c78:	431a      	orrs	r2, r3
 8006c7a:	4610      	mov	r0, r2
 8006c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c7e:	42b7      	cmp	r7, r6
 8006c80:	bf2e      	itee	cs
 8006c82:	2200      	movcs	r2, #0
 8006c84:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8006c88:	f1a5 0608 	subcc.w	r6, r5, #8
 8006c8c:	3b0b      	subs	r3, #11
 8006c8e:	d012      	beq.n	8006cb6 <__b2d+0x86>
 8006c90:	f1c3 0520 	rsb	r5, r3, #32
 8006c94:	fa22 f105 	lsr.w	r1, r2, r5
 8006c98:	409c      	lsls	r4, r3
 8006c9a:	430c      	orrs	r4, r1
 8006c9c:	42be      	cmp	r6, r7
 8006c9e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8006ca2:	bf94      	ite	ls
 8006ca4:	2400      	movls	r4, #0
 8006ca6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006caa:	409a      	lsls	r2, r3
 8006cac:	40ec      	lsrs	r4, r5
 8006cae:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006cb2:	4322      	orrs	r2, r4
 8006cb4:	e7e1      	b.n	8006c7a <__b2d+0x4a>
 8006cb6:	ea44 010c 	orr.w	r1, r4, ip
 8006cba:	e7de      	b.n	8006c7a <__b2d+0x4a>
 8006cbc:	3ff00000 	.word	0x3ff00000

08006cc0 <__d2b>:
 8006cc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cc2:	2101      	movs	r1, #1
 8006cc4:	4617      	mov	r7, r2
 8006cc6:	461c      	mov	r4, r3
 8006cc8:	9e08      	ldr	r6, [sp, #32]
 8006cca:	f7ff fc25 	bl	8006518 <_Balloc>
 8006cce:	4605      	mov	r5, r0
 8006cd0:	b930      	cbnz	r0, 8006ce0 <__d2b+0x20>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	f240 310f 	movw	r1, #783	; 0x30f
 8006cd8:	4b22      	ldr	r3, [pc, #136]	; (8006d64 <__d2b+0xa4>)
 8006cda:	4823      	ldr	r0, [pc, #140]	; (8006d68 <__d2b+0xa8>)
 8006cdc:	f001 fa2c 	bl	8008138 <__assert_func>
 8006ce0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006ce4:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006ce8:	bb24      	cbnz	r4, 8006d34 <__d2b+0x74>
 8006cea:	2f00      	cmp	r7, #0
 8006cec:	9301      	str	r3, [sp, #4]
 8006cee:	d026      	beq.n	8006d3e <__d2b+0x7e>
 8006cf0:	4668      	mov	r0, sp
 8006cf2:	9700      	str	r7, [sp, #0]
 8006cf4:	f7ff fd22 	bl	800673c <__lo0bits>
 8006cf8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006cfc:	b1e8      	cbz	r0, 8006d3a <__d2b+0x7a>
 8006cfe:	f1c0 0320 	rsb	r3, r0, #32
 8006d02:	fa02 f303 	lsl.w	r3, r2, r3
 8006d06:	430b      	orrs	r3, r1
 8006d08:	40c2      	lsrs	r2, r0
 8006d0a:	616b      	str	r3, [r5, #20]
 8006d0c:	9201      	str	r2, [sp, #4]
 8006d0e:	9b01      	ldr	r3, [sp, #4]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	bf14      	ite	ne
 8006d14:	2102      	movne	r1, #2
 8006d16:	2101      	moveq	r1, #1
 8006d18:	61ab      	str	r3, [r5, #24]
 8006d1a:	6129      	str	r1, [r5, #16]
 8006d1c:	b1bc      	cbz	r4, 8006d4e <__d2b+0x8e>
 8006d1e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006d22:	4404      	add	r4, r0
 8006d24:	6034      	str	r4, [r6, #0]
 8006d26:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d2c:	6018      	str	r0, [r3, #0]
 8006d2e:	4628      	mov	r0, r5
 8006d30:	b003      	add	sp, #12
 8006d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d38:	e7d7      	b.n	8006cea <__d2b+0x2a>
 8006d3a:	6169      	str	r1, [r5, #20]
 8006d3c:	e7e7      	b.n	8006d0e <__d2b+0x4e>
 8006d3e:	a801      	add	r0, sp, #4
 8006d40:	f7ff fcfc 	bl	800673c <__lo0bits>
 8006d44:	9b01      	ldr	r3, [sp, #4]
 8006d46:	2101      	movs	r1, #1
 8006d48:	616b      	str	r3, [r5, #20]
 8006d4a:	3020      	adds	r0, #32
 8006d4c:	e7e5      	b.n	8006d1a <__d2b+0x5a>
 8006d4e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006d52:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8006d56:	6030      	str	r0, [r6, #0]
 8006d58:	6918      	ldr	r0, [r3, #16]
 8006d5a:	f7ff fccf 	bl	80066fc <__hi0bits>
 8006d5e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006d62:	e7e2      	b.n	8006d2a <__d2b+0x6a>
 8006d64:	08008d47 	.word	0x08008d47
 8006d68:	08008d58 	.word	0x08008d58

08006d6c <__ratio>:
 8006d6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d70:	4688      	mov	r8, r1
 8006d72:	4669      	mov	r1, sp
 8006d74:	4681      	mov	r9, r0
 8006d76:	f7ff ff5b 	bl	8006c30 <__b2d>
 8006d7a:	460f      	mov	r7, r1
 8006d7c:	4604      	mov	r4, r0
 8006d7e:	460d      	mov	r5, r1
 8006d80:	4640      	mov	r0, r8
 8006d82:	a901      	add	r1, sp, #4
 8006d84:	f7ff ff54 	bl	8006c30 <__b2d>
 8006d88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d8c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006d90:	468b      	mov	fp, r1
 8006d92:	eba3 0c02 	sub.w	ip, r3, r2
 8006d96:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006d9a:	1a9b      	subs	r3, r3, r2
 8006d9c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	bfd5      	itete	le
 8006da4:	460a      	movle	r2, r1
 8006da6:	462a      	movgt	r2, r5
 8006da8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006dac:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006db0:	bfd8      	it	le
 8006db2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006db6:	465b      	mov	r3, fp
 8006db8:	4602      	mov	r2, r0
 8006dba:	4639      	mov	r1, r7
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f7f9 fcb5 	bl	800072c <__aeabi_ddiv>
 8006dc2:	b003      	add	sp, #12
 8006dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006dc8 <__copybits>:
 8006dc8:	3901      	subs	r1, #1
 8006dca:	b570      	push	{r4, r5, r6, lr}
 8006dcc:	1149      	asrs	r1, r1, #5
 8006dce:	6914      	ldr	r4, [r2, #16]
 8006dd0:	3101      	adds	r1, #1
 8006dd2:	f102 0314 	add.w	r3, r2, #20
 8006dd6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006dda:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006dde:	1f05      	subs	r5, r0, #4
 8006de0:	42a3      	cmp	r3, r4
 8006de2:	d30c      	bcc.n	8006dfe <__copybits+0x36>
 8006de4:	1aa3      	subs	r3, r4, r2
 8006de6:	3b11      	subs	r3, #17
 8006de8:	f023 0303 	bic.w	r3, r3, #3
 8006dec:	3211      	adds	r2, #17
 8006dee:	42a2      	cmp	r2, r4
 8006df0:	bf88      	it	hi
 8006df2:	2300      	movhi	r3, #0
 8006df4:	4418      	add	r0, r3
 8006df6:	2300      	movs	r3, #0
 8006df8:	4288      	cmp	r0, r1
 8006dfa:	d305      	bcc.n	8006e08 <__copybits+0x40>
 8006dfc:	bd70      	pop	{r4, r5, r6, pc}
 8006dfe:	f853 6b04 	ldr.w	r6, [r3], #4
 8006e02:	f845 6f04 	str.w	r6, [r5, #4]!
 8006e06:	e7eb      	b.n	8006de0 <__copybits+0x18>
 8006e08:	f840 3b04 	str.w	r3, [r0], #4
 8006e0c:	e7f4      	b.n	8006df8 <__copybits+0x30>

08006e0e <__any_on>:
 8006e0e:	f100 0214 	add.w	r2, r0, #20
 8006e12:	6900      	ldr	r0, [r0, #16]
 8006e14:	114b      	asrs	r3, r1, #5
 8006e16:	4298      	cmp	r0, r3
 8006e18:	b510      	push	{r4, lr}
 8006e1a:	db11      	blt.n	8006e40 <__any_on+0x32>
 8006e1c:	dd0a      	ble.n	8006e34 <__any_on+0x26>
 8006e1e:	f011 011f 	ands.w	r1, r1, #31
 8006e22:	d007      	beq.n	8006e34 <__any_on+0x26>
 8006e24:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006e28:	fa24 f001 	lsr.w	r0, r4, r1
 8006e2c:	fa00 f101 	lsl.w	r1, r0, r1
 8006e30:	428c      	cmp	r4, r1
 8006e32:	d10b      	bne.n	8006e4c <__any_on+0x3e>
 8006e34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d803      	bhi.n	8006e44 <__any_on+0x36>
 8006e3c:	2000      	movs	r0, #0
 8006e3e:	bd10      	pop	{r4, pc}
 8006e40:	4603      	mov	r3, r0
 8006e42:	e7f7      	b.n	8006e34 <__any_on+0x26>
 8006e44:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e48:	2900      	cmp	r1, #0
 8006e4a:	d0f5      	beq.n	8006e38 <__any_on+0x2a>
 8006e4c:	2001      	movs	r0, #1
 8006e4e:	e7f6      	b.n	8006e3e <__any_on+0x30>

08006e50 <sulp>:
 8006e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e54:	460f      	mov	r7, r1
 8006e56:	4690      	mov	r8, r2
 8006e58:	f7ff feca 	bl	8006bf0 <__ulp>
 8006e5c:	4604      	mov	r4, r0
 8006e5e:	460d      	mov	r5, r1
 8006e60:	f1b8 0f00 	cmp.w	r8, #0
 8006e64:	d011      	beq.n	8006e8a <sulp+0x3a>
 8006e66:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006e6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	dd0b      	ble.n	8006e8a <sulp+0x3a>
 8006e72:	2400      	movs	r4, #0
 8006e74:	051b      	lsls	r3, r3, #20
 8006e76:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006e7a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006e7e:	4622      	mov	r2, r4
 8006e80:	462b      	mov	r3, r5
 8006e82:	f7f9 fb29 	bl	80004d8 <__aeabi_dmul>
 8006e86:	4604      	mov	r4, r0
 8006e88:	460d      	mov	r5, r1
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e92:	0000      	movs	r0, r0
 8006e94:	0000      	movs	r0, r0
	...

08006e98 <_strtod_l>:
 8006e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e9c:	b09f      	sub	sp, #124	; 0x7c
 8006e9e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	4604      	mov	r4, r0
 8006ea4:	921a      	str	r2, [sp, #104]	; 0x68
 8006ea6:	460d      	mov	r5, r1
 8006ea8:	f04f 0800 	mov.w	r8, #0
 8006eac:	f04f 0900 	mov.w	r9, #0
 8006eb0:	460a      	mov	r2, r1
 8006eb2:	9219      	str	r2, [sp, #100]	; 0x64
 8006eb4:	7811      	ldrb	r1, [r2, #0]
 8006eb6:	292b      	cmp	r1, #43	; 0x2b
 8006eb8:	d04a      	beq.n	8006f50 <_strtod_l+0xb8>
 8006eba:	d838      	bhi.n	8006f2e <_strtod_l+0x96>
 8006ebc:	290d      	cmp	r1, #13
 8006ebe:	d832      	bhi.n	8006f26 <_strtod_l+0x8e>
 8006ec0:	2908      	cmp	r1, #8
 8006ec2:	d832      	bhi.n	8006f2a <_strtod_l+0x92>
 8006ec4:	2900      	cmp	r1, #0
 8006ec6:	d03b      	beq.n	8006f40 <_strtod_l+0xa8>
 8006ec8:	2200      	movs	r2, #0
 8006eca:	920e      	str	r2, [sp, #56]	; 0x38
 8006ecc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8006ece:	7832      	ldrb	r2, [r6, #0]
 8006ed0:	2a30      	cmp	r2, #48	; 0x30
 8006ed2:	f040 80b2 	bne.w	800703a <_strtod_l+0x1a2>
 8006ed6:	7872      	ldrb	r2, [r6, #1]
 8006ed8:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006edc:	2a58      	cmp	r2, #88	; 0x58
 8006ede:	d16e      	bne.n	8006fbe <_strtod_l+0x126>
 8006ee0:	9302      	str	r3, [sp, #8]
 8006ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	ab1a      	add	r3, sp, #104	; 0x68
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	4a8c      	ldr	r2, [pc, #560]	; (8007120 <_strtod_l+0x288>)
 8006eee:	ab1b      	add	r3, sp, #108	; 0x6c
 8006ef0:	a919      	add	r1, sp, #100	; 0x64
 8006ef2:	f001 f9bb 	bl	800826c <__gethex>
 8006ef6:	f010 070f 	ands.w	r7, r0, #15
 8006efa:	4605      	mov	r5, r0
 8006efc:	d005      	beq.n	8006f0a <_strtod_l+0x72>
 8006efe:	2f06      	cmp	r7, #6
 8006f00:	d128      	bne.n	8006f54 <_strtod_l+0xbc>
 8006f02:	2300      	movs	r3, #0
 8006f04:	3601      	adds	r6, #1
 8006f06:	9619      	str	r6, [sp, #100]	; 0x64
 8006f08:	930e      	str	r3, [sp, #56]	; 0x38
 8006f0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f040 85a0 	bne.w	8007a52 <_strtod_l+0xbba>
 8006f12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f14:	b1cb      	cbz	r3, 8006f4a <_strtod_l+0xb2>
 8006f16:	4642      	mov	r2, r8
 8006f18:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f1c:	4610      	mov	r0, r2
 8006f1e:	4619      	mov	r1, r3
 8006f20:	b01f      	add	sp, #124	; 0x7c
 8006f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f26:	2920      	cmp	r1, #32
 8006f28:	d1ce      	bne.n	8006ec8 <_strtod_l+0x30>
 8006f2a:	3201      	adds	r2, #1
 8006f2c:	e7c1      	b.n	8006eb2 <_strtod_l+0x1a>
 8006f2e:	292d      	cmp	r1, #45	; 0x2d
 8006f30:	d1ca      	bne.n	8006ec8 <_strtod_l+0x30>
 8006f32:	2101      	movs	r1, #1
 8006f34:	910e      	str	r1, [sp, #56]	; 0x38
 8006f36:	1c51      	adds	r1, r2, #1
 8006f38:	9119      	str	r1, [sp, #100]	; 0x64
 8006f3a:	7852      	ldrb	r2, [r2, #1]
 8006f3c:	2a00      	cmp	r2, #0
 8006f3e:	d1c5      	bne.n	8006ecc <_strtod_l+0x34>
 8006f40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f42:	9519      	str	r5, [sp, #100]	; 0x64
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f040 8582 	bne.w	8007a4e <_strtod_l+0xbb6>
 8006f4a:	4642      	mov	r2, r8
 8006f4c:	464b      	mov	r3, r9
 8006f4e:	e7e5      	b.n	8006f1c <_strtod_l+0x84>
 8006f50:	2100      	movs	r1, #0
 8006f52:	e7ef      	b.n	8006f34 <_strtod_l+0x9c>
 8006f54:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006f56:	b13a      	cbz	r2, 8006f68 <_strtod_l+0xd0>
 8006f58:	2135      	movs	r1, #53	; 0x35
 8006f5a:	a81c      	add	r0, sp, #112	; 0x70
 8006f5c:	f7ff ff34 	bl	8006dc8 <__copybits>
 8006f60:	4620      	mov	r0, r4
 8006f62:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006f64:	f7ff fb18 	bl	8006598 <_Bfree>
 8006f68:	3f01      	subs	r7, #1
 8006f6a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006f6c:	2f04      	cmp	r7, #4
 8006f6e:	d806      	bhi.n	8006f7e <_strtod_l+0xe6>
 8006f70:	e8df f007 	tbb	[pc, r7]
 8006f74:	201d0314 	.word	0x201d0314
 8006f78:	14          	.byte	0x14
 8006f79:	00          	.byte	0x00
 8006f7a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8006f7e:	05e9      	lsls	r1, r5, #23
 8006f80:	bf48      	it	mi
 8006f82:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8006f86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f8a:	0d1b      	lsrs	r3, r3, #20
 8006f8c:	051b      	lsls	r3, r3, #20
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1bb      	bne.n	8006f0a <_strtod_l+0x72>
 8006f92:	f7fe fb15 	bl	80055c0 <__errno>
 8006f96:	2322      	movs	r3, #34	; 0x22
 8006f98:	6003      	str	r3, [r0, #0]
 8006f9a:	e7b6      	b.n	8006f0a <_strtod_l+0x72>
 8006f9c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006fa0:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8006fa4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006fa8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006fac:	e7e7      	b.n	8006f7e <_strtod_l+0xe6>
 8006fae:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8007124 <_strtod_l+0x28c>
 8006fb2:	e7e4      	b.n	8006f7e <_strtod_l+0xe6>
 8006fb4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006fb8:	f04f 38ff 	mov.w	r8, #4294967295
 8006fbc:	e7df      	b.n	8006f7e <_strtod_l+0xe6>
 8006fbe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006fc0:	1c5a      	adds	r2, r3, #1
 8006fc2:	9219      	str	r2, [sp, #100]	; 0x64
 8006fc4:	785b      	ldrb	r3, [r3, #1]
 8006fc6:	2b30      	cmp	r3, #48	; 0x30
 8006fc8:	d0f9      	beq.n	8006fbe <_strtod_l+0x126>
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d09d      	beq.n	8006f0a <_strtod_l+0x72>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	f04f 0a00 	mov.w	sl, #0
 8006fd4:	220a      	movs	r2, #10
 8006fd6:	46d3      	mov	fp, sl
 8006fd8:	9305      	str	r3, [sp, #20]
 8006fda:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006fdc:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8006fe0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fe2:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006fe4:	7806      	ldrb	r6, [r0, #0]
 8006fe6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006fea:	b2d9      	uxtb	r1, r3
 8006fec:	2909      	cmp	r1, #9
 8006fee:	d926      	bls.n	800703e <_strtod_l+0x1a6>
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	494d      	ldr	r1, [pc, #308]	; (8007128 <_strtod_l+0x290>)
 8006ff4:	f001 f847 	bl	8008086 <strncmp>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d030      	beq.n	800705e <_strtod_l+0x1c6>
 8006ffc:	2000      	movs	r0, #0
 8006ffe:	4632      	mov	r2, r6
 8007000:	4603      	mov	r3, r0
 8007002:	465e      	mov	r6, fp
 8007004:	9008      	str	r0, [sp, #32]
 8007006:	2a65      	cmp	r2, #101	; 0x65
 8007008:	d001      	beq.n	800700e <_strtod_l+0x176>
 800700a:	2a45      	cmp	r2, #69	; 0x45
 800700c:	d113      	bne.n	8007036 <_strtod_l+0x19e>
 800700e:	b91e      	cbnz	r6, 8007018 <_strtod_l+0x180>
 8007010:	9a05      	ldr	r2, [sp, #20]
 8007012:	4302      	orrs	r2, r0
 8007014:	d094      	beq.n	8006f40 <_strtod_l+0xa8>
 8007016:	2600      	movs	r6, #0
 8007018:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800701a:	1c6a      	adds	r2, r5, #1
 800701c:	9219      	str	r2, [sp, #100]	; 0x64
 800701e:	786a      	ldrb	r2, [r5, #1]
 8007020:	2a2b      	cmp	r2, #43	; 0x2b
 8007022:	d074      	beq.n	800710e <_strtod_l+0x276>
 8007024:	2a2d      	cmp	r2, #45	; 0x2d
 8007026:	d078      	beq.n	800711a <_strtod_l+0x282>
 8007028:	f04f 0c00 	mov.w	ip, #0
 800702c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007030:	2909      	cmp	r1, #9
 8007032:	d97f      	bls.n	8007134 <_strtod_l+0x29c>
 8007034:	9519      	str	r5, [sp, #100]	; 0x64
 8007036:	2700      	movs	r7, #0
 8007038:	e09e      	b.n	8007178 <_strtod_l+0x2e0>
 800703a:	2300      	movs	r3, #0
 800703c:	e7c8      	b.n	8006fd0 <_strtod_l+0x138>
 800703e:	f1bb 0f08 	cmp.w	fp, #8
 8007042:	bfd8      	it	le
 8007044:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8007046:	f100 0001 	add.w	r0, r0, #1
 800704a:	bfd6      	itet	le
 800704c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007050:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007054:	930a      	strle	r3, [sp, #40]	; 0x28
 8007056:	f10b 0b01 	add.w	fp, fp, #1
 800705a:	9019      	str	r0, [sp, #100]	; 0x64
 800705c:	e7c1      	b.n	8006fe2 <_strtod_l+0x14a>
 800705e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	9219      	str	r2, [sp, #100]	; 0x64
 8007064:	785a      	ldrb	r2, [r3, #1]
 8007066:	f1bb 0f00 	cmp.w	fp, #0
 800706a:	d037      	beq.n	80070dc <_strtod_l+0x244>
 800706c:	465e      	mov	r6, fp
 800706e:	9008      	str	r0, [sp, #32]
 8007070:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007074:	2b09      	cmp	r3, #9
 8007076:	d912      	bls.n	800709e <_strtod_l+0x206>
 8007078:	2301      	movs	r3, #1
 800707a:	e7c4      	b.n	8007006 <_strtod_l+0x16e>
 800707c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800707e:	3001      	adds	r0, #1
 8007080:	1c5a      	adds	r2, r3, #1
 8007082:	9219      	str	r2, [sp, #100]	; 0x64
 8007084:	785a      	ldrb	r2, [r3, #1]
 8007086:	2a30      	cmp	r2, #48	; 0x30
 8007088:	d0f8      	beq.n	800707c <_strtod_l+0x1e4>
 800708a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800708e:	2b08      	cmp	r3, #8
 8007090:	f200 84e4 	bhi.w	8007a5c <_strtod_l+0xbc4>
 8007094:	9008      	str	r0, [sp, #32]
 8007096:	2000      	movs	r0, #0
 8007098:	4606      	mov	r6, r0
 800709a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800709c:	930b      	str	r3, [sp, #44]	; 0x2c
 800709e:	3a30      	subs	r2, #48	; 0x30
 80070a0:	f100 0301 	add.w	r3, r0, #1
 80070a4:	d014      	beq.n	80070d0 <_strtod_l+0x238>
 80070a6:	9908      	ldr	r1, [sp, #32]
 80070a8:	eb00 0c06 	add.w	ip, r0, r6
 80070ac:	4419      	add	r1, r3
 80070ae:	9108      	str	r1, [sp, #32]
 80070b0:	4633      	mov	r3, r6
 80070b2:	210a      	movs	r1, #10
 80070b4:	4563      	cmp	r3, ip
 80070b6:	d113      	bne.n	80070e0 <_strtod_l+0x248>
 80070b8:	1833      	adds	r3, r6, r0
 80070ba:	2b08      	cmp	r3, #8
 80070bc:	f106 0601 	add.w	r6, r6, #1
 80070c0:	4406      	add	r6, r0
 80070c2:	dc1a      	bgt.n	80070fa <_strtod_l+0x262>
 80070c4:	230a      	movs	r3, #10
 80070c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070c8:	fb03 2301 	mla	r3, r3, r1, r2
 80070cc:	930a      	str	r3, [sp, #40]	; 0x28
 80070ce:	2300      	movs	r3, #0
 80070d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80070d2:	4618      	mov	r0, r3
 80070d4:	1c51      	adds	r1, r2, #1
 80070d6:	9119      	str	r1, [sp, #100]	; 0x64
 80070d8:	7852      	ldrb	r2, [r2, #1]
 80070da:	e7c9      	b.n	8007070 <_strtod_l+0x1d8>
 80070dc:	4658      	mov	r0, fp
 80070de:	e7d2      	b.n	8007086 <_strtod_l+0x1ee>
 80070e0:	2b08      	cmp	r3, #8
 80070e2:	f103 0301 	add.w	r3, r3, #1
 80070e6:	dc03      	bgt.n	80070f0 <_strtod_l+0x258>
 80070e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80070ea:	434f      	muls	r7, r1
 80070ec:	970a      	str	r7, [sp, #40]	; 0x28
 80070ee:	e7e1      	b.n	80070b4 <_strtod_l+0x21c>
 80070f0:	2b10      	cmp	r3, #16
 80070f2:	bfd8      	it	le
 80070f4:	fb01 fa0a 	mulle.w	sl, r1, sl
 80070f8:	e7dc      	b.n	80070b4 <_strtod_l+0x21c>
 80070fa:	2e10      	cmp	r6, #16
 80070fc:	bfdc      	itt	le
 80070fe:	230a      	movle	r3, #10
 8007100:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007104:	e7e3      	b.n	80070ce <_strtod_l+0x236>
 8007106:	2300      	movs	r3, #0
 8007108:	9308      	str	r3, [sp, #32]
 800710a:	2301      	movs	r3, #1
 800710c:	e780      	b.n	8007010 <_strtod_l+0x178>
 800710e:	f04f 0c00 	mov.w	ip, #0
 8007112:	1caa      	adds	r2, r5, #2
 8007114:	9219      	str	r2, [sp, #100]	; 0x64
 8007116:	78aa      	ldrb	r2, [r5, #2]
 8007118:	e788      	b.n	800702c <_strtod_l+0x194>
 800711a:	f04f 0c01 	mov.w	ip, #1
 800711e:	e7f8      	b.n	8007112 <_strtod_l+0x27a>
 8007120:	08008eb8 	.word	0x08008eb8
 8007124:	7ff00000 	.word	0x7ff00000
 8007128:	08008eb4 	.word	0x08008eb4
 800712c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800712e:	1c51      	adds	r1, r2, #1
 8007130:	9119      	str	r1, [sp, #100]	; 0x64
 8007132:	7852      	ldrb	r2, [r2, #1]
 8007134:	2a30      	cmp	r2, #48	; 0x30
 8007136:	d0f9      	beq.n	800712c <_strtod_l+0x294>
 8007138:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800713c:	2908      	cmp	r1, #8
 800713e:	f63f af7a 	bhi.w	8007036 <_strtod_l+0x19e>
 8007142:	3a30      	subs	r2, #48	; 0x30
 8007144:	9209      	str	r2, [sp, #36]	; 0x24
 8007146:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007148:	920c      	str	r2, [sp, #48]	; 0x30
 800714a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800714c:	1c57      	adds	r7, r2, #1
 800714e:	9719      	str	r7, [sp, #100]	; 0x64
 8007150:	7852      	ldrb	r2, [r2, #1]
 8007152:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007156:	f1be 0f09 	cmp.w	lr, #9
 800715a:	d938      	bls.n	80071ce <_strtod_l+0x336>
 800715c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800715e:	1a7f      	subs	r7, r7, r1
 8007160:	2f08      	cmp	r7, #8
 8007162:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007166:	dc03      	bgt.n	8007170 <_strtod_l+0x2d8>
 8007168:	9909      	ldr	r1, [sp, #36]	; 0x24
 800716a:	428f      	cmp	r7, r1
 800716c:	bfa8      	it	ge
 800716e:	460f      	movge	r7, r1
 8007170:	f1bc 0f00 	cmp.w	ip, #0
 8007174:	d000      	beq.n	8007178 <_strtod_l+0x2e0>
 8007176:	427f      	negs	r7, r7
 8007178:	2e00      	cmp	r6, #0
 800717a:	d14f      	bne.n	800721c <_strtod_l+0x384>
 800717c:	9905      	ldr	r1, [sp, #20]
 800717e:	4301      	orrs	r1, r0
 8007180:	f47f aec3 	bne.w	8006f0a <_strtod_l+0x72>
 8007184:	2b00      	cmp	r3, #0
 8007186:	f47f aedb 	bne.w	8006f40 <_strtod_l+0xa8>
 800718a:	2a69      	cmp	r2, #105	; 0x69
 800718c:	d029      	beq.n	80071e2 <_strtod_l+0x34a>
 800718e:	dc26      	bgt.n	80071de <_strtod_l+0x346>
 8007190:	2a49      	cmp	r2, #73	; 0x49
 8007192:	d026      	beq.n	80071e2 <_strtod_l+0x34a>
 8007194:	2a4e      	cmp	r2, #78	; 0x4e
 8007196:	f47f aed3 	bne.w	8006f40 <_strtod_l+0xa8>
 800719a:	499a      	ldr	r1, [pc, #616]	; (8007404 <_strtod_l+0x56c>)
 800719c:	a819      	add	r0, sp, #100	; 0x64
 800719e:	f001 faa7 	bl	80086f0 <__match>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	f43f aecc 	beq.w	8006f40 <_strtod_l+0xa8>
 80071a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	2b28      	cmp	r3, #40	; 0x28
 80071ae:	d12f      	bne.n	8007210 <_strtod_l+0x378>
 80071b0:	4995      	ldr	r1, [pc, #596]	; (8007408 <_strtod_l+0x570>)
 80071b2:	aa1c      	add	r2, sp, #112	; 0x70
 80071b4:	a819      	add	r0, sp, #100	; 0x64
 80071b6:	f001 faaf 	bl	8008718 <__hexnan>
 80071ba:	2805      	cmp	r0, #5
 80071bc:	d128      	bne.n	8007210 <_strtod_l+0x378>
 80071be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80071c0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80071c4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80071c8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80071cc:	e69d      	b.n	8006f0a <_strtod_l+0x72>
 80071ce:	210a      	movs	r1, #10
 80071d0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80071d2:	fb01 2107 	mla	r1, r1, r7, r2
 80071d6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80071da:	9209      	str	r2, [sp, #36]	; 0x24
 80071dc:	e7b5      	b.n	800714a <_strtod_l+0x2b2>
 80071de:	2a6e      	cmp	r2, #110	; 0x6e
 80071e0:	e7d9      	b.n	8007196 <_strtod_l+0x2fe>
 80071e2:	498a      	ldr	r1, [pc, #552]	; (800740c <_strtod_l+0x574>)
 80071e4:	a819      	add	r0, sp, #100	; 0x64
 80071e6:	f001 fa83 	bl	80086f0 <__match>
 80071ea:	2800      	cmp	r0, #0
 80071ec:	f43f aea8 	beq.w	8006f40 <_strtod_l+0xa8>
 80071f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80071f2:	4987      	ldr	r1, [pc, #540]	; (8007410 <_strtod_l+0x578>)
 80071f4:	3b01      	subs	r3, #1
 80071f6:	a819      	add	r0, sp, #100	; 0x64
 80071f8:	9319      	str	r3, [sp, #100]	; 0x64
 80071fa:	f001 fa79 	bl	80086f0 <__match>
 80071fe:	b910      	cbnz	r0, 8007206 <_strtod_l+0x36e>
 8007200:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007202:	3301      	adds	r3, #1
 8007204:	9319      	str	r3, [sp, #100]	; 0x64
 8007206:	f04f 0800 	mov.w	r8, #0
 800720a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8007414 <_strtod_l+0x57c>
 800720e:	e67c      	b.n	8006f0a <_strtod_l+0x72>
 8007210:	4881      	ldr	r0, [pc, #516]	; (8007418 <_strtod_l+0x580>)
 8007212:	f000 ff8b 	bl	800812c <nan>
 8007216:	4680      	mov	r8, r0
 8007218:	4689      	mov	r9, r1
 800721a:	e676      	b.n	8006f0a <_strtod_l+0x72>
 800721c:	9b08      	ldr	r3, [sp, #32]
 800721e:	f1bb 0f00 	cmp.w	fp, #0
 8007222:	bf08      	it	eq
 8007224:	46b3      	moveq	fp, r6
 8007226:	1afb      	subs	r3, r7, r3
 8007228:	2e10      	cmp	r6, #16
 800722a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800722c:	4635      	mov	r5, r6
 800722e:	9309      	str	r3, [sp, #36]	; 0x24
 8007230:	bfa8      	it	ge
 8007232:	2510      	movge	r5, #16
 8007234:	f7f9 f8d6 	bl	80003e4 <__aeabi_ui2d>
 8007238:	2e09      	cmp	r6, #9
 800723a:	4680      	mov	r8, r0
 800723c:	4689      	mov	r9, r1
 800723e:	dd13      	ble.n	8007268 <_strtod_l+0x3d0>
 8007240:	4b76      	ldr	r3, [pc, #472]	; (800741c <_strtod_l+0x584>)
 8007242:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007246:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800724a:	f7f9 f945 	bl	80004d8 <__aeabi_dmul>
 800724e:	4680      	mov	r8, r0
 8007250:	4650      	mov	r0, sl
 8007252:	4689      	mov	r9, r1
 8007254:	f7f9 f8c6 	bl	80003e4 <__aeabi_ui2d>
 8007258:	4602      	mov	r2, r0
 800725a:	460b      	mov	r3, r1
 800725c:	4640      	mov	r0, r8
 800725e:	4649      	mov	r1, r9
 8007260:	f7f8 ff84 	bl	800016c <__adddf3>
 8007264:	4680      	mov	r8, r0
 8007266:	4689      	mov	r9, r1
 8007268:	2e0f      	cmp	r6, #15
 800726a:	dc36      	bgt.n	80072da <_strtod_l+0x442>
 800726c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800726e:	2b00      	cmp	r3, #0
 8007270:	f43f ae4b 	beq.w	8006f0a <_strtod_l+0x72>
 8007274:	dd22      	ble.n	80072bc <_strtod_l+0x424>
 8007276:	2b16      	cmp	r3, #22
 8007278:	dc09      	bgt.n	800728e <_strtod_l+0x3f6>
 800727a:	4968      	ldr	r1, [pc, #416]	; (800741c <_strtod_l+0x584>)
 800727c:	4642      	mov	r2, r8
 800727e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007282:	464b      	mov	r3, r9
 8007284:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007288:	f7f9 f926 	bl	80004d8 <__aeabi_dmul>
 800728c:	e7c3      	b.n	8007216 <_strtod_l+0x37e>
 800728e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007290:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007294:	4293      	cmp	r3, r2
 8007296:	db20      	blt.n	80072da <_strtod_l+0x442>
 8007298:	4c60      	ldr	r4, [pc, #384]	; (800741c <_strtod_l+0x584>)
 800729a:	f1c6 060f 	rsb	r6, r6, #15
 800729e:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80072a2:	4642      	mov	r2, r8
 80072a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072a8:	464b      	mov	r3, r9
 80072aa:	f7f9 f915 	bl	80004d8 <__aeabi_dmul>
 80072ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b0:	1b9e      	subs	r6, r3, r6
 80072b2:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80072b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80072ba:	e7e5      	b.n	8007288 <_strtod_l+0x3f0>
 80072bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072be:	3316      	adds	r3, #22
 80072c0:	db0b      	blt.n	80072da <_strtod_l+0x442>
 80072c2:	9b08      	ldr	r3, [sp, #32]
 80072c4:	4640      	mov	r0, r8
 80072c6:	1bdf      	subs	r7, r3, r7
 80072c8:	4b54      	ldr	r3, [pc, #336]	; (800741c <_strtod_l+0x584>)
 80072ca:	4649      	mov	r1, r9
 80072cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80072d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072d4:	f7f9 fa2a 	bl	800072c <__aeabi_ddiv>
 80072d8:	e79d      	b.n	8007216 <_strtod_l+0x37e>
 80072da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072dc:	1b75      	subs	r5, r6, r5
 80072de:	441d      	add	r5, r3
 80072e0:	2d00      	cmp	r5, #0
 80072e2:	dd70      	ble.n	80073c6 <_strtod_l+0x52e>
 80072e4:	f015 030f 	ands.w	r3, r5, #15
 80072e8:	d00a      	beq.n	8007300 <_strtod_l+0x468>
 80072ea:	494c      	ldr	r1, [pc, #304]	; (800741c <_strtod_l+0x584>)
 80072ec:	4642      	mov	r2, r8
 80072ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80072f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072f6:	464b      	mov	r3, r9
 80072f8:	f7f9 f8ee 	bl	80004d8 <__aeabi_dmul>
 80072fc:	4680      	mov	r8, r0
 80072fe:	4689      	mov	r9, r1
 8007300:	f035 050f 	bics.w	r5, r5, #15
 8007304:	d04d      	beq.n	80073a2 <_strtod_l+0x50a>
 8007306:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800730a:	dd22      	ble.n	8007352 <_strtod_l+0x4ba>
 800730c:	2600      	movs	r6, #0
 800730e:	46b3      	mov	fp, r6
 8007310:	960b      	str	r6, [sp, #44]	; 0x2c
 8007312:	9608      	str	r6, [sp, #32]
 8007314:	2322      	movs	r3, #34	; 0x22
 8007316:	f04f 0800 	mov.w	r8, #0
 800731a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8007414 <_strtod_l+0x57c>
 800731e:	6023      	str	r3, [r4, #0]
 8007320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007322:	2b00      	cmp	r3, #0
 8007324:	f43f adf1 	beq.w	8006f0a <_strtod_l+0x72>
 8007328:	4620      	mov	r0, r4
 800732a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800732c:	f7ff f934 	bl	8006598 <_Bfree>
 8007330:	4620      	mov	r0, r4
 8007332:	9908      	ldr	r1, [sp, #32]
 8007334:	f7ff f930 	bl	8006598 <_Bfree>
 8007338:	4659      	mov	r1, fp
 800733a:	4620      	mov	r0, r4
 800733c:	f7ff f92c 	bl	8006598 <_Bfree>
 8007340:	4620      	mov	r0, r4
 8007342:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007344:	f7ff f928 	bl	8006598 <_Bfree>
 8007348:	4631      	mov	r1, r6
 800734a:	4620      	mov	r0, r4
 800734c:	f7ff f924 	bl	8006598 <_Bfree>
 8007350:	e5db      	b.n	8006f0a <_strtod_l+0x72>
 8007352:	4b33      	ldr	r3, [pc, #204]	; (8007420 <_strtod_l+0x588>)
 8007354:	4640      	mov	r0, r8
 8007356:	9305      	str	r3, [sp, #20]
 8007358:	2300      	movs	r3, #0
 800735a:	4649      	mov	r1, r9
 800735c:	469a      	mov	sl, r3
 800735e:	112d      	asrs	r5, r5, #4
 8007360:	2d01      	cmp	r5, #1
 8007362:	dc21      	bgt.n	80073a8 <_strtod_l+0x510>
 8007364:	b10b      	cbz	r3, 800736a <_strtod_l+0x4d2>
 8007366:	4680      	mov	r8, r0
 8007368:	4689      	mov	r9, r1
 800736a:	492d      	ldr	r1, [pc, #180]	; (8007420 <_strtod_l+0x588>)
 800736c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007370:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007374:	4642      	mov	r2, r8
 8007376:	e9d1 0100 	ldrd	r0, r1, [r1]
 800737a:	464b      	mov	r3, r9
 800737c:	f7f9 f8ac 	bl	80004d8 <__aeabi_dmul>
 8007380:	4b24      	ldr	r3, [pc, #144]	; (8007414 <_strtod_l+0x57c>)
 8007382:	460a      	mov	r2, r1
 8007384:	400b      	ands	r3, r1
 8007386:	4927      	ldr	r1, [pc, #156]	; (8007424 <_strtod_l+0x58c>)
 8007388:	4680      	mov	r8, r0
 800738a:	428b      	cmp	r3, r1
 800738c:	d8be      	bhi.n	800730c <_strtod_l+0x474>
 800738e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007392:	428b      	cmp	r3, r1
 8007394:	bf86      	itte	hi
 8007396:	f04f 38ff 	movhi.w	r8, #4294967295
 800739a:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8007428 <_strtod_l+0x590>
 800739e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80073a2:	2300      	movs	r3, #0
 80073a4:	9305      	str	r3, [sp, #20]
 80073a6:	e07b      	b.n	80074a0 <_strtod_l+0x608>
 80073a8:	07ea      	lsls	r2, r5, #31
 80073aa:	d505      	bpl.n	80073b8 <_strtod_l+0x520>
 80073ac:	9b05      	ldr	r3, [sp, #20]
 80073ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b2:	f7f9 f891 	bl	80004d8 <__aeabi_dmul>
 80073b6:	2301      	movs	r3, #1
 80073b8:	9a05      	ldr	r2, [sp, #20]
 80073ba:	f10a 0a01 	add.w	sl, sl, #1
 80073be:	3208      	adds	r2, #8
 80073c0:	106d      	asrs	r5, r5, #1
 80073c2:	9205      	str	r2, [sp, #20]
 80073c4:	e7cc      	b.n	8007360 <_strtod_l+0x4c8>
 80073c6:	d0ec      	beq.n	80073a2 <_strtod_l+0x50a>
 80073c8:	426d      	negs	r5, r5
 80073ca:	f015 020f 	ands.w	r2, r5, #15
 80073ce:	d00a      	beq.n	80073e6 <_strtod_l+0x54e>
 80073d0:	4b12      	ldr	r3, [pc, #72]	; (800741c <_strtod_l+0x584>)
 80073d2:	4640      	mov	r0, r8
 80073d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073d8:	4649      	mov	r1, r9
 80073da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073de:	f7f9 f9a5 	bl	800072c <__aeabi_ddiv>
 80073e2:	4680      	mov	r8, r0
 80073e4:	4689      	mov	r9, r1
 80073e6:	112d      	asrs	r5, r5, #4
 80073e8:	d0db      	beq.n	80073a2 <_strtod_l+0x50a>
 80073ea:	2d1f      	cmp	r5, #31
 80073ec:	dd1e      	ble.n	800742c <_strtod_l+0x594>
 80073ee:	2600      	movs	r6, #0
 80073f0:	46b3      	mov	fp, r6
 80073f2:	960b      	str	r6, [sp, #44]	; 0x2c
 80073f4:	9608      	str	r6, [sp, #32]
 80073f6:	2322      	movs	r3, #34	; 0x22
 80073f8:	f04f 0800 	mov.w	r8, #0
 80073fc:	f04f 0900 	mov.w	r9, #0
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	e78d      	b.n	8007320 <_strtod_l+0x488>
 8007404:	08008c9f 	.word	0x08008c9f
 8007408:	08008ecc 	.word	0x08008ecc
 800740c:	08008c97 	.word	0x08008c97
 8007410:	08008cce 	.word	0x08008cce
 8007414:	7ff00000 	.word	0x7ff00000
 8007418:	0800905d 	.word	0x0800905d
 800741c:	08008de0 	.word	0x08008de0
 8007420:	08008db8 	.word	0x08008db8
 8007424:	7ca00000 	.word	0x7ca00000
 8007428:	7fefffff 	.word	0x7fefffff
 800742c:	f015 0310 	ands.w	r3, r5, #16
 8007430:	bf18      	it	ne
 8007432:	236a      	movne	r3, #106	; 0x6a
 8007434:	4640      	mov	r0, r8
 8007436:	9305      	str	r3, [sp, #20]
 8007438:	4649      	mov	r1, r9
 800743a:	2300      	movs	r3, #0
 800743c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8007708 <_strtod_l+0x870>
 8007440:	07ea      	lsls	r2, r5, #31
 8007442:	d504      	bpl.n	800744e <_strtod_l+0x5b6>
 8007444:	e9da 2300 	ldrd	r2, r3, [sl]
 8007448:	f7f9 f846 	bl	80004d8 <__aeabi_dmul>
 800744c:	2301      	movs	r3, #1
 800744e:	106d      	asrs	r5, r5, #1
 8007450:	f10a 0a08 	add.w	sl, sl, #8
 8007454:	d1f4      	bne.n	8007440 <_strtod_l+0x5a8>
 8007456:	b10b      	cbz	r3, 800745c <_strtod_l+0x5c4>
 8007458:	4680      	mov	r8, r0
 800745a:	4689      	mov	r9, r1
 800745c:	9b05      	ldr	r3, [sp, #20]
 800745e:	b1bb      	cbz	r3, 8007490 <_strtod_l+0x5f8>
 8007460:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007464:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007468:	2b00      	cmp	r3, #0
 800746a:	4649      	mov	r1, r9
 800746c:	dd10      	ble.n	8007490 <_strtod_l+0x5f8>
 800746e:	2b1f      	cmp	r3, #31
 8007470:	f340 8128 	ble.w	80076c4 <_strtod_l+0x82c>
 8007474:	2b34      	cmp	r3, #52	; 0x34
 8007476:	bfd8      	it	le
 8007478:	f04f 33ff 	movle.w	r3, #4294967295
 800747c:	f04f 0800 	mov.w	r8, #0
 8007480:	bfcf      	iteee	gt
 8007482:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007486:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800748a:	4093      	lslle	r3, r2
 800748c:	ea03 0901 	andle.w	r9, r3, r1
 8007490:	2200      	movs	r2, #0
 8007492:	2300      	movs	r3, #0
 8007494:	4640      	mov	r0, r8
 8007496:	4649      	mov	r1, r9
 8007498:	f7f9 fa86 	bl	80009a8 <__aeabi_dcmpeq>
 800749c:	2800      	cmp	r0, #0
 800749e:	d1a6      	bne.n	80073ee <_strtod_l+0x556>
 80074a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074a2:	465a      	mov	r2, fp
 80074a4:	9300      	str	r3, [sp, #0]
 80074a6:	4620      	mov	r0, r4
 80074a8:	4633      	mov	r3, r6
 80074aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074ac:	f7ff f8dc 	bl	8006668 <__s2b>
 80074b0:	900b      	str	r0, [sp, #44]	; 0x2c
 80074b2:	2800      	cmp	r0, #0
 80074b4:	f43f af2a 	beq.w	800730c <_strtod_l+0x474>
 80074b8:	2600      	movs	r6, #0
 80074ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074bc:	9b08      	ldr	r3, [sp, #32]
 80074be:	2a00      	cmp	r2, #0
 80074c0:	eba3 0307 	sub.w	r3, r3, r7
 80074c4:	bfa8      	it	ge
 80074c6:	2300      	movge	r3, #0
 80074c8:	46b3      	mov	fp, r6
 80074ca:	9312      	str	r3, [sp, #72]	; 0x48
 80074cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80074d0:	9316      	str	r3, [sp, #88]	; 0x58
 80074d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d4:	4620      	mov	r0, r4
 80074d6:	6859      	ldr	r1, [r3, #4]
 80074d8:	f7ff f81e 	bl	8006518 <_Balloc>
 80074dc:	9008      	str	r0, [sp, #32]
 80074de:	2800      	cmp	r0, #0
 80074e0:	f43f af18 	beq.w	8007314 <_strtod_l+0x47c>
 80074e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074e6:	300c      	adds	r0, #12
 80074e8:	691a      	ldr	r2, [r3, #16]
 80074ea:	f103 010c 	add.w	r1, r3, #12
 80074ee:	3202      	adds	r2, #2
 80074f0:	0092      	lsls	r2, r2, #2
 80074f2:	f000 fe0d 	bl	8008110 <memcpy>
 80074f6:	ab1c      	add	r3, sp, #112	; 0x70
 80074f8:	9301      	str	r3, [sp, #4]
 80074fa:	ab1b      	add	r3, sp, #108	; 0x6c
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	4642      	mov	r2, r8
 8007500:	464b      	mov	r3, r9
 8007502:	4620      	mov	r0, r4
 8007504:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8007508:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800750c:	f7ff fbd8 	bl	8006cc0 <__d2b>
 8007510:	901a      	str	r0, [sp, #104]	; 0x68
 8007512:	2800      	cmp	r0, #0
 8007514:	f43f aefe 	beq.w	8007314 <_strtod_l+0x47c>
 8007518:	2101      	movs	r1, #1
 800751a:	4620      	mov	r0, r4
 800751c:	f7ff f93c 	bl	8006798 <__i2b>
 8007520:	4683      	mov	fp, r0
 8007522:	2800      	cmp	r0, #0
 8007524:	f43f aef6 	beq.w	8007314 <_strtod_l+0x47c>
 8007528:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800752a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800752c:	2f00      	cmp	r7, #0
 800752e:	bfab      	itete	ge
 8007530:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8007532:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007534:	eb07 0a03 	addge.w	sl, r7, r3
 8007538:	1bdd      	sublt	r5, r3, r7
 800753a:	9b05      	ldr	r3, [sp, #20]
 800753c:	bfa8      	it	ge
 800753e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007540:	eba7 0703 	sub.w	r7, r7, r3
 8007544:	4417      	add	r7, r2
 8007546:	4b71      	ldr	r3, [pc, #452]	; (800770c <_strtod_l+0x874>)
 8007548:	f107 37ff 	add.w	r7, r7, #4294967295
 800754c:	bfb8      	it	lt
 800754e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8007552:	429f      	cmp	r7, r3
 8007554:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007558:	f280 80c7 	bge.w	80076ea <_strtod_l+0x852>
 800755c:	1bdb      	subs	r3, r3, r7
 800755e:	2b1f      	cmp	r3, #31
 8007560:	f04f 0101 	mov.w	r1, #1
 8007564:	eba2 0203 	sub.w	r2, r2, r3
 8007568:	f300 80b3 	bgt.w	80076d2 <_strtod_l+0x83a>
 800756c:	fa01 f303 	lsl.w	r3, r1, r3
 8007570:	9313      	str	r3, [sp, #76]	; 0x4c
 8007572:	2300      	movs	r3, #0
 8007574:	9310      	str	r3, [sp, #64]	; 0x40
 8007576:	eb0a 0702 	add.w	r7, sl, r2
 800757a:	9b05      	ldr	r3, [sp, #20]
 800757c:	45ba      	cmp	sl, r7
 800757e:	4415      	add	r5, r2
 8007580:	441d      	add	r5, r3
 8007582:	4653      	mov	r3, sl
 8007584:	bfa8      	it	ge
 8007586:	463b      	movge	r3, r7
 8007588:	42ab      	cmp	r3, r5
 800758a:	bfa8      	it	ge
 800758c:	462b      	movge	r3, r5
 800758e:	2b00      	cmp	r3, #0
 8007590:	bfc2      	ittt	gt
 8007592:	1aff      	subgt	r7, r7, r3
 8007594:	1aed      	subgt	r5, r5, r3
 8007596:	ebaa 0a03 	subgt.w	sl, sl, r3
 800759a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800759c:	2b00      	cmp	r3, #0
 800759e:	dd17      	ble.n	80075d0 <_strtod_l+0x738>
 80075a0:	4659      	mov	r1, fp
 80075a2:	461a      	mov	r2, r3
 80075a4:	4620      	mov	r0, r4
 80075a6:	f7ff f9b5 	bl	8006914 <__pow5mult>
 80075aa:	4683      	mov	fp, r0
 80075ac:	2800      	cmp	r0, #0
 80075ae:	f43f aeb1 	beq.w	8007314 <_strtod_l+0x47c>
 80075b2:	4601      	mov	r1, r0
 80075b4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80075b6:	4620      	mov	r0, r4
 80075b8:	f7ff f904 	bl	80067c4 <__multiply>
 80075bc:	900a      	str	r0, [sp, #40]	; 0x28
 80075be:	2800      	cmp	r0, #0
 80075c0:	f43f aea8 	beq.w	8007314 <_strtod_l+0x47c>
 80075c4:	4620      	mov	r0, r4
 80075c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80075c8:	f7fe ffe6 	bl	8006598 <_Bfree>
 80075cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ce:	931a      	str	r3, [sp, #104]	; 0x68
 80075d0:	2f00      	cmp	r7, #0
 80075d2:	f300 808f 	bgt.w	80076f4 <_strtod_l+0x85c>
 80075d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075d8:	2b00      	cmp	r3, #0
 80075da:	dd08      	ble.n	80075ee <_strtod_l+0x756>
 80075dc:	4620      	mov	r0, r4
 80075de:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80075e0:	9908      	ldr	r1, [sp, #32]
 80075e2:	f7ff f997 	bl	8006914 <__pow5mult>
 80075e6:	9008      	str	r0, [sp, #32]
 80075e8:	2800      	cmp	r0, #0
 80075ea:	f43f ae93 	beq.w	8007314 <_strtod_l+0x47c>
 80075ee:	2d00      	cmp	r5, #0
 80075f0:	dd08      	ble.n	8007604 <_strtod_l+0x76c>
 80075f2:	462a      	mov	r2, r5
 80075f4:	4620      	mov	r0, r4
 80075f6:	9908      	ldr	r1, [sp, #32]
 80075f8:	f7ff f9e6 	bl	80069c8 <__lshift>
 80075fc:	9008      	str	r0, [sp, #32]
 80075fe:	2800      	cmp	r0, #0
 8007600:	f43f ae88 	beq.w	8007314 <_strtod_l+0x47c>
 8007604:	f1ba 0f00 	cmp.w	sl, #0
 8007608:	dd08      	ble.n	800761c <_strtod_l+0x784>
 800760a:	4659      	mov	r1, fp
 800760c:	4652      	mov	r2, sl
 800760e:	4620      	mov	r0, r4
 8007610:	f7ff f9da 	bl	80069c8 <__lshift>
 8007614:	4683      	mov	fp, r0
 8007616:	2800      	cmp	r0, #0
 8007618:	f43f ae7c 	beq.w	8007314 <_strtod_l+0x47c>
 800761c:	4620      	mov	r0, r4
 800761e:	9a08      	ldr	r2, [sp, #32]
 8007620:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007622:	f7ff fa59 	bl	8006ad8 <__mdiff>
 8007626:	4606      	mov	r6, r0
 8007628:	2800      	cmp	r0, #0
 800762a:	f43f ae73 	beq.w	8007314 <_strtod_l+0x47c>
 800762e:	2500      	movs	r5, #0
 8007630:	68c3      	ldr	r3, [r0, #12]
 8007632:	4659      	mov	r1, fp
 8007634:	60c5      	str	r5, [r0, #12]
 8007636:	930a      	str	r3, [sp, #40]	; 0x28
 8007638:	f7ff fa32 	bl	8006aa0 <__mcmp>
 800763c:	42a8      	cmp	r0, r5
 800763e:	da6b      	bge.n	8007718 <_strtod_l+0x880>
 8007640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007642:	ea53 0308 	orrs.w	r3, r3, r8
 8007646:	f040 808f 	bne.w	8007768 <_strtod_l+0x8d0>
 800764a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800764e:	2b00      	cmp	r3, #0
 8007650:	f040 808a 	bne.w	8007768 <_strtod_l+0x8d0>
 8007654:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007658:	0d1b      	lsrs	r3, r3, #20
 800765a:	051b      	lsls	r3, r3, #20
 800765c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007660:	f240 8082 	bls.w	8007768 <_strtod_l+0x8d0>
 8007664:	6973      	ldr	r3, [r6, #20]
 8007666:	b913      	cbnz	r3, 800766e <_strtod_l+0x7d6>
 8007668:	6933      	ldr	r3, [r6, #16]
 800766a:	2b01      	cmp	r3, #1
 800766c:	dd7c      	ble.n	8007768 <_strtod_l+0x8d0>
 800766e:	4631      	mov	r1, r6
 8007670:	2201      	movs	r2, #1
 8007672:	4620      	mov	r0, r4
 8007674:	f7ff f9a8 	bl	80069c8 <__lshift>
 8007678:	4659      	mov	r1, fp
 800767a:	4606      	mov	r6, r0
 800767c:	f7ff fa10 	bl	8006aa0 <__mcmp>
 8007680:	2800      	cmp	r0, #0
 8007682:	dd71      	ble.n	8007768 <_strtod_l+0x8d0>
 8007684:	9905      	ldr	r1, [sp, #20]
 8007686:	464b      	mov	r3, r9
 8007688:	4a21      	ldr	r2, [pc, #132]	; (8007710 <_strtod_l+0x878>)
 800768a:	2900      	cmp	r1, #0
 800768c:	f000 808d 	beq.w	80077aa <_strtod_l+0x912>
 8007690:	ea02 0109 	and.w	r1, r2, r9
 8007694:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007698:	f300 8087 	bgt.w	80077aa <_strtod_l+0x912>
 800769c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80076a0:	f77f aea9 	ble.w	80073f6 <_strtod_l+0x55e>
 80076a4:	4640      	mov	r0, r8
 80076a6:	4649      	mov	r1, r9
 80076a8:	4b1a      	ldr	r3, [pc, #104]	; (8007714 <_strtod_l+0x87c>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	f7f8 ff14 	bl	80004d8 <__aeabi_dmul>
 80076b0:	4b17      	ldr	r3, [pc, #92]	; (8007710 <_strtod_l+0x878>)
 80076b2:	4680      	mov	r8, r0
 80076b4:	400b      	ands	r3, r1
 80076b6:	4689      	mov	r9, r1
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f47f ae35 	bne.w	8007328 <_strtod_l+0x490>
 80076be:	2322      	movs	r3, #34	; 0x22
 80076c0:	6023      	str	r3, [r4, #0]
 80076c2:	e631      	b.n	8007328 <_strtod_l+0x490>
 80076c4:	f04f 32ff 	mov.w	r2, #4294967295
 80076c8:	fa02 f303 	lsl.w	r3, r2, r3
 80076cc:	ea03 0808 	and.w	r8, r3, r8
 80076d0:	e6de      	b.n	8007490 <_strtod_l+0x5f8>
 80076d2:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 80076d6:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 80076da:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 80076de:	37e2      	adds	r7, #226	; 0xe2
 80076e0:	fa01 f307 	lsl.w	r3, r1, r7
 80076e4:	9310      	str	r3, [sp, #64]	; 0x40
 80076e6:	9113      	str	r1, [sp, #76]	; 0x4c
 80076e8:	e745      	b.n	8007576 <_strtod_l+0x6de>
 80076ea:	2300      	movs	r3, #0
 80076ec:	9310      	str	r3, [sp, #64]	; 0x40
 80076ee:	2301      	movs	r3, #1
 80076f0:	9313      	str	r3, [sp, #76]	; 0x4c
 80076f2:	e740      	b.n	8007576 <_strtod_l+0x6de>
 80076f4:	463a      	mov	r2, r7
 80076f6:	4620      	mov	r0, r4
 80076f8:	991a      	ldr	r1, [sp, #104]	; 0x68
 80076fa:	f7ff f965 	bl	80069c8 <__lshift>
 80076fe:	901a      	str	r0, [sp, #104]	; 0x68
 8007700:	2800      	cmp	r0, #0
 8007702:	f47f af68 	bne.w	80075d6 <_strtod_l+0x73e>
 8007706:	e605      	b.n	8007314 <_strtod_l+0x47c>
 8007708:	08008ee0 	.word	0x08008ee0
 800770c:	fffffc02 	.word	0xfffffc02
 8007710:	7ff00000 	.word	0x7ff00000
 8007714:	39500000 	.word	0x39500000
 8007718:	46ca      	mov	sl, r9
 800771a:	d165      	bne.n	80077e8 <_strtod_l+0x950>
 800771c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800771e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007722:	b352      	cbz	r2, 800777a <_strtod_l+0x8e2>
 8007724:	4a9e      	ldr	r2, [pc, #632]	; (80079a0 <_strtod_l+0xb08>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d12a      	bne.n	8007780 <_strtod_l+0x8e8>
 800772a:	9b05      	ldr	r3, [sp, #20]
 800772c:	4641      	mov	r1, r8
 800772e:	b1fb      	cbz	r3, 8007770 <_strtod_l+0x8d8>
 8007730:	4b9c      	ldr	r3, [pc, #624]	; (80079a4 <_strtod_l+0xb0c>)
 8007732:	f04f 32ff 	mov.w	r2, #4294967295
 8007736:	ea09 0303 	and.w	r3, r9, r3
 800773a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800773e:	d81a      	bhi.n	8007776 <_strtod_l+0x8de>
 8007740:	0d1b      	lsrs	r3, r3, #20
 8007742:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007746:	fa02 f303 	lsl.w	r3, r2, r3
 800774a:	4299      	cmp	r1, r3
 800774c:	d118      	bne.n	8007780 <_strtod_l+0x8e8>
 800774e:	4b96      	ldr	r3, [pc, #600]	; (80079a8 <_strtod_l+0xb10>)
 8007750:	459a      	cmp	sl, r3
 8007752:	d102      	bne.n	800775a <_strtod_l+0x8c2>
 8007754:	3101      	adds	r1, #1
 8007756:	f43f addd 	beq.w	8007314 <_strtod_l+0x47c>
 800775a:	f04f 0800 	mov.w	r8, #0
 800775e:	4b91      	ldr	r3, [pc, #580]	; (80079a4 <_strtod_l+0xb0c>)
 8007760:	ea0a 0303 	and.w	r3, sl, r3
 8007764:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007768:	9b05      	ldr	r3, [sp, #20]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d19a      	bne.n	80076a4 <_strtod_l+0x80c>
 800776e:	e5db      	b.n	8007328 <_strtod_l+0x490>
 8007770:	f04f 33ff 	mov.w	r3, #4294967295
 8007774:	e7e9      	b.n	800774a <_strtod_l+0x8b2>
 8007776:	4613      	mov	r3, r2
 8007778:	e7e7      	b.n	800774a <_strtod_l+0x8b2>
 800777a:	ea53 0308 	orrs.w	r3, r3, r8
 800777e:	d081      	beq.n	8007684 <_strtod_l+0x7ec>
 8007780:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007782:	b1e3      	cbz	r3, 80077be <_strtod_l+0x926>
 8007784:	ea13 0f0a 	tst.w	r3, sl
 8007788:	d0ee      	beq.n	8007768 <_strtod_l+0x8d0>
 800778a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800778c:	4640      	mov	r0, r8
 800778e:	4649      	mov	r1, r9
 8007790:	9a05      	ldr	r2, [sp, #20]
 8007792:	b1c3      	cbz	r3, 80077c6 <_strtod_l+0x92e>
 8007794:	f7ff fb5c 	bl	8006e50 <sulp>
 8007798:	4602      	mov	r2, r0
 800779a:	460b      	mov	r3, r1
 800779c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800779e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80077a0:	f7f8 fce4 	bl	800016c <__adddf3>
 80077a4:	4680      	mov	r8, r0
 80077a6:	4689      	mov	r9, r1
 80077a8:	e7de      	b.n	8007768 <_strtod_l+0x8d0>
 80077aa:	4013      	ands	r3, r2
 80077ac:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80077b0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80077b4:	f04f 38ff 	mov.w	r8, #4294967295
 80077b8:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80077bc:	e7d4      	b.n	8007768 <_strtod_l+0x8d0>
 80077be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077c0:	ea13 0f08 	tst.w	r3, r8
 80077c4:	e7e0      	b.n	8007788 <_strtod_l+0x8f0>
 80077c6:	f7ff fb43 	bl	8006e50 <sulp>
 80077ca:	4602      	mov	r2, r0
 80077cc:	460b      	mov	r3, r1
 80077ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 80077d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80077d2:	f7f8 fcc9 	bl	8000168 <__aeabi_dsub>
 80077d6:	2200      	movs	r2, #0
 80077d8:	2300      	movs	r3, #0
 80077da:	4680      	mov	r8, r0
 80077dc:	4689      	mov	r9, r1
 80077de:	f7f9 f8e3 	bl	80009a8 <__aeabi_dcmpeq>
 80077e2:	2800      	cmp	r0, #0
 80077e4:	d0c0      	beq.n	8007768 <_strtod_l+0x8d0>
 80077e6:	e606      	b.n	80073f6 <_strtod_l+0x55e>
 80077e8:	4659      	mov	r1, fp
 80077ea:	4630      	mov	r0, r6
 80077ec:	f7ff fabe 	bl	8006d6c <__ratio>
 80077f0:	4602      	mov	r2, r0
 80077f2:	460b      	mov	r3, r1
 80077f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80077f8:	2200      	movs	r2, #0
 80077fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80077fe:	f7f9 f8e7 	bl	80009d0 <__aeabi_dcmple>
 8007802:	2800      	cmp	r0, #0
 8007804:	d06f      	beq.n	80078e6 <_strtod_l+0xa4e>
 8007806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007808:	2b00      	cmp	r3, #0
 800780a:	d17c      	bne.n	8007906 <_strtod_l+0xa6e>
 800780c:	f1b8 0f00 	cmp.w	r8, #0
 8007810:	d159      	bne.n	80078c6 <_strtod_l+0xa2e>
 8007812:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007816:	2b00      	cmp	r3, #0
 8007818:	d17b      	bne.n	8007912 <_strtod_l+0xa7a>
 800781a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800781e:	2200      	movs	r2, #0
 8007820:	4b62      	ldr	r3, [pc, #392]	; (80079ac <_strtod_l+0xb14>)
 8007822:	f7f9 f8cb 	bl	80009bc <__aeabi_dcmplt>
 8007826:	2800      	cmp	r0, #0
 8007828:	d15a      	bne.n	80078e0 <_strtod_l+0xa48>
 800782a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800782e:	2200      	movs	r2, #0
 8007830:	4b5f      	ldr	r3, [pc, #380]	; (80079b0 <_strtod_l+0xb18>)
 8007832:	f7f8 fe51 	bl	80004d8 <__aeabi_dmul>
 8007836:	4605      	mov	r5, r0
 8007838:	460f      	mov	r7, r1
 800783a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800783e:	9506      	str	r5, [sp, #24]
 8007840:	9307      	str	r3, [sp, #28]
 8007842:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007846:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800784a:	4b56      	ldr	r3, [pc, #344]	; (80079a4 <_strtod_l+0xb0c>)
 800784c:	4a55      	ldr	r2, [pc, #340]	; (80079a4 <_strtod_l+0xb0c>)
 800784e:	ea0a 0303 	and.w	r3, sl, r3
 8007852:	9313      	str	r3, [sp, #76]	; 0x4c
 8007854:	4b57      	ldr	r3, [pc, #348]	; (80079b4 <_strtod_l+0xb1c>)
 8007856:	ea0a 0202 	and.w	r2, sl, r2
 800785a:	429a      	cmp	r2, r3
 800785c:	f040 80b0 	bne.w	80079c0 <_strtod_l+0xb28>
 8007860:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007864:	4640      	mov	r0, r8
 8007866:	4649      	mov	r1, r9
 8007868:	f7ff f9c2 	bl	8006bf0 <__ulp>
 800786c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007870:	f7f8 fe32 	bl	80004d8 <__aeabi_dmul>
 8007874:	4642      	mov	r2, r8
 8007876:	464b      	mov	r3, r9
 8007878:	f7f8 fc78 	bl	800016c <__adddf3>
 800787c:	f8df a124 	ldr.w	sl, [pc, #292]	; 80079a4 <_strtod_l+0xb0c>
 8007880:	4a4d      	ldr	r2, [pc, #308]	; (80079b8 <_strtod_l+0xb20>)
 8007882:	ea01 0a0a 	and.w	sl, r1, sl
 8007886:	4592      	cmp	sl, r2
 8007888:	4680      	mov	r8, r0
 800788a:	d948      	bls.n	800791e <_strtod_l+0xa86>
 800788c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800788e:	4b46      	ldr	r3, [pc, #280]	; (80079a8 <_strtod_l+0xb10>)
 8007890:	429a      	cmp	r2, r3
 8007892:	d103      	bne.n	800789c <_strtod_l+0xa04>
 8007894:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007896:	3301      	adds	r3, #1
 8007898:	f43f ad3c 	beq.w	8007314 <_strtod_l+0x47c>
 800789c:	f04f 38ff 	mov.w	r8, #4294967295
 80078a0:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80079a8 <_strtod_l+0xb10>
 80078a4:	4620      	mov	r0, r4
 80078a6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80078a8:	f7fe fe76 	bl	8006598 <_Bfree>
 80078ac:	4620      	mov	r0, r4
 80078ae:	9908      	ldr	r1, [sp, #32]
 80078b0:	f7fe fe72 	bl	8006598 <_Bfree>
 80078b4:	4659      	mov	r1, fp
 80078b6:	4620      	mov	r0, r4
 80078b8:	f7fe fe6e 	bl	8006598 <_Bfree>
 80078bc:	4631      	mov	r1, r6
 80078be:	4620      	mov	r0, r4
 80078c0:	f7fe fe6a 	bl	8006598 <_Bfree>
 80078c4:	e605      	b.n	80074d2 <_strtod_l+0x63a>
 80078c6:	f1b8 0f01 	cmp.w	r8, #1
 80078ca:	d103      	bne.n	80078d4 <_strtod_l+0xa3c>
 80078cc:	f1b9 0f00 	cmp.w	r9, #0
 80078d0:	f43f ad91 	beq.w	80073f6 <_strtod_l+0x55e>
 80078d4:	2200      	movs	r2, #0
 80078d6:	4b39      	ldr	r3, [pc, #228]	; (80079bc <_strtod_l+0xb24>)
 80078d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80078da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078de:	e016      	b.n	800790e <_strtod_l+0xa76>
 80078e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80078e2:	4f33      	ldr	r7, [pc, #204]	; (80079b0 <_strtod_l+0xb18>)
 80078e4:	e7a9      	b.n	800783a <_strtod_l+0x9a2>
 80078e6:	4b32      	ldr	r3, [pc, #200]	; (80079b0 <_strtod_l+0xb18>)
 80078e8:	2200      	movs	r2, #0
 80078ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80078ee:	f7f8 fdf3 	bl	80004d8 <__aeabi_dmul>
 80078f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078f4:	4605      	mov	r5, r0
 80078f6:	460f      	mov	r7, r1
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d09e      	beq.n	800783a <_strtod_l+0x9a2>
 80078fc:	4602      	mov	r2, r0
 80078fe:	460b      	mov	r3, r1
 8007900:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007904:	e79d      	b.n	8007842 <_strtod_l+0x9aa>
 8007906:	2200      	movs	r2, #0
 8007908:	4b28      	ldr	r3, [pc, #160]	; (80079ac <_strtod_l+0xb14>)
 800790a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800790e:	4f27      	ldr	r7, [pc, #156]	; (80079ac <_strtod_l+0xb14>)
 8007910:	e797      	b.n	8007842 <_strtod_l+0x9aa>
 8007912:	2200      	movs	r2, #0
 8007914:	4b29      	ldr	r3, [pc, #164]	; (80079bc <_strtod_l+0xb24>)
 8007916:	4645      	mov	r5, r8
 8007918:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800791c:	e7f7      	b.n	800790e <_strtod_l+0xa76>
 800791e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8007922:	9b05      	ldr	r3, [sp, #20]
 8007924:	46ca      	mov	sl, r9
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1bc      	bne.n	80078a4 <_strtod_l+0xa0c>
 800792a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800792e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007930:	0d1b      	lsrs	r3, r3, #20
 8007932:	051b      	lsls	r3, r3, #20
 8007934:	429a      	cmp	r2, r3
 8007936:	d1b5      	bne.n	80078a4 <_strtod_l+0xa0c>
 8007938:	4628      	mov	r0, r5
 800793a:	4639      	mov	r1, r7
 800793c:	f7f9 f914 	bl	8000b68 <__aeabi_d2lz>
 8007940:	f7f8 fd9c 	bl	800047c <__aeabi_l2d>
 8007944:	4602      	mov	r2, r0
 8007946:	460b      	mov	r3, r1
 8007948:	4628      	mov	r0, r5
 800794a:	4639      	mov	r1, r7
 800794c:	f7f8 fc0c 	bl	8000168 <__aeabi_dsub>
 8007950:	460b      	mov	r3, r1
 8007952:	4602      	mov	r2, r0
 8007954:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8007958:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800795c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800795e:	ea4a 0a08 	orr.w	sl, sl, r8
 8007962:	ea5a 0a03 	orrs.w	sl, sl, r3
 8007966:	d06c      	beq.n	8007a42 <_strtod_l+0xbaa>
 8007968:	a309      	add	r3, pc, #36	; (adr r3, 8007990 <_strtod_l+0xaf8>)
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	f7f9 f825 	bl	80009bc <__aeabi_dcmplt>
 8007972:	2800      	cmp	r0, #0
 8007974:	f47f acd8 	bne.w	8007328 <_strtod_l+0x490>
 8007978:	a307      	add	r3, pc, #28	; (adr r3, 8007998 <_strtod_l+0xb00>)
 800797a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007982:	f7f9 f839 	bl	80009f8 <__aeabi_dcmpgt>
 8007986:	2800      	cmp	r0, #0
 8007988:	d08c      	beq.n	80078a4 <_strtod_l+0xa0c>
 800798a:	e4cd      	b.n	8007328 <_strtod_l+0x490>
 800798c:	f3af 8000 	nop.w
 8007990:	94a03595 	.word	0x94a03595
 8007994:	3fdfffff 	.word	0x3fdfffff
 8007998:	35afe535 	.word	0x35afe535
 800799c:	3fe00000 	.word	0x3fe00000
 80079a0:	000fffff 	.word	0x000fffff
 80079a4:	7ff00000 	.word	0x7ff00000
 80079a8:	7fefffff 	.word	0x7fefffff
 80079ac:	3ff00000 	.word	0x3ff00000
 80079b0:	3fe00000 	.word	0x3fe00000
 80079b4:	7fe00000 	.word	0x7fe00000
 80079b8:	7c9fffff 	.word	0x7c9fffff
 80079bc:	bff00000 	.word	0xbff00000
 80079c0:	9b05      	ldr	r3, [sp, #20]
 80079c2:	b333      	cbz	r3, 8007a12 <_strtod_l+0xb7a>
 80079c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80079c6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80079ca:	d822      	bhi.n	8007a12 <_strtod_l+0xb7a>
 80079cc:	a328      	add	r3, pc, #160	; (adr r3, 8007a70 <_strtod_l+0xbd8>)
 80079ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d2:	4628      	mov	r0, r5
 80079d4:	4639      	mov	r1, r7
 80079d6:	f7f8 fffb 	bl	80009d0 <__aeabi_dcmple>
 80079da:	b1a0      	cbz	r0, 8007a06 <_strtod_l+0xb6e>
 80079dc:	4639      	mov	r1, r7
 80079de:	4628      	mov	r0, r5
 80079e0:	f7f9 f852 	bl	8000a88 <__aeabi_d2uiz>
 80079e4:	2801      	cmp	r0, #1
 80079e6:	bf38      	it	cc
 80079e8:	2001      	movcc	r0, #1
 80079ea:	f7f8 fcfb 	bl	80003e4 <__aeabi_ui2d>
 80079ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079f0:	4605      	mov	r5, r0
 80079f2:	460f      	mov	r7, r1
 80079f4:	bb03      	cbnz	r3, 8007a38 <_strtod_l+0xba0>
 80079f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079fa:	9014      	str	r0, [sp, #80]	; 0x50
 80079fc:	9315      	str	r3, [sp, #84]	; 0x54
 80079fe:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007a02:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007a06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007a0a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a0e:	1a9b      	subs	r3, r3, r2
 8007a10:	9311      	str	r3, [sp, #68]	; 0x44
 8007a12:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007a14:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007a16:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8007a1a:	f7ff f8e9 	bl	8006bf0 <__ulp>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	460b      	mov	r3, r1
 8007a22:	4640      	mov	r0, r8
 8007a24:	4649      	mov	r1, r9
 8007a26:	f7f8 fd57 	bl	80004d8 <__aeabi_dmul>
 8007a2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a2e:	f7f8 fb9d 	bl	800016c <__adddf3>
 8007a32:	4680      	mov	r8, r0
 8007a34:	4689      	mov	r9, r1
 8007a36:	e774      	b.n	8007922 <_strtod_l+0xa8a>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007a40:	e7dd      	b.n	80079fe <_strtod_l+0xb66>
 8007a42:	a30d      	add	r3, pc, #52	; (adr r3, 8007a78 <_strtod_l+0xbe0>)
 8007a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a48:	f7f8 ffb8 	bl	80009bc <__aeabi_dcmplt>
 8007a4c:	e79b      	b.n	8007986 <_strtod_l+0xaee>
 8007a4e:	2300      	movs	r3, #0
 8007a50:	930e      	str	r3, [sp, #56]	; 0x38
 8007a52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a54:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a56:	6013      	str	r3, [r2, #0]
 8007a58:	f7ff ba5b 	b.w	8006f12 <_strtod_l+0x7a>
 8007a5c:	2a65      	cmp	r2, #101	; 0x65
 8007a5e:	f43f ab52 	beq.w	8007106 <_strtod_l+0x26e>
 8007a62:	2a45      	cmp	r2, #69	; 0x45
 8007a64:	f43f ab4f 	beq.w	8007106 <_strtod_l+0x26e>
 8007a68:	2301      	movs	r3, #1
 8007a6a:	f7ff bb87 	b.w	800717c <_strtod_l+0x2e4>
 8007a6e:	bf00      	nop
 8007a70:	ffc00000 	.word	0xffc00000
 8007a74:	41dfffff 	.word	0x41dfffff
 8007a78:	94a03595 	.word	0x94a03595
 8007a7c:	3fcfffff 	.word	0x3fcfffff

08007a80 <_strtod_r>:
 8007a80:	4b01      	ldr	r3, [pc, #4]	; (8007a88 <_strtod_r+0x8>)
 8007a82:	f7ff ba09 	b.w	8006e98 <_strtod_l>
 8007a86:	bf00      	nop
 8007a88:	20000068 	.word	0x20000068

08007a8c <_strtol_l.constprop.0>:
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a92:	4686      	mov	lr, r0
 8007a94:	4690      	mov	r8, r2
 8007a96:	d001      	beq.n	8007a9c <_strtol_l.constprop.0+0x10>
 8007a98:	2b24      	cmp	r3, #36	; 0x24
 8007a9a:	d906      	bls.n	8007aaa <_strtol_l.constprop.0+0x1e>
 8007a9c:	f7fd fd90 	bl	80055c0 <__errno>
 8007aa0:	2316      	movs	r3, #22
 8007aa2:	6003      	str	r3, [r0, #0]
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aaa:	460d      	mov	r5, r1
 8007aac:	4835      	ldr	r0, [pc, #212]	; (8007b84 <_strtol_l.constprop.0+0xf8>)
 8007aae:	462a      	mov	r2, r5
 8007ab0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ab4:	5d06      	ldrb	r6, [r0, r4]
 8007ab6:	f016 0608 	ands.w	r6, r6, #8
 8007aba:	d1f8      	bne.n	8007aae <_strtol_l.constprop.0+0x22>
 8007abc:	2c2d      	cmp	r4, #45	; 0x2d
 8007abe:	d12e      	bne.n	8007b1e <_strtol_l.constprop.0+0x92>
 8007ac0:	2601      	movs	r6, #1
 8007ac2:	782c      	ldrb	r4, [r5, #0]
 8007ac4:	1c95      	adds	r5, r2, #2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d057      	beq.n	8007b7a <_strtol_l.constprop.0+0xee>
 8007aca:	2b10      	cmp	r3, #16
 8007acc:	d109      	bne.n	8007ae2 <_strtol_l.constprop.0+0x56>
 8007ace:	2c30      	cmp	r4, #48	; 0x30
 8007ad0:	d107      	bne.n	8007ae2 <_strtol_l.constprop.0+0x56>
 8007ad2:	782a      	ldrb	r2, [r5, #0]
 8007ad4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007ad8:	2a58      	cmp	r2, #88	; 0x58
 8007ada:	d149      	bne.n	8007b70 <_strtol_l.constprop.0+0xe4>
 8007adc:	2310      	movs	r3, #16
 8007ade:	786c      	ldrb	r4, [r5, #1]
 8007ae0:	3502      	adds	r5, #2
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007ae8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007aec:	fbbc f9f3 	udiv	r9, ip, r3
 8007af0:	4610      	mov	r0, r2
 8007af2:	fb03 ca19 	mls	sl, r3, r9, ip
 8007af6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007afa:	2f09      	cmp	r7, #9
 8007afc:	d814      	bhi.n	8007b28 <_strtol_l.constprop.0+0x9c>
 8007afe:	463c      	mov	r4, r7
 8007b00:	42a3      	cmp	r3, r4
 8007b02:	dd20      	ble.n	8007b46 <_strtol_l.constprop.0+0xba>
 8007b04:	1c57      	adds	r7, r2, #1
 8007b06:	d007      	beq.n	8007b18 <_strtol_l.constprop.0+0x8c>
 8007b08:	4581      	cmp	r9, r0
 8007b0a:	d319      	bcc.n	8007b40 <_strtol_l.constprop.0+0xb4>
 8007b0c:	d101      	bne.n	8007b12 <_strtol_l.constprop.0+0x86>
 8007b0e:	45a2      	cmp	sl, r4
 8007b10:	db16      	blt.n	8007b40 <_strtol_l.constprop.0+0xb4>
 8007b12:	2201      	movs	r2, #1
 8007b14:	fb00 4003 	mla	r0, r0, r3, r4
 8007b18:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b1c:	e7eb      	b.n	8007af6 <_strtol_l.constprop.0+0x6a>
 8007b1e:	2c2b      	cmp	r4, #43	; 0x2b
 8007b20:	bf04      	itt	eq
 8007b22:	782c      	ldrbeq	r4, [r5, #0]
 8007b24:	1c95      	addeq	r5, r2, #2
 8007b26:	e7ce      	b.n	8007ac6 <_strtol_l.constprop.0+0x3a>
 8007b28:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007b2c:	2f19      	cmp	r7, #25
 8007b2e:	d801      	bhi.n	8007b34 <_strtol_l.constprop.0+0xa8>
 8007b30:	3c37      	subs	r4, #55	; 0x37
 8007b32:	e7e5      	b.n	8007b00 <_strtol_l.constprop.0+0x74>
 8007b34:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007b38:	2f19      	cmp	r7, #25
 8007b3a:	d804      	bhi.n	8007b46 <_strtol_l.constprop.0+0xba>
 8007b3c:	3c57      	subs	r4, #87	; 0x57
 8007b3e:	e7df      	b.n	8007b00 <_strtol_l.constprop.0+0x74>
 8007b40:	f04f 32ff 	mov.w	r2, #4294967295
 8007b44:	e7e8      	b.n	8007b18 <_strtol_l.constprop.0+0x8c>
 8007b46:	1c53      	adds	r3, r2, #1
 8007b48:	d108      	bne.n	8007b5c <_strtol_l.constprop.0+0xd0>
 8007b4a:	2322      	movs	r3, #34	; 0x22
 8007b4c:	4660      	mov	r0, ip
 8007b4e:	f8ce 3000 	str.w	r3, [lr]
 8007b52:	f1b8 0f00 	cmp.w	r8, #0
 8007b56:	d0a6      	beq.n	8007aa6 <_strtol_l.constprop.0+0x1a>
 8007b58:	1e69      	subs	r1, r5, #1
 8007b5a:	e006      	b.n	8007b6a <_strtol_l.constprop.0+0xde>
 8007b5c:	b106      	cbz	r6, 8007b60 <_strtol_l.constprop.0+0xd4>
 8007b5e:	4240      	negs	r0, r0
 8007b60:	f1b8 0f00 	cmp.w	r8, #0
 8007b64:	d09f      	beq.n	8007aa6 <_strtol_l.constprop.0+0x1a>
 8007b66:	2a00      	cmp	r2, #0
 8007b68:	d1f6      	bne.n	8007b58 <_strtol_l.constprop.0+0xcc>
 8007b6a:	f8c8 1000 	str.w	r1, [r8]
 8007b6e:	e79a      	b.n	8007aa6 <_strtol_l.constprop.0+0x1a>
 8007b70:	2430      	movs	r4, #48	; 0x30
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1b5      	bne.n	8007ae2 <_strtol_l.constprop.0+0x56>
 8007b76:	2308      	movs	r3, #8
 8007b78:	e7b3      	b.n	8007ae2 <_strtol_l.constprop.0+0x56>
 8007b7a:	2c30      	cmp	r4, #48	; 0x30
 8007b7c:	d0a9      	beq.n	8007ad2 <_strtol_l.constprop.0+0x46>
 8007b7e:	230a      	movs	r3, #10
 8007b80:	e7af      	b.n	8007ae2 <_strtol_l.constprop.0+0x56>
 8007b82:	bf00      	nop
 8007b84:	08008f09 	.word	0x08008f09

08007b88 <_strtol_r>:
 8007b88:	f7ff bf80 	b.w	8007a8c <_strtol_l.constprop.0>

08007b8c <__ssputs_r>:
 8007b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b90:	461f      	mov	r7, r3
 8007b92:	688e      	ldr	r6, [r1, #8]
 8007b94:	4682      	mov	sl, r0
 8007b96:	42be      	cmp	r6, r7
 8007b98:	460c      	mov	r4, r1
 8007b9a:	4690      	mov	r8, r2
 8007b9c:	680b      	ldr	r3, [r1, #0]
 8007b9e:	d82c      	bhi.n	8007bfa <__ssputs_r+0x6e>
 8007ba0:	898a      	ldrh	r2, [r1, #12]
 8007ba2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ba6:	d026      	beq.n	8007bf6 <__ssputs_r+0x6a>
 8007ba8:	6965      	ldr	r5, [r4, #20]
 8007baa:	6909      	ldr	r1, [r1, #16]
 8007bac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bb0:	eba3 0901 	sub.w	r9, r3, r1
 8007bb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bb8:	1c7b      	adds	r3, r7, #1
 8007bba:	444b      	add	r3, r9
 8007bbc:	106d      	asrs	r5, r5, #1
 8007bbe:	429d      	cmp	r5, r3
 8007bc0:	bf38      	it	cc
 8007bc2:	461d      	movcc	r5, r3
 8007bc4:	0553      	lsls	r3, r2, #21
 8007bc6:	d527      	bpl.n	8007c18 <__ssputs_r+0x8c>
 8007bc8:	4629      	mov	r1, r5
 8007bca:	f7fe fc19 	bl	8006400 <_malloc_r>
 8007bce:	4606      	mov	r6, r0
 8007bd0:	b360      	cbz	r0, 8007c2c <__ssputs_r+0xa0>
 8007bd2:	464a      	mov	r2, r9
 8007bd4:	6921      	ldr	r1, [r4, #16]
 8007bd6:	f000 fa9b 	bl	8008110 <memcpy>
 8007bda:	89a3      	ldrh	r3, [r4, #12]
 8007bdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007be4:	81a3      	strh	r3, [r4, #12]
 8007be6:	6126      	str	r6, [r4, #16]
 8007be8:	444e      	add	r6, r9
 8007bea:	6026      	str	r6, [r4, #0]
 8007bec:	463e      	mov	r6, r7
 8007bee:	6165      	str	r5, [r4, #20]
 8007bf0:	eba5 0509 	sub.w	r5, r5, r9
 8007bf4:	60a5      	str	r5, [r4, #8]
 8007bf6:	42be      	cmp	r6, r7
 8007bf8:	d900      	bls.n	8007bfc <__ssputs_r+0x70>
 8007bfa:	463e      	mov	r6, r7
 8007bfc:	4632      	mov	r2, r6
 8007bfe:	4641      	mov	r1, r8
 8007c00:	6820      	ldr	r0, [r4, #0]
 8007c02:	f000 fa26 	bl	8008052 <memmove>
 8007c06:	2000      	movs	r0, #0
 8007c08:	68a3      	ldr	r3, [r4, #8]
 8007c0a:	1b9b      	subs	r3, r3, r6
 8007c0c:	60a3      	str	r3, [r4, #8]
 8007c0e:	6823      	ldr	r3, [r4, #0]
 8007c10:	4433      	add	r3, r6
 8007c12:	6023      	str	r3, [r4, #0]
 8007c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c18:	462a      	mov	r2, r5
 8007c1a:	f000 fe2a 	bl	8008872 <_realloc_r>
 8007c1e:	4606      	mov	r6, r0
 8007c20:	2800      	cmp	r0, #0
 8007c22:	d1e0      	bne.n	8007be6 <__ssputs_r+0x5a>
 8007c24:	4650      	mov	r0, sl
 8007c26:	6921      	ldr	r1, [r4, #16]
 8007c28:	f7fe fb7a 	bl	8006320 <_free_r>
 8007c2c:	230c      	movs	r3, #12
 8007c2e:	f8ca 3000 	str.w	r3, [sl]
 8007c32:	89a3      	ldrh	r3, [r4, #12]
 8007c34:	f04f 30ff 	mov.w	r0, #4294967295
 8007c38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c3c:	81a3      	strh	r3, [r4, #12]
 8007c3e:	e7e9      	b.n	8007c14 <__ssputs_r+0x88>

08007c40 <_svfiprintf_r>:
 8007c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c44:	4698      	mov	r8, r3
 8007c46:	898b      	ldrh	r3, [r1, #12]
 8007c48:	4607      	mov	r7, r0
 8007c4a:	061b      	lsls	r3, r3, #24
 8007c4c:	460d      	mov	r5, r1
 8007c4e:	4614      	mov	r4, r2
 8007c50:	b09d      	sub	sp, #116	; 0x74
 8007c52:	d50e      	bpl.n	8007c72 <_svfiprintf_r+0x32>
 8007c54:	690b      	ldr	r3, [r1, #16]
 8007c56:	b963      	cbnz	r3, 8007c72 <_svfiprintf_r+0x32>
 8007c58:	2140      	movs	r1, #64	; 0x40
 8007c5a:	f7fe fbd1 	bl	8006400 <_malloc_r>
 8007c5e:	6028      	str	r0, [r5, #0]
 8007c60:	6128      	str	r0, [r5, #16]
 8007c62:	b920      	cbnz	r0, 8007c6e <_svfiprintf_r+0x2e>
 8007c64:	230c      	movs	r3, #12
 8007c66:	603b      	str	r3, [r7, #0]
 8007c68:	f04f 30ff 	mov.w	r0, #4294967295
 8007c6c:	e0d0      	b.n	8007e10 <_svfiprintf_r+0x1d0>
 8007c6e:	2340      	movs	r3, #64	; 0x40
 8007c70:	616b      	str	r3, [r5, #20]
 8007c72:	2300      	movs	r3, #0
 8007c74:	9309      	str	r3, [sp, #36]	; 0x24
 8007c76:	2320      	movs	r3, #32
 8007c78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c7c:	2330      	movs	r3, #48	; 0x30
 8007c7e:	f04f 0901 	mov.w	r9, #1
 8007c82:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c86:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8007e28 <_svfiprintf_r+0x1e8>
 8007c8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c8e:	4623      	mov	r3, r4
 8007c90:	469a      	mov	sl, r3
 8007c92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c96:	b10a      	cbz	r2, 8007c9c <_svfiprintf_r+0x5c>
 8007c98:	2a25      	cmp	r2, #37	; 0x25
 8007c9a:	d1f9      	bne.n	8007c90 <_svfiprintf_r+0x50>
 8007c9c:	ebba 0b04 	subs.w	fp, sl, r4
 8007ca0:	d00b      	beq.n	8007cba <_svfiprintf_r+0x7a>
 8007ca2:	465b      	mov	r3, fp
 8007ca4:	4622      	mov	r2, r4
 8007ca6:	4629      	mov	r1, r5
 8007ca8:	4638      	mov	r0, r7
 8007caa:	f7ff ff6f 	bl	8007b8c <__ssputs_r>
 8007cae:	3001      	adds	r0, #1
 8007cb0:	f000 80a9 	beq.w	8007e06 <_svfiprintf_r+0x1c6>
 8007cb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cb6:	445a      	add	r2, fp
 8007cb8:	9209      	str	r2, [sp, #36]	; 0x24
 8007cba:	f89a 3000 	ldrb.w	r3, [sl]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f000 80a1 	beq.w	8007e06 <_svfiprintf_r+0x1c6>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cce:	f10a 0a01 	add.w	sl, sl, #1
 8007cd2:	9304      	str	r3, [sp, #16]
 8007cd4:	9307      	str	r3, [sp, #28]
 8007cd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cda:	931a      	str	r3, [sp, #104]	; 0x68
 8007cdc:	4654      	mov	r4, sl
 8007cde:	2205      	movs	r2, #5
 8007ce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce4:	4850      	ldr	r0, [pc, #320]	; (8007e28 <_svfiprintf_r+0x1e8>)
 8007ce6:	f7fd fc98 	bl	800561a <memchr>
 8007cea:	9a04      	ldr	r2, [sp, #16]
 8007cec:	b9d8      	cbnz	r0, 8007d26 <_svfiprintf_r+0xe6>
 8007cee:	06d0      	lsls	r0, r2, #27
 8007cf0:	bf44      	itt	mi
 8007cf2:	2320      	movmi	r3, #32
 8007cf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cf8:	0711      	lsls	r1, r2, #28
 8007cfa:	bf44      	itt	mi
 8007cfc:	232b      	movmi	r3, #43	; 0x2b
 8007cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d02:	f89a 3000 	ldrb.w	r3, [sl]
 8007d06:	2b2a      	cmp	r3, #42	; 0x2a
 8007d08:	d015      	beq.n	8007d36 <_svfiprintf_r+0xf6>
 8007d0a:	4654      	mov	r4, sl
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	f04f 0c0a 	mov.w	ip, #10
 8007d12:	9a07      	ldr	r2, [sp, #28]
 8007d14:	4621      	mov	r1, r4
 8007d16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d1a:	3b30      	subs	r3, #48	; 0x30
 8007d1c:	2b09      	cmp	r3, #9
 8007d1e:	d94d      	bls.n	8007dbc <_svfiprintf_r+0x17c>
 8007d20:	b1b0      	cbz	r0, 8007d50 <_svfiprintf_r+0x110>
 8007d22:	9207      	str	r2, [sp, #28]
 8007d24:	e014      	b.n	8007d50 <_svfiprintf_r+0x110>
 8007d26:	eba0 0308 	sub.w	r3, r0, r8
 8007d2a:	fa09 f303 	lsl.w	r3, r9, r3
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	46a2      	mov	sl, r4
 8007d32:	9304      	str	r3, [sp, #16]
 8007d34:	e7d2      	b.n	8007cdc <_svfiprintf_r+0x9c>
 8007d36:	9b03      	ldr	r3, [sp, #12]
 8007d38:	1d19      	adds	r1, r3, #4
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	9103      	str	r1, [sp, #12]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	bfbb      	ittet	lt
 8007d42:	425b      	neglt	r3, r3
 8007d44:	f042 0202 	orrlt.w	r2, r2, #2
 8007d48:	9307      	strge	r3, [sp, #28]
 8007d4a:	9307      	strlt	r3, [sp, #28]
 8007d4c:	bfb8      	it	lt
 8007d4e:	9204      	strlt	r2, [sp, #16]
 8007d50:	7823      	ldrb	r3, [r4, #0]
 8007d52:	2b2e      	cmp	r3, #46	; 0x2e
 8007d54:	d10c      	bne.n	8007d70 <_svfiprintf_r+0x130>
 8007d56:	7863      	ldrb	r3, [r4, #1]
 8007d58:	2b2a      	cmp	r3, #42	; 0x2a
 8007d5a:	d134      	bne.n	8007dc6 <_svfiprintf_r+0x186>
 8007d5c:	9b03      	ldr	r3, [sp, #12]
 8007d5e:	3402      	adds	r4, #2
 8007d60:	1d1a      	adds	r2, r3, #4
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	9203      	str	r2, [sp, #12]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	bfb8      	it	lt
 8007d6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d6e:	9305      	str	r3, [sp, #20]
 8007d70:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8007e2c <_svfiprintf_r+0x1ec>
 8007d74:	2203      	movs	r2, #3
 8007d76:	4650      	mov	r0, sl
 8007d78:	7821      	ldrb	r1, [r4, #0]
 8007d7a:	f7fd fc4e 	bl	800561a <memchr>
 8007d7e:	b138      	cbz	r0, 8007d90 <_svfiprintf_r+0x150>
 8007d80:	2240      	movs	r2, #64	; 0x40
 8007d82:	9b04      	ldr	r3, [sp, #16]
 8007d84:	eba0 000a 	sub.w	r0, r0, sl
 8007d88:	4082      	lsls	r2, r0
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	3401      	adds	r4, #1
 8007d8e:	9304      	str	r3, [sp, #16]
 8007d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d94:	2206      	movs	r2, #6
 8007d96:	4826      	ldr	r0, [pc, #152]	; (8007e30 <_svfiprintf_r+0x1f0>)
 8007d98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d9c:	f7fd fc3d 	bl	800561a <memchr>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	d038      	beq.n	8007e16 <_svfiprintf_r+0x1d6>
 8007da4:	4b23      	ldr	r3, [pc, #140]	; (8007e34 <_svfiprintf_r+0x1f4>)
 8007da6:	bb1b      	cbnz	r3, 8007df0 <_svfiprintf_r+0x1b0>
 8007da8:	9b03      	ldr	r3, [sp, #12]
 8007daa:	3307      	adds	r3, #7
 8007dac:	f023 0307 	bic.w	r3, r3, #7
 8007db0:	3308      	adds	r3, #8
 8007db2:	9303      	str	r3, [sp, #12]
 8007db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db6:	4433      	add	r3, r6
 8007db8:	9309      	str	r3, [sp, #36]	; 0x24
 8007dba:	e768      	b.n	8007c8e <_svfiprintf_r+0x4e>
 8007dbc:	460c      	mov	r4, r1
 8007dbe:	2001      	movs	r0, #1
 8007dc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dc4:	e7a6      	b.n	8007d14 <_svfiprintf_r+0xd4>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	f04f 0c0a 	mov.w	ip, #10
 8007dcc:	4619      	mov	r1, r3
 8007dce:	3401      	adds	r4, #1
 8007dd0:	9305      	str	r3, [sp, #20]
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dd8:	3a30      	subs	r2, #48	; 0x30
 8007dda:	2a09      	cmp	r2, #9
 8007ddc:	d903      	bls.n	8007de6 <_svfiprintf_r+0x1a6>
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d0c6      	beq.n	8007d70 <_svfiprintf_r+0x130>
 8007de2:	9105      	str	r1, [sp, #20]
 8007de4:	e7c4      	b.n	8007d70 <_svfiprintf_r+0x130>
 8007de6:	4604      	mov	r4, r0
 8007de8:	2301      	movs	r3, #1
 8007dea:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dee:	e7f0      	b.n	8007dd2 <_svfiprintf_r+0x192>
 8007df0:	ab03      	add	r3, sp, #12
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	462a      	mov	r2, r5
 8007df6:	4638      	mov	r0, r7
 8007df8:	4b0f      	ldr	r3, [pc, #60]	; (8007e38 <_svfiprintf_r+0x1f8>)
 8007dfa:	a904      	add	r1, sp, #16
 8007dfc:	f7fc fba8 	bl	8004550 <_printf_float>
 8007e00:	1c42      	adds	r2, r0, #1
 8007e02:	4606      	mov	r6, r0
 8007e04:	d1d6      	bne.n	8007db4 <_svfiprintf_r+0x174>
 8007e06:	89ab      	ldrh	r3, [r5, #12]
 8007e08:	065b      	lsls	r3, r3, #25
 8007e0a:	f53f af2d 	bmi.w	8007c68 <_svfiprintf_r+0x28>
 8007e0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e10:	b01d      	add	sp, #116	; 0x74
 8007e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e16:	ab03      	add	r3, sp, #12
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	462a      	mov	r2, r5
 8007e1c:	4638      	mov	r0, r7
 8007e1e:	4b06      	ldr	r3, [pc, #24]	; (8007e38 <_svfiprintf_r+0x1f8>)
 8007e20:	a904      	add	r1, sp, #16
 8007e22:	f7fc fe35 	bl	8004a90 <_printf_i>
 8007e26:	e7eb      	b.n	8007e00 <_svfiprintf_r+0x1c0>
 8007e28:	08009009 	.word	0x08009009
 8007e2c:	0800900f 	.word	0x0800900f
 8007e30:	08009013 	.word	0x08009013
 8007e34:	08004551 	.word	0x08004551
 8007e38:	08007b8d 	.word	0x08007b8d

08007e3c <__sflush_r>:
 8007e3c:	898a      	ldrh	r2, [r1, #12]
 8007e3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e40:	4605      	mov	r5, r0
 8007e42:	0710      	lsls	r0, r2, #28
 8007e44:	460c      	mov	r4, r1
 8007e46:	d457      	bmi.n	8007ef8 <__sflush_r+0xbc>
 8007e48:	684b      	ldr	r3, [r1, #4]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	dc04      	bgt.n	8007e58 <__sflush_r+0x1c>
 8007e4e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	dc01      	bgt.n	8007e58 <__sflush_r+0x1c>
 8007e54:	2000      	movs	r0, #0
 8007e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e5a:	2e00      	cmp	r6, #0
 8007e5c:	d0fa      	beq.n	8007e54 <__sflush_r+0x18>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e64:	682f      	ldr	r7, [r5, #0]
 8007e66:	6a21      	ldr	r1, [r4, #32]
 8007e68:	602b      	str	r3, [r5, #0]
 8007e6a:	d032      	beq.n	8007ed2 <__sflush_r+0x96>
 8007e6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e6e:	89a3      	ldrh	r3, [r4, #12]
 8007e70:	075a      	lsls	r2, r3, #29
 8007e72:	d505      	bpl.n	8007e80 <__sflush_r+0x44>
 8007e74:	6863      	ldr	r3, [r4, #4]
 8007e76:	1ac0      	subs	r0, r0, r3
 8007e78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e7a:	b10b      	cbz	r3, 8007e80 <__sflush_r+0x44>
 8007e7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e7e:	1ac0      	subs	r0, r0, r3
 8007e80:	2300      	movs	r3, #0
 8007e82:	4602      	mov	r2, r0
 8007e84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e86:	4628      	mov	r0, r5
 8007e88:	6a21      	ldr	r1, [r4, #32]
 8007e8a:	47b0      	blx	r6
 8007e8c:	1c43      	adds	r3, r0, #1
 8007e8e:	89a3      	ldrh	r3, [r4, #12]
 8007e90:	d106      	bne.n	8007ea0 <__sflush_r+0x64>
 8007e92:	6829      	ldr	r1, [r5, #0]
 8007e94:	291d      	cmp	r1, #29
 8007e96:	d82b      	bhi.n	8007ef0 <__sflush_r+0xb4>
 8007e98:	4a28      	ldr	r2, [pc, #160]	; (8007f3c <__sflush_r+0x100>)
 8007e9a:	410a      	asrs	r2, r1
 8007e9c:	07d6      	lsls	r6, r2, #31
 8007e9e:	d427      	bmi.n	8007ef0 <__sflush_r+0xb4>
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	6062      	str	r2, [r4, #4]
 8007ea4:	6922      	ldr	r2, [r4, #16]
 8007ea6:	04d9      	lsls	r1, r3, #19
 8007ea8:	6022      	str	r2, [r4, #0]
 8007eaa:	d504      	bpl.n	8007eb6 <__sflush_r+0x7a>
 8007eac:	1c42      	adds	r2, r0, #1
 8007eae:	d101      	bne.n	8007eb4 <__sflush_r+0x78>
 8007eb0:	682b      	ldr	r3, [r5, #0]
 8007eb2:	b903      	cbnz	r3, 8007eb6 <__sflush_r+0x7a>
 8007eb4:	6560      	str	r0, [r4, #84]	; 0x54
 8007eb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007eb8:	602f      	str	r7, [r5, #0]
 8007eba:	2900      	cmp	r1, #0
 8007ebc:	d0ca      	beq.n	8007e54 <__sflush_r+0x18>
 8007ebe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ec2:	4299      	cmp	r1, r3
 8007ec4:	d002      	beq.n	8007ecc <__sflush_r+0x90>
 8007ec6:	4628      	mov	r0, r5
 8007ec8:	f7fe fa2a 	bl	8006320 <_free_r>
 8007ecc:	2000      	movs	r0, #0
 8007ece:	6360      	str	r0, [r4, #52]	; 0x34
 8007ed0:	e7c1      	b.n	8007e56 <__sflush_r+0x1a>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	47b0      	blx	r6
 8007ed8:	1c41      	adds	r1, r0, #1
 8007eda:	d1c8      	bne.n	8007e6e <__sflush_r+0x32>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d0c5      	beq.n	8007e6e <__sflush_r+0x32>
 8007ee2:	2b1d      	cmp	r3, #29
 8007ee4:	d001      	beq.n	8007eea <__sflush_r+0xae>
 8007ee6:	2b16      	cmp	r3, #22
 8007ee8:	d101      	bne.n	8007eee <__sflush_r+0xb2>
 8007eea:	602f      	str	r7, [r5, #0]
 8007eec:	e7b2      	b.n	8007e54 <__sflush_r+0x18>
 8007eee:	89a3      	ldrh	r3, [r4, #12]
 8007ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ef4:	81a3      	strh	r3, [r4, #12]
 8007ef6:	e7ae      	b.n	8007e56 <__sflush_r+0x1a>
 8007ef8:	690f      	ldr	r7, [r1, #16]
 8007efa:	2f00      	cmp	r7, #0
 8007efc:	d0aa      	beq.n	8007e54 <__sflush_r+0x18>
 8007efe:	0793      	lsls	r3, r2, #30
 8007f00:	bf18      	it	ne
 8007f02:	2300      	movne	r3, #0
 8007f04:	680e      	ldr	r6, [r1, #0]
 8007f06:	bf08      	it	eq
 8007f08:	694b      	ldreq	r3, [r1, #20]
 8007f0a:	1bf6      	subs	r6, r6, r7
 8007f0c:	600f      	str	r7, [r1, #0]
 8007f0e:	608b      	str	r3, [r1, #8]
 8007f10:	2e00      	cmp	r6, #0
 8007f12:	dd9f      	ble.n	8007e54 <__sflush_r+0x18>
 8007f14:	4633      	mov	r3, r6
 8007f16:	463a      	mov	r2, r7
 8007f18:	4628      	mov	r0, r5
 8007f1a:	6a21      	ldr	r1, [r4, #32]
 8007f1c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007f20:	47e0      	blx	ip
 8007f22:	2800      	cmp	r0, #0
 8007f24:	dc06      	bgt.n	8007f34 <__sflush_r+0xf8>
 8007f26:	89a3      	ldrh	r3, [r4, #12]
 8007f28:	f04f 30ff 	mov.w	r0, #4294967295
 8007f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f30:	81a3      	strh	r3, [r4, #12]
 8007f32:	e790      	b.n	8007e56 <__sflush_r+0x1a>
 8007f34:	4407      	add	r7, r0
 8007f36:	1a36      	subs	r6, r6, r0
 8007f38:	e7ea      	b.n	8007f10 <__sflush_r+0xd4>
 8007f3a:	bf00      	nop
 8007f3c:	dfbffffe 	.word	0xdfbffffe

08007f40 <_fflush_r>:
 8007f40:	b538      	push	{r3, r4, r5, lr}
 8007f42:	690b      	ldr	r3, [r1, #16]
 8007f44:	4605      	mov	r5, r0
 8007f46:	460c      	mov	r4, r1
 8007f48:	b913      	cbnz	r3, 8007f50 <_fflush_r+0x10>
 8007f4a:	2500      	movs	r5, #0
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	bd38      	pop	{r3, r4, r5, pc}
 8007f50:	b118      	cbz	r0, 8007f5a <_fflush_r+0x1a>
 8007f52:	6a03      	ldr	r3, [r0, #32]
 8007f54:	b90b      	cbnz	r3, 8007f5a <_fflush_r+0x1a>
 8007f56:	f7fd f957 	bl	8005208 <__sinit>
 8007f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d0f3      	beq.n	8007f4a <_fflush_r+0xa>
 8007f62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f64:	07d0      	lsls	r0, r2, #31
 8007f66:	d404      	bmi.n	8007f72 <_fflush_r+0x32>
 8007f68:	0599      	lsls	r1, r3, #22
 8007f6a:	d402      	bmi.n	8007f72 <_fflush_r+0x32>
 8007f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f6e:	f7fd fb52 	bl	8005616 <__retarget_lock_acquire_recursive>
 8007f72:	4628      	mov	r0, r5
 8007f74:	4621      	mov	r1, r4
 8007f76:	f7ff ff61 	bl	8007e3c <__sflush_r>
 8007f7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f7c:	4605      	mov	r5, r0
 8007f7e:	07da      	lsls	r2, r3, #31
 8007f80:	d4e4      	bmi.n	8007f4c <_fflush_r+0xc>
 8007f82:	89a3      	ldrh	r3, [r4, #12]
 8007f84:	059b      	lsls	r3, r3, #22
 8007f86:	d4e1      	bmi.n	8007f4c <_fflush_r+0xc>
 8007f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f8a:	f7fd fb45 	bl	8005618 <__retarget_lock_release_recursive>
 8007f8e:	e7dd      	b.n	8007f4c <_fflush_r+0xc>

08007f90 <__swhatbuf_r>:
 8007f90:	b570      	push	{r4, r5, r6, lr}
 8007f92:	460c      	mov	r4, r1
 8007f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f98:	4615      	mov	r5, r2
 8007f9a:	2900      	cmp	r1, #0
 8007f9c:	461e      	mov	r6, r3
 8007f9e:	b096      	sub	sp, #88	; 0x58
 8007fa0:	da0c      	bge.n	8007fbc <__swhatbuf_r+0x2c>
 8007fa2:	89a3      	ldrh	r3, [r4, #12]
 8007fa4:	2100      	movs	r1, #0
 8007fa6:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007faa:	bf0c      	ite	eq
 8007fac:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007fb0:	2340      	movne	r3, #64	; 0x40
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	6031      	str	r1, [r6, #0]
 8007fb6:	602b      	str	r3, [r5, #0]
 8007fb8:	b016      	add	sp, #88	; 0x58
 8007fba:	bd70      	pop	{r4, r5, r6, pc}
 8007fbc:	466a      	mov	r2, sp
 8007fbe:	f000 f875 	bl	80080ac <_fstat_r>
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	dbed      	blt.n	8007fa2 <__swhatbuf_r+0x12>
 8007fc6:	9901      	ldr	r1, [sp, #4]
 8007fc8:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007fcc:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007fd0:	4259      	negs	r1, r3
 8007fd2:	4159      	adcs	r1, r3
 8007fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fd8:	e7eb      	b.n	8007fb2 <__swhatbuf_r+0x22>

08007fda <__smakebuf_r>:
 8007fda:	898b      	ldrh	r3, [r1, #12]
 8007fdc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fde:	079d      	lsls	r5, r3, #30
 8007fe0:	4606      	mov	r6, r0
 8007fe2:	460c      	mov	r4, r1
 8007fe4:	d507      	bpl.n	8007ff6 <__smakebuf_r+0x1c>
 8007fe6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fea:	6023      	str	r3, [r4, #0]
 8007fec:	6123      	str	r3, [r4, #16]
 8007fee:	2301      	movs	r3, #1
 8007ff0:	6163      	str	r3, [r4, #20]
 8007ff2:	b002      	add	sp, #8
 8007ff4:	bd70      	pop	{r4, r5, r6, pc}
 8007ff6:	466a      	mov	r2, sp
 8007ff8:	ab01      	add	r3, sp, #4
 8007ffa:	f7ff ffc9 	bl	8007f90 <__swhatbuf_r>
 8007ffe:	9900      	ldr	r1, [sp, #0]
 8008000:	4605      	mov	r5, r0
 8008002:	4630      	mov	r0, r6
 8008004:	f7fe f9fc 	bl	8006400 <_malloc_r>
 8008008:	b948      	cbnz	r0, 800801e <__smakebuf_r+0x44>
 800800a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800800e:	059a      	lsls	r2, r3, #22
 8008010:	d4ef      	bmi.n	8007ff2 <__smakebuf_r+0x18>
 8008012:	f023 0303 	bic.w	r3, r3, #3
 8008016:	f043 0302 	orr.w	r3, r3, #2
 800801a:	81a3      	strh	r3, [r4, #12]
 800801c:	e7e3      	b.n	8007fe6 <__smakebuf_r+0xc>
 800801e:	89a3      	ldrh	r3, [r4, #12]
 8008020:	6020      	str	r0, [r4, #0]
 8008022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008026:	81a3      	strh	r3, [r4, #12]
 8008028:	9b00      	ldr	r3, [sp, #0]
 800802a:	6120      	str	r0, [r4, #16]
 800802c:	6163      	str	r3, [r4, #20]
 800802e:	9b01      	ldr	r3, [sp, #4]
 8008030:	b15b      	cbz	r3, 800804a <__smakebuf_r+0x70>
 8008032:	4630      	mov	r0, r6
 8008034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008038:	f000 f84a 	bl	80080d0 <_isatty_r>
 800803c:	b128      	cbz	r0, 800804a <__smakebuf_r+0x70>
 800803e:	89a3      	ldrh	r3, [r4, #12]
 8008040:	f023 0303 	bic.w	r3, r3, #3
 8008044:	f043 0301 	orr.w	r3, r3, #1
 8008048:	81a3      	strh	r3, [r4, #12]
 800804a:	89a3      	ldrh	r3, [r4, #12]
 800804c:	431d      	orrs	r5, r3
 800804e:	81a5      	strh	r5, [r4, #12]
 8008050:	e7cf      	b.n	8007ff2 <__smakebuf_r+0x18>

08008052 <memmove>:
 8008052:	4288      	cmp	r0, r1
 8008054:	b510      	push	{r4, lr}
 8008056:	eb01 0402 	add.w	r4, r1, r2
 800805a:	d902      	bls.n	8008062 <memmove+0x10>
 800805c:	4284      	cmp	r4, r0
 800805e:	4623      	mov	r3, r4
 8008060:	d807      	bhi.n	8008072 <memmove+0x20>
 8008062:	1e43      	subs	r3, r0, #1
 8008064:	42a1      	cmp	r1, r4
 8008066:	d008      	beq.n	800807a <memmove+0x28>
 8008068:	f811 2b01 	ldrb.w	r2, [r1], #1
 800806c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008070:	e7f8      	b.n	8008064 <memmove+0x12>
 8008072:	4601      	mov	r1, r0
 8008074:	4402      	add	r2, r0
 8008076:	428a      	cmp	r2, r1
 8008078:	d100      	bne.n	800807c <memmove+0x2a>
 800807a:	bd10      	pop	{r4, pc}
 800807c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008080:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008084:	e7f7      	b.n	8008076 <memmove+0x24>

08008086 <strncmp>:
 8008086:	b510      	push	{r4, lr}
 8008088:	b16a      	cbz	r2, 80080a6 <strncmp+0x20>
 800808a:	3901      	subs	r1, #1
 800808c:	1884      	adds	r4, r0, r2
 800808e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008092:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008096:	429a      	cmp	r2, r3
 8008098:	d103      	bne.n	80080a2 <strncmp+0x1c>
 800809a:	42a0      	cmp	r0, r4
 800809c:	d001      	beq.n	80080a2 <strncmp+0x1c>
 800809e:	2a00      	cmp	r2, #0
 80080a0:	d1f5      	bne.n	800808e <strncmp+0x8>
 80080a2:	1ad0      	subs	r0, r2, r3
 80080a4:	bd10      	pop	{r4, pc}
 80080a6:	4610      	mov	r0, r2
 80080a8:	e7fc      	b.n	80080a4 <strncmp+0x1e>
	...

080080ac <_fstat_r>:
 80080ac:	b538      	push	{r3, r4, r5, lr}
 80080ae:	2300      	movs	r3, #0
 80080b0:	4d06      	ldr	r5, [pc, #24]	; (80080cc <_fstat_r+0x20>)
 80080b2:	4604      	mov	r4, r0
 80080b4:	4608      	mov	r0, r1
 80080b6:	4611      	mov	r1, r2
 80080b8:	602b      	str	r3, [r5, #0]
 80080ba:	f7f9 f834 	bl	8001126 <_fstat>
 80080be:	1c43      	adds	r3, r0, #1
 80080c0:	d102      	bne.n	80080c8 <_fstat_r+0x1c>
 80080c2:	682b      	ldr	r3, [r5, #0]
 80080c4:	b103      	cbz	r3, 80080c8 <_fstat_r+0x1c>
 80080c6:	6023      	str	r3, [r4, #0]
 80080c8:	bd38      	pop	{r3, r4, r5, pc}
 80080ca:	bf00      	nop
 80080cc:	20000474 	.word	0x20000474

080080d0 <_isatty_r>:
 80080d0:	b538      	push	{r3, r4, r5, lr}
 80080d2:	2300      	movs	r3, #0
 80080d4:	4d05      	ldr	r5, [pc, #20]	; (80080ec <_isatty_r+0x1c>)
 80080d6:	4604      	mov	r4, r0
 80080d8:	4608      	mov	r0, r1
 80080da:	602b      	str	r3, [r5, #0]
 80080dc:	f7f9 f832 	bl	8001144 <_isatty>
 80080e0:	1c43      	adds	r3, r0, #1
 80080e2:	d102      	bne.n	80080ea <_isatty_r+0x1a>
 80080e4:	682b      	ldr	r3, [r5, #0]
 80080e6:	b103      	cbz	r3, 80080ea <_isatty_r+0x1a>
 80080e8:	6023      	str	r3, [r4, #0]
 80080ea:	bd38      	pop	{r3, r4, r5, pc}
 80080ec:	20000474 	.word	0x20000474

080080f0 <_sbrk_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	2300      	movs	r3, #0
 80080f4:	4d05      	ldr	r5, [pc, #20]	; (800810c <_sbrk_r+0x1c>)
 80080f6:	4604      	mov	r4, r0
 80080f8:	4608      	mov	r0, r1
 80080fa:	602b      	str	r3, [r5, #0]
 80080fc:	f7f9 f838 	bl	8001170 <_sbrk>
 8008100:	1c43      	adds	r3, r0, #1
 8008102:	d102      	bne.n	800810a <_sbrk_r+0x1a>
 8008104:	682b      	ldr	r3, [r5, #0]
 8008106:	b103      	cbz	r3, 800810a <_sbrk_r+0x1a>
 8008108:	6023      	str	r3, [r4, #0]
 800810a:	bd38      	pop	{r3, r4, r5, pc}
 800810c:	20000474 	.word	0x20000474

08008110 <memcpy>:
 8008110:	440a      	add	r2, r1
 8008112:	4291      	cmp	r1, r2
 8008114:	f100 33ff 	add.w	r3, r0, #4294967295
 8008118:	d100      	bne.n	800811c <memcpy+0xc>
 800811a:	4770      	bx	lr
 800811c:	b510      	push	{r4, lr}
 800811e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008122:	4291      	cmp	r1, r2
 8008124:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008128:	d1f9      	bne.n	800811e <memcpy+0xe>
 800812a:	bd10      	pop	{r4, pc}

0800812c <nan>:
 800812c:	2000      	movs	r0, #0
 800812e:	4901      	ldr	r1, [pc, #4]	; (8008134 <nan+0x8>)
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop
 8008134:	7ff80000 	.word	0x7ff80000

08008138 <__assert_func>:
 8008138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800813a:	4614      	mov	r4, r2
 800813c:	461a      	mov	r2, r3
 800813e:	4b09      	ldr	r3, [pc, #36]	; (8008164 <__assert_func+0x2c>)
 8008140:	4605      	mov	r5, r0
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	68d8      	ldr	r0, [r3, #12]
 8008146:	b14c      	cbz	r4, 800815c <__assert_func+0x24>
 8008148:	4b07      	ldr	r3, [pc, #28]	; (8008168 <__assert_func+0x30>)
 800814a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800814e:	9100      	str	r1, [sp, #0]
 8008150:	462b      	mov	r3, r5
 8008152:	4906      	ldr	r1, [pc, #24]	; (800816c <__assert_func+0x34>)
 8008154:	f000 fbca 	bl	80088ec <fiprintf>
 8008158:	f000 fbda 	bl	8008910 <abort>
 800815c:	4b04      	ldr	r3, [pc, #16]	; (8008170 <__assert_func+0x38>)
 800815e:	461c      	mov	r4, r3
 8008160:	e7f3      	b.n	800814a <__assert_func+0x12>
 8008162:	bf00      	nop
 8008164:	20000064 	.word	0x20000064
 8008168:	08009022 	.word	0x08009022
 800816c:	0800902f 	.word	0x0800902f
 8008170:	0800905d 	.word	0x0800905d

08008174 <_calloc_r>:
 8008174:	b570      	push	{r4, r5, r6, lr}
 8008176:	fba1 5402 	umull	r5, r4, r1, r2
 800817a:	b934      	cbnz	r4, 800818a <_calloc_r+0x16>
 800817c:	4629      	mov	r1, r5
 800817e:	f7fe f93f 	bl	8006400 <_malloc_r>
 8008182:	4606      	mov	r6, r0
 8008184:	b928      	cbnz	r0, 8008192 <_calloc_r+0x1e>
 8008186:	4630      	mov	r0, r6
 8008188:	bd70      	pop	{r4, r5, r6, pc}
 800818a:	220c      	movs	r2, #12
 800818c:	2600      	movs	r6, #0
 800818e:	6002      	str	r2, [r0, #0]
 8008190:	e7f9      	b.n	8008186 <_calloc_r+0x12>
 8008192:	462a      	mov	r2, r5
 8008194:	4621      	mov	r1, r4
 8008196:	f7fd f9c1 	bl	800551c <memset>
 800819a:	e7f4      	b.n	8008186 <_calloc_r+0x12>

0800819c <rshift>:
 800819c:	6903      	ldr	r3, [r0, #16]
 800819e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081a2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80081a6:	f100 0414 	add.w	r4, r0, #20
 80081aa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80081ae:	dd46      	ble.n	800823e <rshift+0xa2>
 80081b0:	f011 011f 	ands.w	r1, r1, #31
 80081b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80081b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80081bc:	d10c      	bne.n	80081d8 <rshift+0x3c>
 80081be:	4629      	mov	r1, r5
 80081c0:	f100 0710 	add.w	r7, r0, #16
 80081c4:	42b1      	cmp	r1, r6
 80081c6:	d335      	bcc.n	8008234 <rshift+0x98>
 80081c8:	1a9b      	subs	r3, r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	1eea      	subs	r2, r5, #3
 80081ce:	4296      	cmp	r6, r2
 80081d0:	bf38      	it	cc
 80081d2:	2300      	movcc	r3, #0
 80081d4:	4423      	add	r3, r4
 80081d6:	e015      	b.n	8008204 <rshift+0x68>
 80081d8:	46a1      	mov	r9, r4
 80081da:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80081de:	f1c1 0820 	rsb	r8, r1, #32
 80081e2:	40cf      	lsrs	r7, r1
 80081e4:	f105 0e04 	add.w	lr, r5, #4
 80081e8:	4576      	cmp	r6, lr
 80081ea:	46f4      	mov	ip, lr
 80081ec:	d816      	bhi.n	800821c <rshift+0x80>
 80081ee:	1a9a      	subs	r2, r3, r2
 80081f0:	0092      	lsls	r2, r2, #2
 80081f2:	3a04      	subs	r2, #4
 80081f4:	3501      	adds	r5, #1
 80081f6:	42ae      	cmp	r6, r5
 80081f8:	bf38      	it	cc
 80081fa:	2200      	movcc	r2, #0
 80081fc:	18a3      	adds	r3, r4, r2
 80081fe:	50a7      	str	r7, [r4, r2]
 8008200:	b107      	cbz	r7, 8008204 <rshift+0x68>
 8008202:	3304      	adds	r3, #4
 8008204:	42a3      	cmp	r3, r4
 8008206:	eba3 0204 	sub.w	r2, r3, r4
 800820a:	bf08      	it	eq
 800820c:	2300      	moveq	r3, #0
 800820e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008212:	6102      	str	r2, [r0, #16]
 8008214:	bf08      	it	eq
 8008216:	6143      	streq	r3, [r0, #20]
 8008218:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800821c:	f8dc c000 	ldr.w	ip, [ip]
 8008220:	fa0c fc08 	lsl.w	ip, ip, r8
 8008224:	ea4c 0707 	orr.w	r7, ip, r7
 8008228:	f849 7b04 	str.w	r7, [r9], #4
 800822c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008230:	40cf      	lsrs	r7, r1
 8008232:	e7d9      	b.n	80081e8 <rshift+0x4c>
 8008234:	f851 cb04 	ldr.w	ip, [r1], #4
 8008238:	f847 cf04 	str.w	ip, [r7, #4]!
 800823c:	e7c2      	b.n	80081c4 <rshift+0x28>
 800823e:	4623      	mov	r3, r4
 8008240:	e7e0      	b.n	8008204 <rshift+0x68>

08008242 <__hexdig_fun>:
 8008242:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008246:	2b09      	cmp	r3, #9
 8008248:	d802      	bhi.n	8008250 <__hexdig_fun+0xe>
 800824a:	3820      	subs	r0, #32
 800824c:	b2c0      	uxtb	r0, r0
 800824e:	4770      	bx	lr
 8008250:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008254:	2b05      	cmp	r3, #5
 8008256:	d801      	bhi.n	800825c <__hexdig_fun+0x1a>
 8008258:	3847      	subs	r0, #71	; 0x47
 800825a:	e7f7      	b.n	800824c <__hexdig_fun+0xa>
 800825c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008260:	2b05      	cmp	r3, #5
 8008262:	d801      	bhi.n	8008268 <__hexdig_fun+0x26>
 8008264:	3827      	subs	r0, #39	; 0x27
 8008266:	e7f1      	b.n	800824c <__hexdig_fun+0xa>
 8008268:	2000      	movs	r0, #0
 800826a:	4770      	bx	lr

0800826c <__gethex>:
 800826c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008270:	4681      	mov	r9, r0
 8008272:	468a      	mov	sl, r1
 8008274:	4617      	mov	r7, r2
 8008276:	680a      	ldr	r2, [r1, #0]
 8008278:	b085      	sub	sp, #20
 800827a:	f102 0b02 	add.w	fp, r2, #2
 800827e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008282:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008286:	9302      	str	r3, [sp, #8]
 8008288:	32fe      	adds	r2, #254	; 0xfe
 800828a:	eb02 030b 	add.w	r3, r2, fp
 800828e:	46d8      	mov	r8, fp
 8008290:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008294:	9301      	str	r3, [sp, #4]
 8008296:	2830      	cmp	r0, #48	; 0x30
 8008298:	d0f7      	beq.n	800828a <__gethex+0x1e>
 800829a:	f7ff ffd2 	bl	8008242 <__hexdig_fun>
 800829e:	4604      	mov	r4, r0
 80082a0:	2800      	cmp	r0, #0
 80082a2:	d138      	bne.n	8008316 <__gethex+0xaa>
 80082a4:	2201      	movs	r2, #1
 80082a6:	4640      	mov	r0, r8
 80082a8:	49a7      	ldr	r1, [pc, #668]	; (8008548 <__gethex+0x2dc>)
 80082aa:	f7ff feec 	bl	8008086 <strncmp>
 80082ae:	4606      	mov	r6, r0
 80082b0:	2800      	cmp	r0, #0
 80082b2:	d169      	bne.n	8008388 <__gethex+0x11c>
 80082b4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80082b8:	465d      	mov	r5, fp
 80082ba:	f7ff ffc2 	bl	8008242 <__hexdig_fun>
 80082be:	2800      	cmp	r0, #0
 80082c0:	d064      	beq.n	800838c <__gethex+0x120>
 80082c2:	465a      	mov	r2, fp
 80082c4:	7810      	ldrb	r0, [r2, #0]
 80082c6:	4690      	mov	r8, r2
 80082c8:	2830      	cmp	r0, #48	; 0x30
 80082ca:	f102 0201 	add.w	r2, r2, #1
 80082ce:	d0f9      	beq.n	80082c4 <__gethex+0x58>
 80082d0:	f7ff ffb7 	bl	8008242 <__hexdig_fun>
 80082d4:	2301      	movs	r3, #1
 80082d6:	fab0 f480 	clz	r4, r0
 80082da:	465e      	mov	r6, fp
 80082dc:	0964      	lsrs	r4, r4, #5
 80082de:	9301      	str	r3, [sp, #4]
 80082e0:	4642      	mov	r2, r8
 80082e2:	4615      	mov	r5, r2
 80082e4:	7828      	ldrb	r0, [r5, #0]
 80082e6:	3201      	adds	r2, #1
 80082e8:	f7ff ffab 	bl	8008242 <__hexdig_fun>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d1f8      	bne.n	80082e2 <__gethex+0x76>
 80082f0:	2201      	movs	r2, #1
 80082f2:	4628      	mov	r0, r5
 80082f4:	4994      	ldr	r1, [pc, #592]	; (8008548 <__gethex+0x2dc>)
 80082f6:	f7ff fec6 	bl	8008086 <strncmp>
 80082fa:	b978      	cbnz	r0, 800831c <__gethex+0xb0>
 80082fc:	b946      	cbnz	r6, 8008310 <__gethex+0xa4>
 80082fe:	1c6e      	adds	r6, r5, #1
 8008300:	4632      	mov	r2, r6
 8008302:	4615      	mov	r5, r2
 8008304:	7828      	ldrb	r0, [r5, #0]
 8008306:	3201      	adds	r2, #1
 8008308:	f7ff ff9b 	bl	8008242 <__hexdig_fun>
 800830c:	2800      	cmp	r0, #0
 800830e:	d1f8      	bne.n	8008302 <__gethex+0x96>
 8008310:	1b73      	subs	r3, r6, r5
 8008312:	009e      	lsls	r6, r3, #2
 8008314:	e004      	b.n	8008320 <__gethex+0xb4>
 8008316:	2400      	movs	r4, #0
 8008318:	4626      	mov	r6, r4
 800831a:	e7e1      	b.n	80082e0 <__gethex+0x74>
 800831c:	2e00      	cmp	r6, #0
 800831e:	d1f7      	bne.n	8008310 <__gethex+0xa4>
 8008320:	782b      	ldrb	r3, [r5, #0]
 8008322:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008326:	2b50      	cmp	r3, #80	; 0x50
 8008328:	d13d      	bne.n	80083a6 <__gethex+0x13a>
 800832a:	786b      	ldrb	r3, [r5, #1]
 800832c:	2b2b      	cmp	r3, #43	; 0x2b
 800832e:	d02f      	beq.n	8008390 <__gethex+0x124>
 8008330:	2b2d      	cmp	r3, #45	; 0x2d
 8008332:	d031      	beq.n	8008398 <__gethex+0x12c>
 8008334:	f04f 0b00 	mov.w	fp, #0
 8008338:	1c69      	adds	r1, r5, #1
 800833a:	7808      	ldrb	r0, [r1, #0]
 800833c:	f7ff ff81 	bl	8008242 <__hexdig_fun>
 8008340:	1e42      	subs	r2, r0, #1
 8008342:	b2d2      	uxtb	r2, r2
 8008344:	2a18      	cmp	r2, #24
 8008346:	d82e      	bhi.n	80083a6 <__gethex+0x13a>
 8008348:	f1a0 0210 	sub.w	r2, r0, #16
 800834c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008350:	f7ff ff77 	bl	8008242 <__hexdig_fun>
 8008354:	f100 3cff 	add.w	ip, r0, #4294967295
 8008358:	fa5f fc8c 	uxtb.w	ip, ip
 800835c:	f1bc 0f18 	cmp.w	ip, #24
 8008360:	d91d      	bls.n	800839e <__gethex+0x132>
 8008362:	f1bb 0f00 	cmp.w	fp, #0
 8008366:	d000      	beq.n	800836a <__gethex+0xfe>
 8008368:	4252      	negs	r2, r2
 800836a:	4416      	add	r6, r2
 800836c:	f8ca 1000 	str.w	r1, [sl]
 8008370:	b1dc      	cbz	r4, 80083aa <__gethex+0x13e>
 8008372:	9b01      	ldr	r3, [sp, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	bf14      	ite	ne
 8008378:	f04f 0800 	movne.w	r8, #0
 800837c:	f04f 0806 	moveq.w	r8, #6
 8008380:	4640      	mov	r0, r8
 8008382:	b005      	add	sp, #20
 8008384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008388:	4645      	mov	r5, r8
 800838a:	4626      	mov	r6, r4
 800838c:	2401      	movs	r4, #1
 800838e:	e7c7      	b.n	8008320 <__gethex+0xb4>
 8008390:	f04f 0b00 	mov.w	fp, #0
 8008394:	1ca9      	adds	r1, r5, #2
 8008396:	e7d0      	b.n	800833a <__gethex+0xce>
 8008398:	f04f 0b01 	mov.w	fp, #1
 800839c:	e7fa      	b.n	8008394 <__gethex+0x128>
 800839e:	230a      	movs	r3, #10
 80083a0:	fb03 0002 	mla	r0, r3, r2, r0
 80083a4:	e7d0      	b.n	8008348 <__gethex+0xdc>
 80083a6:	4629      	mov	r1, r5
 80083a8:	e7e0      	b.n	800836c <__gethex+0x100>
 80083aa:	4621      	mov	r1, r4
 80083ac:	eba5 0308 	sub.w	r3, r5, r8
 80083b0:	3b01      	subs	r3, #1
 80083b2:	2b07      	cmp	r3, #7
 80083b4:	dc0a      	bgt.n	80083cc <__gethex+0x160>
 80083b6:	4648      	mov	r0, r9
 80083b8:	f7fe f8ae 	bl	8006518 <_Balloc>
 80083bc:	4604      	mov	r4, r0
 80083be:	b940      	cbnz	r0, 80083d2 <__gethex+0x166>
 80083c0:	4602      	mov	r2, r0
 80083c2:	21e4      	movs	r1, #228	; 0xe4
 80083c4:	4b61      	ldr	r3, [pc, #388]	; (800854c <__gethex+0x2e0>)
 80083c6:	4862      	ldr	r0, [pc, #392]	; (8008550 <__gethex+0x2e4>)
 80083c8:	f7ff feb6 	bl	8008138 <__assert_func>
 80083cc:	3101      	adds	r1, #1
 80083ce:	105b      	asrs	r3, r3, #1
 80083d0:	e7ef      	b.n	80083b2 <__gethex+0x146>
 80083d2:	2300      	movs	r3, #0
 80083d4:	469b      	mov	fp, r3
 80083d6:	f100 0a14 	add.w	sl, r0, #20
 80083da:	f8cd a004 	str.w	sl, [sp, #4]
 80083de:	45a8      	cmp	r8, r5
 80083e0:	d344      	bcc.n	800846c <__gethex+0x200>
 80083e2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80083e6:	4658      	mov	r0, fp
 80083e8:	f848 bb04 	str.w	fp, [r8], #4
 80083ec:	eba8 080a 	sub.w	r8, r8, sl
 80083f0:	ea4f 02a8 	mov.w	r2, r8, asr #2
 80083f4:	6122      	str	r2, [r4, #16]
 80083f6:	ea4f 1842 	mov.w	r8, r2, lsl #5
 80083fa:	f7fe f97f 	bl	80066fc <__hi0bits>
 80083fe:	683d      	ldr	r5, [r7, #0]
 8008400:	eba8 0800 	sub.w	r8, r8, r0
 8008404:	45a8      	cmp	r8, r5
 8008406:	dd59      	ble.n	80084bc <__gethex+0x250>
 8008408:	eba8 0805 	sub.w	r8, r8, r5
 800840c:	4641      	mov	r1, r8
 800840e:	4620      	mov	r0, r4
 8008410:	f7fe fcfd 	bl	8006e0e <__any_on>
 8008414:	4683      	mov	fp, r0
 8008416:	b1b8      	cbz	r0, 8008448 <__gethex+0x1dc>
 8008418:	f04f 0b01 	mov.w	fp, #1
 800841c:	f108 33ff 	add.w	r3, r8, #4294967295
 8008420:	1159      	asrs	r1, r3, #5
 8008422:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008426:	f003 021f 	and.w	r2, r3, #31
 800842a:	fa0b f202 	lsl.w	r2, fp, r2
 800842e:	420a      	tst	r2, r1
 8008430:	d00a      	beq.n	8008448 <__gethex+0x1dc>
 8008432:	455b      	cmp	r3, fp
 8008434:	dd06      	ble.n	8008444 <__gethex+0x1d8>
 8008436:	4620      	mov	r0, r4
 8008438:	f1a8 0102 	sub.w	r1, r8, #2
 800843c:	f7fe fce7 	bl	8006e0e <__any_on>
 8008440:	2800      	cmp	r0, #0
 8008442:	d138      	bne.n	80084b6 <__gethex+0x24a>
 8008444:	f04f 0b02 	mov.w	fp, #2
 8008448:	4641      	mov	r1, r8
 800844a:	4620      	mov	r0, r4
 800844c:	f7ff fea6 	bl	800819c <rshift>
 8008450:	4446      	add	r6, r8
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	42b3      	cmp	r3, r6
 8008456:	da41      	bge.n	80084dc <__gethex+0x270>
 8008458:	4621      	mov	r1, r4
 800845a:	4648      	mov	r0, r9
 800845c:	f7fe f89c 	bl	8006598 <_Bfree>
 8008460:	2300      	movs	r3, #0
 8008462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008464:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008468:	6013      	str	r3, [r2, #0]
 800846a:	e789      	b.n	8008380 <__gethex+0x114>
 800846c:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008470:	2a2e      	cmp	r2, #46	; 0x2e
 8008472:	d014      	beq.n	800849e <__gethex+0x232>
 8008474:	2b20      	cmp	r3, #32
 8008476:	d106      	bne.n	8008486 <__gethex+0x21a>
 8008478:	9b01      	ldr	r3, [sp, #4]
 800847a:	f843 bb04 	str.w	fp, [r3], #4
 800847e:	f04f 0b00 	mov.w	fp, #0
 8008482:	9301      	str	r3, [sp, #4]
 8008484:	465b      	mov	r3, fp
 8008486:	7828      	ldrb	r0, [r5, #0]
 8008488:	9303      	str	r3, [sp, #12]
 800848a:	f7ff feda 	bl	8008242 <__hexdig_fun>
 800848e:	9b03      	ldr	r3, [sp, #12]
 8008490:	f000 000f 	and.w	r0, r0, #15
 8008494:	4098      	lsls	r0, r3
 8008496:	ea4b 0b00 	orr.w	fp, fp, r0
 800849a:	3304      	adds	r3, #4
 800849c:	e79f      	b.n	80083de <__gethex+0x172>
 800849e:	45a8      	cmp	r8, r5
 80084a0:	d8e8      	bhi.n	8008474 <__gethex+0x208>
 80084a2:	2201      	movs	r2, #1
 80084a4:	4628      	mov	r0, r5
 80084a6:	4928      	ldr	r1, [pc, #160]	; (8008548 <__gethex+0x2dc>)
 80084a8:	9303      	str	r3, [sp, #12]
 80084aa:	f7ff fdec 	bl	8008086 <strncmp>
 80084ae:	9b03      	ldr	r3, [sp, #12]
 80084b0:	2800      	cmp	r0, #0
 80084b2:	d1df      	bne.n	8008474 <__gethex+0x208>
 80084b4:	e793      	b.n	80083de <__gethex+0x172>
 80084b6:	f04f 0b03 	mov.w	fp, #3
 80084ba:	e7c5      	b.n	8008448 <__gethex+0x1dc>
 80084bc:	da0b      	bge.n	80084d6 <__gethex+0x26a>
 80084be:	eba5 0808 	sub.w	r8, r5, r8
 80084c2:	4621      	mov	r1, r4
 80084c4:	4642      	mov	r2, r8
 80084c6:	4648      	mov	r0, r9
 80084c8:	f7fe fa7e 	bl	80069c8 <__lshift>
 80084cc:	4604      	mov	r4, r0
 80084ce:	eba6 0608 	sub.w	r6, r6, r8
 80084d2:	f100 0a14 	add.w	sl, r0, #20
 80084d6:	f04f 0b00 	mov.w	fp, #0
 80084da:	e7ba      	b.n	8008452 <__gethex+0x1e6>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	42b3      	cmp	r3, r6
 80084e0:	dd74      	ble.n	80085cc <__gethex+0x360>
 80084e2:	1b9e      	subs	r6, r3, r6
 80084e4:	42b5      	cmp	r5, r6
 80084e6:	dc35      	bgt.n	8008554 <__gethex+0x2e8>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2b02      	cmp	r3, #2
 80084ec:	d023      	beq.n	8008536 <__gethex+0x2ca>
 80084ee:	2b03      	cmp	r3, #3
 80084f0:	d025      	beq.n	800853e <__gethex+0x2d2>
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d115      	bne.n	8008522 <__gethex+0x2b6>
 80084f6:	42b5      	cmp	r5, r6
 80084f8:	d113      	bne.n	8008522 <__gethex+0x2b6>
 80084fa:	2d01      	cmp	r5, #1
 80084fc:	d10b      	bne.n	8008516 <__gethex+0x2aa>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	9a02      	ldr	r2, [sp, #8]
 8008502:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008506:	6013      	str	r3, [r2, #0]
 8008508:	2301      	movs	r3, #1
 800850a:	6123      	str	r3, [r4, #16]
 800850c:	f8ca 3000 	str.w	r3, [sl]
 8008510:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008512:	601c      	str	r4, [r3, #0]
 8008514:	e734      	b.n	8008380 <__gethex+0x114>
 8008516:	4620      	mov	r0, r4
 8008518:	1e69      	subs	r1, r5, #1
 800851a:	f7fe fc78 	bl	8006e0e <__any_on>
 800851e:	2800      	cmp	r0, #0
 8008520:	d1ed      	bne.n	80084fe <__gethex+0x292>
 8008522:	4621      	mov	r1, r4
 8008524:	4648      	mov	r0, r9
 8008526:	f7fe f837 	bl	8006598 <_Bfree>
 800852a:	2300      	movs	r3, #0
 800852c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800852e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008532:	6013      	str	r3, [r2, #0]
 8008534:	e724      	b.n	8008380 <__gethex+0x114>
 8008536:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1f2      	bne.n	8008522 <__gethex+0x2b6>
 800853c:	e7df      	b.n	80084fe <__gethex+0x292>
 800853e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1dc      	bne.n	80084fe <__gethex+0x292>
 8008544:	e7ed      	b.n	8008522 <__gethex+0x2b6>
 8008546:	bf00      	nop
 8008548:	08008eb4 	.word	0x08008eb4
 800854c:	08008d47 	.word	0x08008d47
 8008550:	0800905e 	.word	0x0800905e
 8008554:	f106 38ff 	add.w	r8, r6, #4294967295
 8008558:	f1bb 0f00 	cmp.w	fp, #0
 800855c:	d133      	bne.n	80085c6 <__gethex+0x35a>
 800855e:	f1b8 0f00 	cmp.w	r8, #0
 8008562:	d004      	beq.n	800856e <__gethex+0x302>
 8008564:	4641      	mov	r1, r8
 8008566:	4620      	mov	r0, r4
 8008568:	f7fe fc51 	bl	8006e0e <__any_on>
 800856c:	4683      	mov	fp, r0
 800856e:	2301      	movs	r3, #1
 8008570:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008574:	f008 081f 	and.w	r8, r8, #31
 8008578:	fa03 f308 	lsl.w	r3, r3, r8
 800857c:	f04f 0802 	mov.w	r8, #2
 8008580:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008584:	4631      	mov	r1, r6
 8008586:	4213      	tst	r3, r2
 8008588:	4620      	mov	r0, r4
 800858a:	bf18      	it	ne
 800858c:	f04b 0b02 	orrne.w	fp, fp, #2
 8008590:	1bad      	subs	r5, r5, r6
 8008592:	f7ff fe03 	bl	800819c <rshift>
 8008596:	687e      	ldr	r6, [r7, #4]
 8008598:	f1bb 0f00 	cmp.w	fp, #0
 800859c:	d04a      	beq.n	8008634 <__gethex+0x3c8>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2b02      	cmp	r3, #2
 80085a2:	d016      	beq.n	80085d2 <__gethex+0x366>
 80085a4:	2b03      	cmp	r3, #3
 80085a6:	d018      	beq.n	80085da <__gethex+0x36e>
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d109      	bne.n	80085c0 <__gethex+0x354>
 80085ac:	f01b 0f02 	tst.w	fp, #2
 80085b0:	d006      	beq.n	80085c0 <__gethex+0x354>
 80085b2:	f8da 3000 	ldr.w	r3, [sl]
 80085b6:	ea4b 0b03 	orr.w	fp, fp, r3
 80085ba:	f01b 0f01 	tst.w	fp, #1
 80085be:	d10f      	bne.n	80085e0 <__gethex+0x374>
 80085c0:	f048 0810 	orr.w	r8, r8, #16
 80085c4:	e036      	b.n	8008634 <__gethex+0x3c8>
 80085c6:	f04f 0b01 	mov.w	fp, #1
 80085ca:	e7d0      	b.n	800856e <__gethex+0x302>
 80085cc:	f04f 0801 	mov.w	r8, #1
 80085d0:	e7e2      	b.n	8008598 <__gethex+0x32c>
 80085d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085d4:	f1c3 0301 	rsb	r3, r3, #1
 80085d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80085da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d0ef      	beq.n	80085c0 <__gethex+0x354>
 80085e0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80085e4:	f104 0214 	add.w	r2, r4, #20
 80085e8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80085ec:	9301      	str	r3, [sp, #4]
 80085ee:	2300      	movs	r3, #0
 80085f0:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80085f4:	4694      	mov	ip, r2
 80085f6:	f852 1b04 	ldr.w	r1, [r2], #4
 80085fa:	f1b1 3fff 	cmp.w	r1, #4294967295
 80085fe:	d01e      	beq.n	800863e <__gethex+0x3d2>
 8008600:	3101      	adds	r1, #1
 8008602:	f8cc 1000 	str.w	r1, [ip]
 8008606:	f1b8 0f02 	cmp.w	r8, #2
 800860a:	f104 0214 	add.w	r2, r4, #20
 800860e:	d13d      	bne.n	800868c <__gethex+0x420>
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	3b01      	subs	r3, #1
 8008614:	42ab      	cmp	r3, r5
 8008616:	d10b      	bne.n	8008630 <__gethex+0x3c4>
 8008618:	2301      	movs	r3, #1
 800861a:	1169      	asrs	r1, r5, #5
 800861c:	f005 051f 	and.w	r5, r5, #31
 8008620:	fa03 f505 	lsl.w	r5, r3, r5
 8008624:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008628:	421d      	tst	r5, r3
 800862a:	bf18      	it	ne
 800862c:	f04f 0801 	movne.w	r8, #1
 8008630:	f048 0820 	orr.w	r8, r8, #32
 8008634:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008636:	601c      	str	r4, [r3, #0]
 8008638:	9b02      	ldr	r3, [sp, #8]
 800863a:	601e      	str	r6, [r3, #0]
 800863c:	e6a0      	b.n	8008380 <__gethex+0x114>
 800863e:	4290      	cmp	r0, r2
 8008640:	f842 3c04 	str.w	r3, [r2, #-4]
 8008644:	d8d6      	bhi.n	80085f4 <__gethex+0x388>
 8008646:	68a2      	ldr	r2, [r4, #8]
 8008648:	4593      	cmp	fp, r2
 800864a:	db17      	blt.n	800867c <__gethex+0x410>
 800864c:	6861      	ldr	r1, [r4, #4]
 800864e:	4648      	mov	r0, r9
 8008650:	3101      	adds	r1, #1
 8008652:	f7fd ff61 	bl	8006518 <_Balloc>
 8008656:	4682      	mov	sl, r0
 8008658:	b918      	cbnz	r0, 8008662 <__gethex+0x3f6>
 800865a:	4602      	mov	r2, r0
 800865c:	2184      	movs	r1, #132	; 0x84
 800865e:	4b1a      	ldr	r3, [pc, #104]	; (80086c8 <__gethex+0x45c>)
 8008660:	e6b1      	b.n	80083c6 <__gethex+0x15a>
 8008662:	6922      	ldr	r2, [r4, #16]
 8008664:	f104 010c 	add.w	r1, r4, #12
 8008668:	3202      	adds	r2, #2
 800866a:	0092      	lsls	r2, r2, #2
 800866c:	300c      	adds	r0, #12
 800866e:	f7ff fd4f 	bl	8008110 <memcpy>
 8008672:	4621      	mov	r1, r4
 8008674:	4648      	mov	r0, r9
 8008676:	f7fd ff8f 	bl	8006598 <_Bfree>
 800867a:	4654      	mov	r4, sl
 800867c:	6922      	ldr	r2, [r4, #16]
 800867e:	1c51      	adds	r1, r2, #1
 8008680:	6121      	str	r1, [r4, #16]
 8008682:	2101      	movs	r1, #1
 8008684:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008688:	6151      	str	r1, [r2, #20]
 800868a:	e7bc      	b.n	8008606 <__gethex+0x39a>
 800868c:	6921      	ldr	r1, [r4, #16]
 800868e:	4559      	cmp	r1, fp
 8008690:	dd0b      	ble.n	80086aa <__gethex+0x43e>
 8008692:	2101      	movs	r1, #1
 8008694:	4620      	mov	r0, r4
 8008696:	f7ff fd81 	bl	800819c <rshift>
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	3601      	adds	r6, #1
 800869e:	42b3      	cmp	r3, r6
 80086a0:	f6ff aeda 	blt.w	8008458 <__gethex+0x1ec>
 80086a4:	f04f 0801 	mov.w	r8, #1
 80086a8:	e7c2      	b.n	8008630 <__gethex+0x3c4>
 80086aa:	f015 051f 	ands.w	r5, r5, #31
 80086ae:	d0f9      	beq.n	80086a4 <__gethex+0x438>
 80086b0:	9b01      	ldr	r3, [sp, #4]
 80086b2:	f1c5 0520 	rsb	r5, r5, #32
 80086b6:	441a      	add	r2, r3
 80086b8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80086bc:	f7fe f81e 	bl	80066fc <__hi0bits>
 80086c0:	42a8      	cmp	r0, r5
 80086c2:	dbe6      	blt.n	8008692 <__gethex+0x426>
 80086c4:	e7ee      	b.n	80086a4 <__gethex+0x438>
 80086c6:	bf00      	nop
 80086c8:	08008d47 	.word	0x08008d47

080086cc <L_shift>:
 80086cc:	f1c2 0208 	rsb	r2, r2, #8
 80086d0:	0092      	lsls	r2, r2, #2
 80086d2:	b570      	push	{r4, r5, r6, lr}
 80086d4:	f1c2 0620 	rsb	r6, r2, #32
 80086d8:	6843      	ldr	r3, [r0, #4]
 80086da:	6804      	ldr	r4, [r0, #0]
 80086dc:	fa03 f506 	lsl.w	r5, r3, r6
 80086e0:	432c      	orrs	r4, r5
 80086e2:	40d3      	lsrs	r3, r2
 80086e4:	6004      	str	r4, [r0, #0]
 80086e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80086ea:	4288      	cmp	r0, r1
 80086ec:	d3f4      	bcc.n	80086d8 <L_shift+0xc>
 80086ee:	bd70      	pop	{r4, r5, r6, pc}

080086f0 <__match>:
 80086f0:	b530      	push	{r4, r5, lr}
 80086f2:	6803      	ldr	r3, [r0, #0]
 80086f4:	3301      	adds	r3, #1
 80086f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086fa:	b914      	cbnz	r4, 8008702 <__match+0x12>
 80086fc:	6003      	str	r3, [r0, #0]
 80086fe:	2001      	movs	r0, #1
 8008700:	bd30      	pop	{r4, r5, pc}
 8008702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008706:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800870a:	2d19      	cmp	r5, #25
 800870c:	bf98      	it	ls
 800870e:	3220      	addls	r2, #32
 8008710:	42a2      	cmp	r2, r4
 8008712:	d0f0      	beq.n	80086f6 <__match+0x6>
 8008714:	2000      	movs	r0, #0
 8008716:	e7f3      	b.n	8008700 <__match+0x10>

08008718 <__hexnan>:
 8008718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800871c:	2500      	movs	r5, #0
 800871e:	680b      	ldr	r3, [r1, #0]
 8008720:	4682      	mov	sl, r0
 8008722:	115e      	asrs	r6, r3, #5
 8008724:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008728:	f013 031f 	ands.w	r3, r3, #31
 800872c:	bf18      	it	ne
 800872e:	3604      	addne	r6, #4
 8008730:	1f37      	subs	r7, r6, #4
 8008732:	4690      	mov	r8, r2
 8008734:	46b9      	mov	r9, r7
 8008736:	463c      	mov	r4, r7
 8008738:	46ab      	mov	fp, r5
 800873a:	b087      	sub	sp, #28
 800873c:	6801      	ldr	r1, [r0, #0]
 800873e:	9301      	str	r3, [sp, #4]
 8008740:	f846 5c04 	str.w	r5, [r6, #-4]
 8008744:	9502      	str	r5, [sp, #8]
 8008746:	784a      	ldrb	r2, [r1, #1]
 8008748:	1c4b      	adds	r3, r1, #1
 800874a:	9303      	str	r3, [sp, #12]
 800874c:	b342      	cbz	r2, 80087a0 <__hexnan+0x88>
 800874e:	4610      	mov	r0, r2
 8008750:	9105      	str	r1, [sp, #20]
 8008752:	9204      	str	r2, [sp, #16]
 8008754:	f7ff fd75 	bl	8008242 <__hexdig_fun>
 8008758:	2800      	cmp	r0, #0
 800875a:	d14f      	bne.n	80087fc <__hexnan+0xe4>
 800875c:	9a04      	ldr	r2, [sp, #16]
 800875e:	9905      	ldr	r1, [sp, #20]
 8008760:	2a20      	cmp	r2, #32
 8008762:	d818      	bhi.n	8008796 <__hexnan+0x7e>
 8008764:	9b02      	ldr	r3, [sp, #8]
 8008766:	459b      	cmp	fp, r3
 8008768:	dd13      	ble.n	8008792 <__hexnan+0x7a>
 800876a:	454c      	cmp	r4, r9
 800876c:	d206      	bcs.n	800877c <__hexnan+0x64>
 800876e:	2d07      	cmp	r5, #7
 8008770:	dc04      	bgt.n	800877c <__hexnan+0x64>
 8008772:	462a      	mov	r2, r5
 8008774:	4649      	mov	r1, r9
 8008776:	4620      	mov	r0, r4
 8008778:	f7ff ffa8 	bl	80086cc <L_shift>
 800877c:	4544      	cmp	r4, r8
 800877e:	d950      	bls.n	8008822 <__hexnan+0x10a>
 8008780:	2300      	movs	r3, #0
 8008782:	f1a4 0904 	sub.w	r9, r4, #4
 8008786:	f844 3c04 	str.w	r3, [r4, #-4]
 800878a:	461d      	mov	r5, r3
 800878c:	464c      	mov	r4, r9
 800878e:	f8cd b008 	str.w	fp, [sp, #8]
 8008792:	9903      	ldr	r1, [sp, #12]
 8008794:	e7d7      	b.n	8008746 <__hexnan+0x2e>
 8008796:	2a29      	cmp	r2, #41	; 0x29
 8008798:	d155      	bne.n	8008846 <__hexnan+0x12e>
 800879a:	3102      	adds	r1, #2
 800879c:	f8ca 1000 	str.w	r1, [sl]
 80087a0:	f1bb 0f00 	cmp.w	fp, #0
 80087a4:	d04f      	beq.n	8008846 <__hexnan+0x12e>
 80087a6:	454c      	cmp	r4, r9
 80087a8:	d206      	bcs.n	80087b8 <__hexnan+0xa0>
 80087aa:	2d07      	cmp	r5, #7
 80087ac:	dc04      	bgt.n	80087b8 <__hexnan+0xa0>
 80087ae:	462a      	mov	r2, r5
 80087b0:	4649      	mov	r1, r9
 80087b2:	4620      	mov	r0, r4
 80087b4:	f7ff ff8a 	bl	80086cc <L_shift>
 80087b8:	4544      	cmp	r4, r8
 80087ba:	d934      	bls.n	8008826 <__hexnan+0x10e>
 80087bc:	4623      	mov	r3, r4
 80087be:	f1a8 0204 	sub.w	r2, r8, #4
 80087c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80087c6:	429f      	cmp	r7, r3
 80087c8:	f842 1f04 	str.w	r1, [r2, #4]!
 80087cc:	d2f9      	bcs.n	80087c2 <__hexnan+0xaa>
 80087ce:	1b3b      	subs	r3, r7, r4
 80087d0:	f023 0303 	bic.w	r3, r3, #3
 80087d4:	3304      	adds	r3, #4
 80087d6:	3e03      	subs	r6, #3
 80087d8:	3401      	adds	r4, #1
 80087da:	42a6      	cmp	r6, r4
 80087dc:	bf38      	it	cc
 80087de:	2304      	movcc	r3, #4
 80087e0:	2200      	movs	r2, #0
 80087e2:	4443      	add	r3, r8
 80087e4:	f843 2b04 	str.w	r2, [r3], #4
 80087e8:	429f      	cmp	r7, r3
 80087ea:	d2fb      	bcs.n	80087e4 <__hexnan+0xcc>
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	b91b      	cbnz	r3, 80087f8 <__hexnan+0xe0>
 80087f0:	4547      	cmp	r7, r8
 80087f2:	d126      	bne.n	8008842 <__hexnan+0x12a>
 80087f4:	2301      	movs	r3, #1
 80087f6:	603b      	str	r3, [r7, #0]
 80087f8:	2005      	movs	r0, #5
 80087fa:	e025      	b.n	8008848 <__hexnan+0x130>
 80087fc:	3501      	adds	r5, #1
 80087fe:	2d08      	cmp	r5, #8
 8008800:	f10b 0b01 	add.w	fp, fp, #1
 8008804:	dd06      	ble.n	8008814 <__hexnan+0xfc>
 8008806:	4544      	cmp	r4, r8
 8008808:	d9c3      	bls.n	8008792 <__hexnan+0x7a>
 800880a:	2300      	movs	r3, #0
 800880c:	2501      	movs	r5, #1
 800880e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008812:	3c04      	subs	r4, #4
 8008814:	6822      	ldr	r2, [r4, #0]
 8008816:	f000 000f 	and.w	r0, r0, #15
 800881a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800881e:	6020      	str	r0, [r4, #0]
 8008820:	e7b7      	b.n	8008792 <__hexnan+0x7a>
 8008822:	2508      	movs	r5, #8
 8008824:	e7b5      	b.n	8008792 <__hexnan+0x7a>
 8008826:	9b01      	ldr	r3, [sp, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d0df      	beq.n	80087ec <__hexnan+0xd4>
 800882c:	f04f 32ff 	mov.w	r2, #4294967295
 8008830:	f1c3 0320 	rsb	r3, r3, #32
 8008834:	40da      	lsrs	r2, r3
 8008836:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800883a:	4013      	ands	r3, r2
 800883c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008840:	e7d4      	b.n	80087ec <__hexnan+0xd4>
 8008842:	3f04      	subs	r7, #4
 8008844:	e7d2      	b.n	80087ec <__hexnan+0xd4>
 8008846:	2004      	movs	r0, #4
 8008848:	b007      	add	sp, #28
 800884a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800884e <__ascii_mbtowc>:
 800884e:	b082      	sub	sp, #8
 8008850:	b901      	cbnz	r1, 8008854 <__ascii_mbtowc+0x6>
 8008852:	a901      	add	r1, sp, #4
 8008854:	b142      	cbz	r2, 8008868 <__ascii_mbtowc+0x1a>
 8008856:	b14b      	cbz	r3, 800886c <__ascii_mbtowc+0x1e>
 8008858:	7813      	ldrb	r3, [r2, #0]
 800885a:	600b      	str	r3, [r1, #0]
 800885c:	7812      	ldrb	r2, [r2, #0]
 800885e:	1e10      	subs	r0, r2, #0
 8008860:	bf18      	it	ne
 8008862:	2001      	movne	r0, #1
 8008864:	b002      	add	sp, #8
 8008866:	4770      	bx	lr
 8008868:	4610      	mov	r0, r2
 800886a:	e7fb      	b.n	8008864 <__ascii_mbtowc+0x16>
 800886c:	f06f 0001 	mvn.w	r0, #1
 8008870:	e7f8      	b.n	8008864 <__ascii_mbtowc+0x16>

08008872 <_realloc_r>:
 8008872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008876:	4680      	mov	r8, r0
 8008878:	4614      	mov	r4, r2
 800887a:	460e      	mov	r6, r1
 800887c:	b921      	cbnz	r1, 8008888 <_realloc_r+0x16>
 800887e:	4611      	mov	r1, r2
 8008880:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008884:	f7fd bdbc 	b.w	8006400 <_malloc_r>
 8008888:	b92a      	cbnz	r2, 8008896 <_realloc_r+0x24>
 800888a:	f7fd fd49 	bl	8006320 <_free_r>
 800888e:	4625      	mov	r5, r4
 8008890:	4628      	mov	r0, r5
 8008892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008896:	f000 f842 	bl	800891e <_malloc_usable_size_r>
 800889a:	4284      	cmp	r4, r0
 800889c:	4607      	mov	r7, r0
 800889e:	d802      	bhi.n	80088a6 <_realloc_r+0x34>
 80088a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80088a4:	d812      	bhi.n	80088cc <_realloc_r+0x5a>
 80088a6:	4621      	mov	r1, r4
 80088a8:	4640      	mov	r0, r8
 80088aa:	f7fd fda9 	bl	8006400 <_malloc_r>
 80088ae:	4605      	mov	r5, r0
 80088b0:	2800      	cmp	r0, #0
 80088b2:	d0ed      	beq.n	8008890 <_realloc_r+0x1e>
 80088b4:	42bc      	cmp	r4, r7
 80088b6:	4622      	mov	r2, r4
 80088b8:	4631      	mov	r1, r6
 80088ba:	bf28      	it	cs
 80088bc:	463a      	movcs	r2, r7
 80088be:	f7ff fc27 	bl	8008110 <memcpy>
 80088c2:	4631      	mov	r1, r6
 80088c4:	4640      	mov	r0, r8
 80088c6:	f7fd fd2b 	bl	8006320 <_free_r>
 80088ca:	e7e1      	b.n	8008890 <_realloc_r+0x1e>
 80088cc:	4635      	mov	r5, r6
 80088ce:	e7df      	b.n	8008890 <_realloc_r+0x1e>

080088d0 <__ascii_wctomb>:
 80088d0:	4603      	mov	r3, r0
 80088d2:	4608      	mov	r0, r1
 80088d4:	b141      	cbz	r1, 80088e8 <__ascii_wctomb+0x18>
 80088d6:	2aff      	cmp	r2, #255	; 0xff
 80088d8:	d904      	bls.n	80088e4 <__ascii_wctomb+0x14>
 80088da:	228a      	movs	r2, #138	; 0x8a
 80088dc:	f04f 30ff 	mov.w	r0, #4294967295
 80088e0:	601a      	str	r2, [r3, #0]
 80088e2:	4770      	bx	lr
 80088e4:	2001      	movs	r0, #1
 80088e6:	700a      	strb	r2, [r1, #0]
 80088e8:	4770      	bx	lr
	...

080088ec <fiprintf>:
 80088ec:	b40e      	push	{r1, r2, r3}
 80088ee:	b503      	push	{r0, r1, lr}
 80088f0:	4601      	mov	r1, r0
 80088f2:	ab03      	add	r3, sp, #12
 80088f4:	4805      	ldr	r0, [pc, #20]	; (800890c <fiprintf+0x20>)
 80088f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088fa:	6800      	ldr	r0, [r0, #0]
 80088fc:	9301      	str	r3, [sp, #4]
 80088fe:	f000 f83d 	bl	800897c <_vfiprintf_r>
 8008902:	b002      	add	sp, #8
 8008904:	f85d eb04 	ldr.w	lr, [sp], #4
 8008908:	b003      	add	sp, #12
 800890a:	4770      	bx	lr
 800890c:	20000064 	.word	0x20000064

08008910 <abort>:
 8008910:	2006      	movs	r0, #6
 8008912:	b508      	push	{r3, lr}
 8008914:	f000 f974 	bl	8008c00 <raise>
 8008918:	2001      	movs	r0, #1
 800891a:	f7f8 fbb6 	bl	800108a <_exit>

0800891e <_malloc_usable_size_r>:
 800891e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008922:	1f18      	subs	r0, r3, #4
 8008924:	2b00      	cmp	r3, #0
 8008926:	bfbc      	itt	lt
 8008928:	580b      	ldrlt	r3, [r1, r0]
 800892a:	18c0      	addlt	r0, r0, r3
 800892c:	4770      	bx	lr

0800892e <__sfputc_r>:
 800892e:	6893      	ldr	r3, [r2, #8]
 8008930:	b410      	push	{r4}
 8008932:	3b01      	subs	r3, #1
 8008934:	2b00      	cmp	r3, #0
 8008936:	6093      	str	r3, [r2, #8]
 8008938:	da07      	bge.n	800894a <__sfputc_r+0x1c>
 800893a:	6994      	ldr	r4, [r2, #24]
 800893c:	42a3      	cmp	r3, r4
 800893e:	db01      	blt.n	8008944 <__sfputc_r+0x16>
 8008940:	290a      	cmp	r1, #10
 8008942:	d102      	bne.n	800894a <__sfputc_r+0x1c>
 8008944:	bc10      	pop	{r4}
 8008946:	f7fc bd54 	b.w	80053f2 <__swbuf_r>
 800894a:	6813      	ldr	r3, [r2, #0]
 800894c:	1c58      	adds	r0, r3, #1
 800894e:	6010      	str	r0, [r2, #0]
 8008950:	7019      	strb	r1, [r3, #0]
 8008952:	4608      	mov	r0, r1
 8008954:	bc10      	pop	{r4}
 8008956:	4770      	bx	lr

08008958 <__sfputs_r>:
 8008958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895a:	4606      	mov	r6, r0
 800895c:	460f      	mov	r7, r1
 800895e:	4614      	mov	r4, r2
 8008960:	18d5      	adds	r5, r2, r3
 8008962:	42ac      	cmp	r4, r5
 8008964:	d101      	bne.n	800896a <__sfputs_r+0x12>
 8008966:	2000      	movs	r0, #0
 8008968:	e007      	b.n	800897a <__sfputs_r+0x22>
 800896a:	463a      	mov	r2, r7
 800896c:	4630      	mov	r0, r6
 800896e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008972:	f7ff ffdc 	bl	800892e <__sfputc_r>
 8008976:	1c43      	adds	r3, r0, #1
 8008978:	d1f3      	bne.n	8008962 <__sfputs_r+0xa>
 800897a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800897c <_vfiprintf_r>:
 800897c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008980:	460d      	mov	r5, r1
 8008982:	4614      	mov	r4, r2
 8008984:	4698      	mov	r8, r3
 8008986:	4606      	mov	r6, r0
 8008988:	b09d      	sub	sp, #116	; 0x74
 800898a:	b118      	cbz	r0, 8008994 <_vfiprintf_r+0x18>
 800898c:	6a03      	ldr	r3, [r0, #32]
 800898e:	b90b      	cbnz	r3, 8008994 <_vfiprintf_r+0x18>
 8008990:	f7fc fc3a 	bl	8005208 <__sinit>
 8008994:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008996:	07d9      	lsls	r1, r3, #31
 8008998:	d405      	bmi.n	80089a6 <_vfiprintf_r+0x2a>
 800899a:	89ab      	ldrh	r3, [r5, #12]
 800899c:	059a      	lsls	r2, r3, #22
 800899e:	d402      	bmi.n	80089a6 <_vfiprintf_r+0x2a>
 80089a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089a2:	f7fc fe38 	bl	8005616 <__retarget_lock_acquire_recursive>
 80089a6:	89ab      	ldrh	r3, [r5, #12]
 80089a8:	071b      	lsls	r3, r3, #28
 80089aa:	d501      	bpl.n	80089b0 <_vfiprintf_r+0x34>
 80089ac:	692b      	ldr	r3, [r5, #16]
 80089ae:	b99b      	cbnz	r3, 80089d8 <_vfiprintf_r+0x5c>
 80089b0:	4629      	mov	r1, r5
 80089b2:	4630      	mov	r0, r6
 80089b4:	f7fc fd5a 	bl	800546c <__swsetup_r>
 80089b8:	b170      	cbz	r0, 80089d8 <_vfiprintf_r+0x5c>
 80089ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089bc:	07dc      	lsls	r4, r3, #31
 80089be:	d504      	bpl.n	80089ca <_vfiprintf_r+0x4e>
 80089c0:	f04f 30ff 	mov.w	r0, #4294967295
 80089c4:	b01d      	add	sp, #116	; 0x74
 80089c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ca:	89ab      	ldrh	r3, [r5, #12]
 80089cc:	0598      	lsls	r0, r3, #22
 80089ce:	d4f7      	bmi.n	80089c0 <_vfiprintf_r+0x44>
 80089d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089d2:	f7fc fe21 	bl	8005618 <__retarget_lock_release_recursive>
 80089d6:	e7f3      	b.n	80089c0 <_vfiprintf_r+0x44>
 80089d8:	2300      	movs	r3, #0
 80089da:	9309      	str	r3, [sp, #36]	; 0x24
 80089dc:	2320      	movs	r3, #32
 80089de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089e2:	2330      	movs	r3, #48	; 0x30
 80089e4:	f04f 0901 	mov.w	r9, #1
 80089e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80089ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008b9c <_vfiprintf_r+0x220>
 80089f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089f4:	4623      	mov	r3, r4
 80089f6:	469a      	mov	sl, r3
 80089f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089fc:	b10a      	cbz	r2, 8008a02 <_vfiprintf_r+0x86>
 80089fe:	2a25      	cmp	r2, #37	; 0x25
 8008a00:	d1f9      	bne.n	80089f6 <_vfiprintf_r+0x7a>
 8008a02:	ebba 0b04 	subs.w	fp, sl, r4
 8008a06:	d00b      	beq.n	8008a20 <_vfiprintf_r+0xa4>
 8008a08:	465b      	mov	r3, fp
 8008a0a:	4622      	mov	r2, r4
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	4630      	mov	r0, r6
 8008a10:	f7ff ffa2 	bl	8008958 <__sfputs_r>
 8008a14:	3001      	adds	r0, #1
 8008a16:	f000 80a9 	beq.w	8008b6c <_vfiprintf_r+0x1f0>
 8008a1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a1c:	445a      	add	r2, fp
 8008a1e:	9209      	str	r2, [sp, #36]	; 0x24
 8008a20:	f89a 3000 	ldrb.w	r3, [sl]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f000 80a1 	beq.w	8008b6c <_vfiprintf_r+0x1f0>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a34:	f10a 0a01 	add.w	sl, sl, #1
 8008a38:	9304      	str	r3, [sp, #16]
 8008a3a:	9307      	str	r3, [sp, #28]
 8008a3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a40:	931a      	str	r3, [sp, #104]	; 0x68
 8008a42:	4654      	mov	r4, sl
 8008a44:	2205      	movs	r2, #5
 8008a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a4a:	4854      	ldr	r0, [pc, #336]	; (8008b9c <_vfiprintf_r+0x220>)
 8008a4c:	f7fc fde5 	bl	800561a <memchr>
 8008a50:	9a04      	ldr	r2, [sp, #16]
 8008a52:	b9d8      	cbnz	r0, 8008a8c <_vfiprintf_r+0x110>
 8008a54:	06d1      	lsls	r1, r2, #27
 8008a56:	bf44      	itt	mi
 8008a58:	2320      	movmi	r3, #32
 8008a5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a5e:	0713      	lsls	r3, r2, #28
 8008a60:	bf44      	itt	mi
 8008a62:	232b      	movmi	r3, #43	; 0x2b
 8008a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a68:	f89a 3000 	ldrb.w	r3, [sl]
 8008a6c:	2b2a      	cmp	r3, #42	; 0x2a
 8008a6e:	d015      	beq.n	8008a9c <_vfiprintf_r+0x120>
 8008a70:	4654      	mov	r4, sl
 8008a72:	2000      	movs	r0, #0
 8008a74:	f04f 0c0a 	mov.w	ip, #10
 8008a78:	9a07      	ldr	r2, [sp, #28]
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a80:	3b30      	subs	r3, #48	; 0x30
 8008a82:	2b09      	cmp	r3, #9
 8008a84:	d94d      	bls.n	8008b22 <_vfiprintf_r+0x1a6>
 8008a86:	b1b0      	cbz	r0, 8008ab6 <_vfiprintf_r+0x13a>
 8008a88:	9207      	str	r2, [sp, #28]
 8008a8a:	e014      	b.n	8008ab6 <_vfiprintf_r+0x13a>
 8008a8c:	eba0 0308 	sub.w	r3, r0, r8
 8008a90:	fa09 f303 	lsl.w	r3, r9, r3
 8008a94:	4313      	orrs	r3, r2
 8008a96:	46a2      	mov	sl, r4
 8008a98:	9304      	str	r3, [sp, #16]
 8008a9a:	e7d2      	b.n	8008a42 <_vfiprintf_r+0xc6>
 8008a9c:	9b03      	ldr	r3, [sp, #12]
 8008a9e:	1d19      	adds	r1, r3, #4
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	9103      	str	r1, [sp, #12]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	bfbb      	ittet	lt
 8008aa8:	425b      	neglt	r3, r3
 8008aaa:	f042 0202 	orrlt.w	r2, r2, #2
 8008aae:	9307      	strge	r3, [sp, #28]
 8008ab0:	9307      	strlt	r3, [sp, #28]
 8008ab2:	bfb8      	it	lt
 8008ab4:	9204      	strlt	r2, [sp, #16]
 8008ab6:	7823      	ldrb	r3, [r4, #0]
 8008ab8:	2b2e      	cmp	r3, #46	; 0x2e
 8008aba:	d10c      	bne.n	8008ad6 <_vfiprintf_r+0x15a>
 8008abc:	7863      	ldrb	r3, [r4, #1]
 8008abe:	2b2a      	cmp	r3, #42	; 0x2a
 8008ac0:	d134      	bne.n	8008b2c <_vfiprintf_r+0x1b0>
 8008ac2:	9b03      	ldr	r3, [sp, #12]
 8008ac4:	3402      	adds	r4, #2
 8008ac6:	1d1a      	adds	r2, r3, #4
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	9203      	str	r2, [sp, #12]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	bfb8      	it	lt
 8008ad0:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ad4:	9305      	str	r3, [sp, #20]
 8008ad6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ba0 <_vfiprintf_r+0x224>
 8008ada:	2203      	movs	r2, #3
 8008adc:	4650      	mov	r0, sl
 8008ade:	7821      	ldrb	r1, [r4, #0]
 8008ae0:	f7fc fd9b 	bl	800561a <memchr>
 8008ae4:	b138      	cbz	r0, 8008af6 <_vfiprintf_r+0x17a>
 8008ae6:	2240      	movs	r2, #64	; 0x40
 8008ae8:	9b04      	ldr	r3, [sp, #16]
 8008aea:	eba0 000a 	sub.w	r0, r0, sl
 8008aee:	4082      	lsls	r2, r0
 8008af0:	4313      	orrs	r3, r2
 8008af2:	3401      	adds	r4, #1
 8008af4:	9304      	str	r3, [sp, #16]
 8008af6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008afa:	2206      	movs	r2, #6
 8008afc:	4829      	ldr	r0, [pc, #164]	; (8008ba4 <_vfiprintf_r+0x228>)
 8008afe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b02:	f7fc fd8a 	bl	800561a <memchr>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	d03f      	beq.n	8008b8a <_vfiprintf_r+0x20e>
 8008b0a:	4b27      	ldr	r3, [pc, #156]	; (8008ba8 <_vfiprintf_r+0x22c>)
 8008b0c:	bb1b      	cbnz	r3, 8008b56 <_vfiprintf_r+0x1da>
 8008b0e:	9b03      	ldr	r3, [sp, #12]
 8008b10:	3307      	adds	r3, #7
 8008b12:	f023 0307 	bic.w	r3, r3, #7
 8008b16:	3308      	adds	r3, #8
 8008b18:	9303      	str	r3, [sp, #12]
 8008b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b1c:	443b      	add	r3, r7
 8008b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b20:	e768      	b.n	80089f4 <_vfiprintf_r+0x78>
 8008b22:	460c      	mov	r4, r1
 8008b24:	2001      	movs	r0, #1
 8008b26:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b2a:	e7a6      	b.n	8008a7a <_vfiprintf_r+0xfe>
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	f04f 0c0a 	mov.w	ip, #10
 8008b32:	4619      	mov	r1, r3
 8008b34:	3401      	adds	r4, #1
 8008b36:	9305      	str	r3, [sp, #20]
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b3e:	3a30      	subs	r2, #48	; 0x30
 8008b40:	2a09      	cmp	r2, #9
 8008b42:	d903      	bls.n	8008b4c <_vfiprintf_r+0x1d0>
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d0c6      	beq.n	8008ad6 <_vfiprintf_r+0x15a>
 8008b48:	9105      	str	r1, [sp, #20]
 8008b4a:	e7c4      	b.n	8008ad6 <_vfiprintf_r+0x15a>
 8008b4c:	4604      	mov	r4, r0
 8008b4e:	2301      	movs	r3, #1
 8008b50:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b54:	e7f0      	b.n	8008b38 <_vfiprintf_r+0x1bc>
 8008b56:	ab03      	add	r3, sp, #12
 8008b58:	9300      	str	r3, [sp, #0]
 8008b5a:	462a      	mov	r2, r5
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	4b13      	ldr	r3, [pc, #76]	; (8008bac <_vfiprintf_r+0x230>)
 8008b60:	a904      	add	r1, sp, #16
 8008b62:	f7fb fcf5 	bl	8004550 <_printf_float>
 8008b66:	4607      	mov	r7, r0
 8008b68:	1c78      	adds	r0, r7, #1
 8008b6a:	d1d6      	bne.n	8008b1a <_vfiprintf_r+0x19e>
 8008b6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b6e:	07d9      	lsls	r1, r3, #31
 8008b70:	d405      	bmi.n	8008b7e <_vfiprintf_r+0x202>
 8008b72:	89ab      	ldrh	r3, [r5, #12]
 8008b74:	059a      	lsls	r2, r3, #22
 8008b76:	d402      	bmi.n	8008b7e <_vfiprintf_r+0x202>
 8008b78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b7a:	f7fc fd4d 	bl	8005618 <__retarget_lock_release_recursive>
 8008b7e:	89ab      	ldrh	r3, [r5, #12]
 8008b80:	065b      	lsls	r3, r3, #25
 8008b82:	f53f af1d 	bmi.w	80089c0 <_vfiprintf_r+0x44>
 8008b86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b88:	e71c      	b.n	80089c4 <_vfiprintf_r+0x48>
 8008b8a:	ab03      	add	r3, sp, #12
 8008b8c:	9300      	str	r3, [sp, #0]
 8008b8e:	462a      	mov	r2, r5
 8008b90:	4630      	mov	r0, r6
 8008b92:	4b06      	ldr	r3, [pc, #24]	; (8008bac <_vfiprintf_r+0x230>)
 8008b94:	a904      	add	r1, sp, #16
 8008b96:	f7fb ff7b 	bl	8004a90 <_printf_i>
 8008b9a:	e7e4      	b.n	8008b66 <_vfiprintf_r+0x1ea>
 8008b9c:	08009009 	.word	0x08009009
 8008ba0:	0800900f 	.word	0x0800900f
 8008ba4:	08009013 	.word	0x08009013
 8008ba8:	08004551 	.word	0x08004551
 8008bac:	08008959 	.word	0x08008959

08008bb0 <_raise_r>:
 8008bb0:	291f      	cmp	r1, #31
 8008bb2:	b538      	push	{r3, r4, r5, lr}
 8008bb4:	4604      	mov	r4, r0
 8008bb6:	460d      	mov	r5, r1
 8008bb8:	d904      	bls.n	8008bc4 <_raise_r+0x14>
 8008bba:	2316      	movs	r3, #22
 8008bbc:	6003      	str	r3, [r0, #0]
 8008bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc2:	bd38      	pop	{r3, r4, r5, pc}
 8008bc4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008bc6:	b112      	cbz	r2, 8008bce <_raise_r+0x1e>
 8008bc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008bcc:	b94b      	cbnz	r3, 8008be2 <_raise_r+0x32>
 8008bce:	4620      	mov	r0, r4
 8008bd0:	f000 f830 	bl	8008c34 <_getpid_r>
 8008bd4:	462a      	mov	r2, r5
 8008bd6:	4601      	mov	r1, r0
 8008bd8:	4620      	mov	r0, r4
 8008bda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bde:	f000 b817 	b.w	8008c10 <_kill_r>
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d00a      	beq.n	8008bfc <_raise_r+0x4c>
 8008be6:	1c59      	adds	r1, r3, #1
 8008be8:	d103      	bne.n	8008bf2 <_raise_r+0x42>
 8008bea:	2316      	movs	r3, #22
 8008bec:	6003      	str	r3, [r0, #0]
 8008bee:	2001      	movs	r0, #1
 8008bf0:	e7e7      	b.n	8008bc2 <_raise_r+0x12>
 8008bf2:	2400      	movs	r4, #0
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008bfa:	4798      	blx	r3
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	e7e0      	b.n	8008bc2 <_raise_r+0x12>

08008c00 <raise>:
 8008c00:	4b02      	ldr	r3, [pc, #8]	; (8008c0c <raise+0xc>)
 8008c02:	4601      	mov	r1, r0
 8008c04:	6818      	ldr	r0, [r3, #0]
 8008c06:	f7ff bfd3 	b.w	8008bb0 <_raise_r>
 8008c0a:	bf00      	nop
 8008c0c:	20000064 	.word	0x20000064

08008c10 <_kill_r>:
 8008c10:	b538      	push	{r3, r4, r5, lr}
 8008c12:	2300      	movs	r3, #0
 8008c14:	4d06      	ldr	r5, [pc, #24]	; (8008c30 <_kill_r+0x20>)
 8008c16:	4604      	mov	r4, r0
 8008c18:	4608      	mov	r0, r1
 8008c1a:	4611      	mov	r1, r2
 8008c1c:	602b      	str	r3, [r5, #0]
 8008c1e:	f7f8 fa24 	bl	800106a <_kill>
 8008c22:	1c43      	adds	r3, r0, #1
 8008c24:	d102      	bne.n	8008c2c <_kill_r+0x1c>
 8008c26:	682b      	ldr	r3, [r5, #0]
 8008c28:	b103      	cbz	r3, 8008c2c <_kill_r+0x1c>
 8008c2a:	6023      	str	r3, [r4, #0]
 8008c2c:	bd38      	pop	{r3, r4, r5, pc}
 8008c2e:	bf00      	nop
 8008c30:	20000474 	.word	0x20000474

08008c34 <_getpid_r>:
 8008c34:	f7f8 ba12 	b.w	800105c <_getpid>

08008c38 <_init>:
 8008c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3a:	bf00      	nop
 8008c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c3e:	bc08      	pop	{r3}
 8008c40:	469e      	mov	lr, r3
 8008c42:	4770      	bx	lr

08008c44 <_fini>:
 8008c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c46:	bf00      	nop
 8008c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c4a:	bc08      	pop	{r3}
 8008c4c:	469e      	mov	lr, r3
 8008c4e:	4770      	bx	lr
