// Seed: 1854099807
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  logic [7:0] id_7;
  assign id_5 = 1;
  id_8(
      .id_0(""),
      .id_1(id_3),
      .id_2(id_2),
      .id_3(id_3),
      .id_4(""),
      .id_5(id_4),
      .id_6(1'b0),
      .id_7(id_3[1==1])
  );
  wire id_9;
  wire id_10;
  assign id_7 = id_3;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
