
---------- Begin Simulation Statistics ----------
final_tick                                 7146267500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    641                       # Simulator instruction rate (inst/s)
host_mem_usage                                7563328                       # Number of bytes of host memory used
host_op_rate                                      658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10092.26                       # Real time elapsed on the host
host_tick_rate                                 360404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6467404                       # Number of instructions simulated
sim_ops                                       6636707                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003637                       # Number of seconds simulated
sim_ticks                                  3637295000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.950426                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  140212                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               150846                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                201                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2076                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            144304                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1713                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2088                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              375                       # Number of indirect misses.
system.cpu.branchPred.lookups                  160060                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4793                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          469                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      932102                       # Number of instructions committed
system.cpu.committedOps                        952825                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.402326                       # CPI: cycles per instruction
system.cpu.discardedOps                          6560                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             480958                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             50422                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           276567                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1086644                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293917                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      179                       # number of quiesce instructions executed
system.cpu.numCycles                          3171315                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       179                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  614434     64.49%     64.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                    392      0.04%     64.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                  51843      5.44%     69.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                286156     30.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   952825                       # Class of committed instruction
system.cpu.quiesceCycles                      2648357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2084671                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp              99930                       # Transaction distribution
system.membus.trans_dist::WriteReq              27112                       # Transaction distribution
system.membus.trans_dist::WriteResp             27112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          229                       # Transaction distribution
system.membus.trans_dist::WriteClean               29                       # Transaction distribution
system.membus.trans_dist::CleanEvict               69                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           156                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        33280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        42400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7983392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            375003                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374990    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              375003                       # Request fanout histogram
system.membus.reqLayer6.occupancy           571836279                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5723875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              345906                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1056500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4649060                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          576934485                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             871500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    288284563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    144142282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    432426845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    144142282                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    288284563                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    432426845                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    432426845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    432426845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    864853689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1170201875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1020574500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       147265                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       147265    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       147265                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    280650625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2396365431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    288284563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    144142282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    144142282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2972934557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1351333890                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1333316104                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2684649994                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3747699321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1621600668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    144142282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    144142282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5657584551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    270266778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1207191608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1477458386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    666658052                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    684675837                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1351333890                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    270266778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1873849660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    684675837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2828792276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          174                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          189                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3061616                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       263932                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3325548                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3061616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3061616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3061616                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       263932                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3325548                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6373760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1589376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1063049326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    540533556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    144142282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4610019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1752335183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4539637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    288284563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    144142282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            436966482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4539637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1351333890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    540533556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    288284563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4610019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2189301665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000444732000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182734                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25900                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99590                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24834                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99590                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3199154445                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5809375695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32172.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58422.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92683                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23011                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99590                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     60                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.851774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.565382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.105437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          294      3.42%      3.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          277      3.22%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          125      1.45%      8.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          115      1.34%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          146      1.70%     11.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          114      1.33%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          107      1.24%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          165      1.92%     15.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7252     84.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8595                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     361.618182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1199.897935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           247     89.82%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     90.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.73%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.36%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.91%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      2.55%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.36%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.09%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            3      1.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      90.341818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.252893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    185.303439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            182     66.18%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      4.73%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31     11.27%     82.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.73%     86.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.73%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.09%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.73%     89.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      3.27%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      2.55%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.09%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.36%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.36%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6363968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6373760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1589376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1749.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       437.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1752.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    436.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3637065000                       # Total gap between requests
system.mem_ctrls.avgGap                      29231.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1964608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1060814698.835260868073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 540128859.495861649513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 144142281.558135926723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4557232.778754541650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5014715.605965422466                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 287985439.729249358177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 144142281.558135926723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3524262780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1793778265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    477921210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13413440                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22749418145                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  32704855180                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25864840250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58333.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58391.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58339.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51196.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  88176039.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1996145.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3157329.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1781926015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    196770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1661897485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 358                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9247458.100559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3131970.063262                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       333500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13889625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5490972500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1655295000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       467213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           467213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       467213                       # number of overall hits
system.cpu.icache.overall_hits::total          467213                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          174                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7563750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7563750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7563750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7563750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       467387                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       467387                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       467387                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       467387                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43469.827586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43469.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43469.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43469.827586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7287500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7287500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41882.183908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41882.183908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41882.183908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41882.183908                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       467213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          467213                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       467387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       467387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43469.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43469.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7287500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7287500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41882.183908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41882.183908                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           301.238417                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            688.269231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   301.238417                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.588356                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.588356                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            934948                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           934948                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        87356                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            87356                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        87356                       # number of overall hits
system.cpu.dcache.overall_hits::total           87356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          410                       # number of overall misses
system.cpu.dcache.overall_misses::total           410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34769250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34769250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34769250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34769250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        87766                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        87766                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        87766                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        87766                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84803.048780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84803.048780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84803.048780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84803.048780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          229                       # number of writebacks
system.cpu.dcache.writebacks::total               229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22520125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22520125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22520125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22520125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5898000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5898000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003156                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81300.090253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81300.090253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81300.090253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81300.090253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2100.427350                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2100.427350                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        52173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           52173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13788125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13788125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80632.309942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80632.309942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12116500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12116500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5898000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5898000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77669.871795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77669.871795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21683.823529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21683.823529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        35183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20981125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20981125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87787.133891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87787.133891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10403625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10403625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85980.371901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85980.371901                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1283572250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1283572250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10359.409301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10359.409301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        51851                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        51851                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        72053                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        72053                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1264127529                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1264127529                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17544.412155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17544.412155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.934017                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.833887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.934017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1342573                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1342573                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7146267500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7146417500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    641                       # Simulator instruction rate (inst/s)
host_mem_usage                                7563328                       # Number of bytes of host memory used
host_op_rate                                      658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10092.36                       # Real time elapsed on the host
host_tick_rate                                 360416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6467413                       # Number of instructions simulated
sim_ops                                       6636722                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003637                       # Number of seconds simulated
sim_ticks                                  3637445000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.946776                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  140213                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               150853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                202                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2078                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            144304                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1713                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2088                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              375                       # Number of indirect misses.
system.cpu.branchPred.lookups                  160069                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4795                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          469                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      932111                       # Number of instructions committed
system.cpu.committedOps                        952840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.402551                       # CPI: cycles per instruction
system.cpu.discardedOps                          6567                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             480980                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             50422                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           276567                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1086834                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293897                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      179                       # number of quiesce instructions executed
system.cpu.numCycles                          3171555                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       179                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  614442     64.49%     64.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                    392      0.04%     64.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                  51849      5.44%     69.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                286156     30.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   952840                       # Class of committed instruction
system.cpu.quiesceCycles                      2648357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2084721                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99600                       # Transaction distribution
system.membus.trans_dist::ReadResp              99932                       # Transaction distribution
system.membus.trans_dist::WriteReq              27112                       # Transaction distribution
system.membus.trans_dist::WriteResp             27112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          229                       # Transaction distribution
system.membus.trans_dist::WriteClean               29                       # Transaction distribution
system.membus.trans_dist::CleanEvict               71                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           158                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        33408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        42528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7983520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            375005                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              375005                       # Request fanout histogram
system.membus.reqLayer6.occupancy           571842529                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5723875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              345906                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1056500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4660560                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          576934485                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             871500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    288272675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    144136337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    432409012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    144136337                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    288272675                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    432409012                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    432409012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    432409012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    864818025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       264408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       264408                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       155648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       188416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       754096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11999072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1170201875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1020574500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    602328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       153600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       147265                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       147265    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       147265                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    280650625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10813440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4849664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2179072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2244608                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1228800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       151552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1380352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2396266610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    288272675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    144136337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    144136337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2972811960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1351278164                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1333261121                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2684539285                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3747544774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1621533796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    144136337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    144136337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5657351245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4390912                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2490368                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4915200                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        77824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       684032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    270255633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1207141826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1477397459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    666630561                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    684647603                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1351278164                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    270255633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1873772387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    684647603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2828675623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11136                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          174                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          189                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3061490                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       263922                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3325411                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3061490                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3061490                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3061490                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       263922                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3325411                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6373888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1589376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1063005489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    540511265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    144136337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4645019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1752298110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4539450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    288272675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    144136337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            436948462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4539450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1351278164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    540511265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    288272675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4645019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2189246573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     76673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     30697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000444732000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182738                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25900                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24834                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3199154445                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5809428195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32172.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58422.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92685                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23011                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     60                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.851774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.565382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.105437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          294      3.42%      3.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          277      3.22%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          125      1.45%      8.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          115      1.34%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          146      1.70%     11.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          114      1.33%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          107      1.24%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          165      1.92%     15.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7252     84.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8595                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     361.618182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1199.897935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           247     89.82%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     90.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.73%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.36%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.91%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      2.55%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.36%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.09%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            3      1.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      90.341818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.252893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    185.303439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            182     66.18%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      4.73%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31     11.27%     82.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.73%     86.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.73%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.09%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.73%     89.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      3.27%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      2.55%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.09%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.36%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.36%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6364096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6373888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1589376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1749.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       437.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1752.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    436.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3637423750                       # Total gap between requests
system.mem_ctrls.avgGap                      29233.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3858496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1964608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1060770953.237780928612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 540106585.804046511650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 144136337.456648826599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4592234.384299968369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5014508.810442494228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 287973563.861446678638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 144136337.456648826599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3524262780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1793778265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    477921210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13465940                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22749418145                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  32704855180                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25864840250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58333.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58391.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58339.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51007.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  88176039.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1996145.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3157329.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1781926015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    196770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1662047485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 358                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9247458.100559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3131970.063262                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       333500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13889625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             179                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5491122500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1655295000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       467224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           467224                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       467224                       # number of overall hits
system.cpu.icache.overall_hits::total          467224                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          174                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7563750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7563750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7563750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7563750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       467398                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       467398                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       467398                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       467398                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43469.827586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43469.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43469.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43469.827586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7287500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7287500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41882.183908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41882.183908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41882.183908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41882.183908                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       467224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          467224                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       467398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       467398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43469.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43469.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7287500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7287500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41882.183908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41882.183908                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           301.238531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2028163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6145.948485                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   301.238531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.588357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.588357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            934970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           934970                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        87360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            87360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        87360                       # number of overall hits
system.cpu.dcache.overall_hits::total           87360                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          412                       # number of overall misses
system.cpu.dcache.overall_misses::total           412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34889250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34889250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34889250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34889250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        87772                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        87772                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        87772                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        87772                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84682.645631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84682.645631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84682.645631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84682.645631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          229                       # number of writebacks
system.cpu.dcache.writebacks::total               229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2808                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22637500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22637500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5898000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5898000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81137.992832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81137.992832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81137.992832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81137.992832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2100.427350                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2100.427350                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        52177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           52177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13908125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13908125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80393.786127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80393.786127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12233875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12233875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5898000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5898000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77429.588608                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77429.588608                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21683.823529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21683.823529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        35183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20981125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20981125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87787.133891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87787.133891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2536                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10403625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10403625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85980.371901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85980.371901                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1283572250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1283572250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10359.409301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10359.409301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        51851                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        51851                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        72053                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        72053                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1264127529                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1264127529                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17544.412155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17544.412155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.933154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               91891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.170670                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.933154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1342599                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1342599                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7146417500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
