    ori r29 r0 3072
    ori r30 r0 10240
#    main program starts
    addi r1 r0 1
    addi r2 r0 0
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    addi r2 r0 0
    flui f0 0
    # 0.000000
    sw r1 r29 0
    mv r1 r2
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_float_array
    subi r29 r29 8
    lw r31 r29 4
    addi r2 r0 60
    addi r3 r0 0
    addi r4 r0 0
    addi r5 r0 0
    addi r6 r0 0
    addi r7 r0 0
    or r8 r30 r0
    addi r30 r30 48
    sw r1 r8 40
    sw r1 r8 36
    sw r1 r8 32
    sw r1 r8 28
    sw r7 r8 24
    sw r1 r8 20
    sw r1 r8 16
    sw r6 r8 12
    sw r5 r8 8
    sw r4 r8 4
    sw r3 r8 0
    or r1 r8 r0
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 4
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 8
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 12
    mv r1 r2
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 1
    flui f0 17279
    # 255.000000
    sw r1 r29 16
    mv r1 r2
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 50
    addi r3 r0 1
    addi r4 r0 -1
    sw r1 r29 20
    sw r2 r29 24
    mv r2 r4
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    lw r1 r29 24
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 1
    addi r3 r0 1
    lw r4 r1 0
    sw r1 r29 28
    sw r2 r29 32
    mv r2 r4
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 32
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 1
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 1
    addi r3 r0 0
    sw r1 r29 40
    mv r1 r2
    mv r2 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 1
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 1
    addi r3 r0 0
    sw r1 r29 52
    mv r1 r2
    mv r2 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 64
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 2
    addi r3 r0 0
    sw r1 r29 72
    mv r1 r2
    mv r2 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 2
    addi r3 r0 0
    sw r1 r29 76
    mv r1 r2
    mv r2 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 1
    flui f0 0
    # 0.000000
    sw r1 r29 80
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 88
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 96
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 0
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    addi r1 r0 0
    sw r2 r29 112
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 0
    or r3 r30 r0
    addi r30 r30 8
    sw r1 r3 4
    lw r1 r29 112
    sw r1 r3 0
    or r1 r3 r0
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 0
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 60
    lw r3 r29 120
    sw r1 r29 124
    mv r1 r2
    mv r2 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r3 r29 124
    sw r3 r2 0
    addi r4 r0 0
    flui f0 0
    # 0.000000
    sw r1 r29 128
    sw r2 r29 132
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    addi r1 r0 0
    sw r2 r29 136
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 136
    sw r1 r2 0
    or r1 r2 r0
    addi r2 r0 180
    addi r3 r0 0
    flui f0 0
    # 0.000000
    or r4 r30 r0
    addi r30 r30 16
    swcZ f0 r4 8
    sw r1 r4 4
    sw r3 r4 0
    or r1 r4 r0
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 1
    addi r3 r0 0
    sw r1 r29 140
    mv r1 r2
    mv r2 r3
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r30 r0
    addi r30 r30 8
    lui r3 ha16(read_nth_object.2756)
    ori r3 r3 lo16(read_nth_object.2756)
    sw r3 r2 0
    lw r3 r29 4
    sw r3 r2 4
    or r4 r30 r0
    addi r30 r30 16
    lui r5 ha16(read_object.2758)
    ori r5 r5 lo16(read_object.2758)
    sw r5 r4 0
    sw r2 r4 12
    sw r3 r4 8
    lw r2 r29 0
    sw r2 r4 4
    or r5 r30 r0
    addi r30 r30 8
    lui r6 ha16(read_and_network.2766)
    ori r6 r6 lo16(read_and_network.2766)
    sw r6 r5 0
    lw r6 r29 28
    sw r6 r5 4
    or r7 r30 r0
    addi r30 r30 8
    lui r8 ha16(solver_rect.2779)
    ori r8 r8 lo16(solver_rect.2779)
    sw r8 r7 0
    lw r8 r29 40
    sw r8 r7 4
    or r9 r30 r0
    addi r30 r30 8
    lui r10 ha16(solver_second.2804)
    ori r10 r10 lo16(solver_second.2804)
    sw r10 r9 0
    sw r8 r9 4
    or r10 r30 r0
    addi r30 r30 16
    lui r11 ha16(solver.2810)
    ori r11 r11 lo16(solver.2810)
    sw r11 r10 0
    sw r8 r10 8
    sw r3 r10 4
    or r11 r30 r0
    addi r30 r30 8
    lui r12 ha16(solver_second_fast.2827)
    ori r12 r12 lo16(solver_second_fast.2827)
    sw r12 r11 0
    sw r8 r11 4
    or r12 r30 r0
    addi r30 r30 16
    lui r13 ha16(solver_fast.2833)
    ori r13 r13 lo16(solver_fast.2833)
    sw r13 r12 0
    sw r8 r12 8
    sw r3 r12 4
    or r13 r30 r0
    addi r30 r30 8
    lui r14 ha16(solver_second_fast2.2844)
    ori r14 r14 lo16(solver_second_fast2.2844)
    sw r14 r13 0
    sw r8 r13 4
    or r14 r30 r0
    addi r30 r30 16
    lui r15 ha16(solver_fast2.2851)
    ori r15 r15 lo16(solver_fast2.2851)
    sw r15 r14 0
    sw r8 r14 8
    sw r3 r14 4
    or r15 r30 r0
    addi r30 r30 8
    lui r16 ha16(iter_setup_dirvec_constants.2863)
    ori r16 r16 lo16(iter_setup_dirvec_constants.2863)
    sw r16 r15 0
    sw r3 r15 4
    or r16 r30 r0
    addi r30 r30 16
    lui r17 ha16(setup_dirvec_constants.2866)
    ori r17 r17 lo16(setup_dirvec_constants.2866)
    sw r17 r16 0
    sw r3 r16 12
    sw r2 r16 8
    sw r15 r16 4
    or r17 r30 r0
    addi r30 r30 8
    lui r18 ha16(setup_startp_constants.2868)
    ori r18 r18 lo16(setup_startp_constants.2868)
    sw r18 r17 0
    sw r3 r17 4
    or r18 r30 r0
    addi r30 r30 24
    lui r19 ha16(setup_startp.2871)
    ori r19 r19 lo16(setup_startp.2871)
    sw r19 r18 0
    lw r19 r29 92
    sw r19 r18 16
    sw r17 r18 12
    sw r3 r18 8
    sw r2 r18 4
    or r20 r30 r0
    addi r30 r30 8
    lui r21 ha16(check_all_inside.2893)
    ori r21 r21 lo16(check_all_inside.2893)
    sw r21 r20 0
    sw r3 r20 4
    or r21 r30 r0
    addi r30 r30 40
    lui r22 ha16(shadow_check_and_group.2899)
    ori r22 r22 lo16(shadow_check_and_group.2899)
    sw r22 r21 0
    lw r22 r29 124
    sw r22 r21 36
    sw r12 r21 32
    sw r8 r21 28
    sw r3 r21 24
    lw r23 r29 132
    sw r23 r21 20
    lw r24 r29 16
    sw r24 r21 16
    lw r25 r29 52
    sw r25 r21 12
    sw r5 r29 144
    lw r5 r29 128
    sw r5 r21 8
    sw r20 r21 4
    sw r4 r29 148
    or r4 r30 r0
    addi r30 r30 40
    sw r15 r29 152
    lui r15 ha16(shadow_check_one_or_group.2902)
    ori r15 r15 lo16(shadow_check_one_or_group.2902)
    sw r15 r4 0
    sw r12 r4 36
    sw r8 r4 32
    sw r21 r4 28
    sw r3 r4 24
    sw r23 r4 20
    sw r24 r4 16
    sw r25 r4 12
    sw r20 r4 8
    sw r6 r4 4
    or r15 r30 r0
    addi r30 r30 56
    sw r16 r29 156
    lui r16 ha16(shadow_check_one_or_matrix.2905)
    ori r16 r16 lo16(shadow_check_one_or_matrix.2905)
    sw r16 r15 0
    sw r22 r15 52
    sw r11 r15 48
    sw r12 r15 44
    sw r8 r15 40
    sw r4 r15 36
    sw r21 r15 32
    sw r3 r15 28
    sw r23 r15 24
    sw r24 r15 20
    sw r25 r15 16
    sw r5 r15 12
    sw r20 r15 8
    sw r6 r15 4
    or r16 r30 r0
    addi r30 r30 40
    sw r18 r29 160
    lui r18 ha16(solve_each_element.2908)
    ori r18 r18 lo16(solve_each_element.2908)
    sw r18 r16 0
    lw r18 r29 48
    sw r18 r16 32
    lw r2 r29 88
    sw r2 r16 28
    sw r8 r16 24
    sw r3 r16 20
    sw r1 r29 164
    lw r1 r29 44
    sw r1 r16 16
    sw r25 r16 12
    sw r17 r29 168
    lw r17 r29 56
    sw r17 r16 8
    sw r20 r16 4
    or r5 r30 r0
    addi r30 r30 48
    lui r24 ha16(solve_one_or_network.2912)
    ori r24 r24 lo16(solve_one_or_network.2912)
    sw r24 r5 0
    sw r18 r5 44
    sw r2 r5 40
    sw r8 r5 36
    sw r10 r5 32
    sw r16 r5 28
    sw r3 r5 24
    sw r1 r5 20
    sw r25 r5 16
    sw r17 r5 12
    sw r20 r5 8
    sw r6 r5 4
    or r24 r30 r0
    addi r30 r30 64
    lui r23 ha16(trace_or_matrix.2916)
    ori r23 r23 lo16(trace_or_matrix.2916)
    sw r23 r24 0
    sw r18 r24 56
    sw r2 r24 52
    sw r9 r24 48
    sw r7 r24 44
    sw r8 r24 40
    sw r10 r24 36
    sw r5 r24 32
    sw r16 r24 28
    sw r3 r24 24
    sw r1 r24 20
    sw r25 r24 16
    sw r17 r24 12
    sw r20 r24 8
    sw r6 r24 4
    or r23 r30 r0
    addi r30 r30 40
    sw r16 r29 172
    lui r16 ha16(solve_each_element_fast.2922)
    ori r16 r16 lo16(solve_each_element_fast.2922)
    sw r16 r23 0
    sw r18 r23 36
    sw r19 r23 32
    sw r14 r23 28
    sw r8 r23 24
    sw r3 r23 20
    sw r1 r23 16
    sw r25 r23 12
    sw r17 r23 8
    sw r20 r23 4
    or r16 r30 r0
    addi r30 r30 48
    sw r5 r29 176
    lui r5 ha16(solve_one_or_network_fast.2926)
    ori r5 r5 lo16(solve_one_or_network_fast.2926)
    sw r5 r16 0
    sw r18 r16 44
    sw r19 r16 40
    sw r14 r16 36
    sw r8 r16 32
    sw r23 r16 28
    sw r3 r16 24
    sw r1 r16 20
    sw r25 r16 16
    sw r17 r16 12
    sw r20 r16 8
    sw r6 r16 4
    or r5 r30 r0
    addi r30 r30 56
    sw r10 r29 180
    lui r10 ha16(trace_or_matrix_fast.2930)
    ori r10 r10 lo16(trace_or_matrix_fast.2930)
    sw r10 r5 0
    sw r18 r5 52
    sw r19 r5 48
    sw r13 r5 44
    sw r14 r5 40
    sw r8 r5 36
    sw r16 r5 32
    sw r23 r5 28
    sw r3 r5 24
    sw r1 r5 20
    sw r25 r5 16
    sw r17 r5 12
    sw r20 r5 8
    sw r6 r5 4
    or r10 r30 r0
    addi r30 r30 64
    sw r7 r29 184
    lui r7 ha16(judge_intersection_fast.2934)
    ori r7 r7 lo16(judge_intersection_fast.2934)
    sw r7 r10 0
    sw r5 r10 60
    sw r18 r10 56
    sw r19 r10 52
    sw r13 r10 48
    sw r14 r10 44
    sw r8 r10 40
    sw r16 r10 36
    sw r23 r10 32
    lw r7 r29 36
    sw r7 r10 28
    sw r3 r10 24
    sw r1 r10 20
    sw r25 r10 16
    sw r17 r10 12
    sw r20 r10 8
    sw r6 r10 4
    sw r10 r29 188
    or r10 r30 r0
    addi r30 r30 16
    sw r9 r29 192
    lui r9 ha16(get_nvector_second.2940)
    ori r9 r9 lo16(get_nvector_second.2940)
    sw r9 r10 0
    lw r9 r29 60
    sw r9 r10 8
    sw r25 r10 4
    sw r10 r29 196
    or r10 r30 r0
    addi r30 r30 16
    lui r2 ha16(get_nvector.2942)
    ori r2 r2 lo16(get_nvector.2942)
    sw r2 r10 0
    sw r9 r10 12
    sw r1 r10 8
    sw r25 r10 4
    or r2 r30 r0
    addi r30 r30 8
    sw r10 r29 200
    lui r10 ha16(utexture.2945)
    ori r10 r10 lo16(utexture.2945)
    sw r10 r2 0
    lw r10 r29 64
    sw r10 r2 4
    or r19 r30 r0
    addi r30 r30 112
    sw r24 r29 204
    lui r24 ha16(trace_reflections.2952)
    ori r24 r24 lo16(trace_reflections.2952)
    sw r24 r19 0
    sw r22 r19 108
    sw r5 r19 104
    sw r18 r19 100
    sw r10 r19 96
    sw r13 r19 92
    sw r11 r19 88
    sw r14 r19 84
    sw r12 r19 80
    sw r8 r19 76
    sw r16 r19 72
    sw r23 r19 68
    sw r15 r19 64
    sw r4 r19 60
    sw r21 r19 56
    lw r24 r29 72
    sw r24 r19 52
    sw r23 r29 208
    lw r23 r29 140
    sw r23 r19 48
    sw r7 r19 44
    sw r3 r19 40
    sw r9 r19 36
    sw r13 r29 212
    lw r13 r29 132
    sw r13 r19 32
    lw r13 r29 16
    sw r13 r19 28
    sw r1 r19 24
    sw r25 r19 20
    sw r17 r19 16
    lw r17 r29 128
    sw r17 r19 12
    sw r20 r19 8
    sw r6 r19 4
    or r6 r30 r0
    addi r30 r30 160
    sw r20 r29 216
    lui r20 ha16(trace_ray.2957)
    ori r20 r20 lo16(trace_ray.2957)
    sw r20 r6 0
    sw r22 r6 156
    sw r2 r6 152
    sw r19 r6 148
    sw r5 r6 144
    lw r20 r29 204
    sw r20 r6 140
    sw r18 r6 136
    sw r10 r6 132
    lw r20 r29 92
    sw r20 r6 128
    sw r19 r29 220
    lw r19 r29 88
    sw r19 r6 124
    sw r11 r6 120
    lw r19 r29 192
    sw r19 r6 116
    lw r19 r29 184
    sw r19 r6 112
    sw r14 r6 108
    sw r12 r6 104
    sw r8 r6 100
    lw r19 r29 180
    sw r19 r6 96
    sw r16 r6 92
    lw r19 r29 176
    sw r19 r6 88
    lw r19 r29 172
    sw r19 r6 84
    sw r15 r6 80
    sw r4 r6 76
    sw r21 r6 72
    lw r19 r29 168
    sw r19 r6 68
    sw r24 r6 64
    sw r23 r6 60
    sw r7 r6 56
    sw r3 r6 52
    sw r9 r6 48
    lw r23 r29 164
    sw r23 r6 44
    lw r23 r29 0
    sw r23 r6 40
    lw r24 r29 132
    sw r24 r6 36
    sw r13 r6 32
    sw r1 r6 28
    sw r25 r6 24
    lw r23 r29 56
    sw r23 r6 20
    sw r17 r6 16
    lw r19 r29 216
    sw r19 r6 12
    lw r20 r29 20
    sw r20 r6 8
    lw r20 r29 28
    sw r20 r6 4
    sw r6 r29 224
    or r6 r30 r0
    addi r30 r30 112
    lui r20 ha16(trace_diffuse_ray.2963)
    ori r20 r20 lo16(trace_diffuse_ray.2963)
    sw r20 r6 0
    sw r22 r6 108
    sw r2 r6 104
    sw r5 r6 100
    sw r18 r6 96
    sw r10 r6 92
    lw r20 r29 212
    sw r20 r6 88
    sw r11 r6 84
    sw r14 r6 80
    sw r12 r6 76
    sw r8 r6 72
    sw r16 r6 68
    lw r20 r29 208
    sw r20 r6 64
    sw r15 r6 60
    sw r4 r6 56
    sw r21 r6 52
    sw r7 r6 48
    sw r3 r6 44
    sw r9 r6 40
    sw r24 r6 36
    sw r13 r6 32
    sw r1 r6 28
    sw r25 r6 24
    sw r23 r6 20
    lw r20 r29 68
    sw r20 r6 16
    sw r17 r6 12
    sw r19 r6 8
    lw r19 r29 28
    sw r19 r6 4
    or r19 r30 r0
    addi r30 r30 120
    lui r17 ha16(iter_trace_diffuse_rays.2966)
    ori r17 r17 lo16(iter_trace_diffuse_rays.2966)
    sw r17 r19 0
    sw r22 r19 112
    sw r2 r19 108
    sw r5 r19 104
    sw r6 r19 100
    sw r18 r19 96
    sw r10 r19 92
    sw r11 r19 88
    sw r14 r19 84
    sw r12 r19 80
    sw r8 r19 76
    sw r16 r19 72
    sw r15 r19 68
    sw r4 r19 64
    sw r21 r19 60
    sw r7 r19 56
    sw r3 r19 52
    sw r9 r19 48
    sw r24 r19 44
    sw r13 r19 40
    lw r14 r29 188
    sw r14 r19 36
    sw r1 r19 32
    sw r25 r19 28
    sw r23 r19 24
    lw r16 r29 196
    sw r16 r19 20
    lw r17 r29 200
    sw r17 r19 16
    sw r20 r19 12
    sw r21 r29 228
    lw r21 r29 128
    sw r21 r19 8
    lw r21 r29 28
    sw r21 r19 4
    or r21 r30 r0
    addi r30 r30 104
    sw r11 r29 232
    lui r11 ha16(trace_diffuse_rays.2971)
    ori r11 r11 lo16(trace_diffuse_rays.2971)
    sw r11 r21 0
    sw r2 r21 100
    sw r5 r21 96
    sw r6 r21 92
    sw r18 r21 88
    sw r10 r21 84
    lw r5 r29 92
    sw r5 r21 80
    sw r12 r21 76
    sw r8 r21 72
    sw r15 r21 68
    sw r4 r21 64
    lw r11 r29 168
    sw r11 r21 60
    sw r7 r21 56
    sw r3 r21 52
    sw r9 r21 48
    sw r4 r29 236
    lw r4 r29 0
    sw r4 r21 44
    sw r24 r21 40
    sw r13 r21 36
    sw r14 r21 32
    sw r19 r21 28
    sw r1 r21 24
    sw r25 r21 20
    sw r23 r21 16
    sw r16 r21 12
    sw r17 r21 8
    sw r20 r21 4
    or r16 r30 r0
    addi r30 r30 80
    lui r1 ha16(trace_diffuse_ray_80percent.2975)
    ori r1 r1 lo16(trace_diffuse_ray_80percent.2975)
    sw r1 r16 0
    sw r2 r16 72
    sw r6 r16 68
    sw r10 r16 64
    sw r5 r16 60
    sw r15 r16 56
    sw r11 r16 52
    sw r7 r16 48
    sw r3 r16 44
    sw r9 r16 40
    sw r4 r16 36
    sw r13 r16 32
    sw r14 r16 28
    sw r19 r16 24
    sw r25 r16 20
    sw r23 r16 16
    sw r17 r16 12
    lw r1 r29 116
    sw r1 r16 8
    sw r20 r16 4
    or r24 r30 r0
    addi r30 r30 40
    lui r8 ha16(calc_diffuse_using_1point.2979)
    ori r8 r8 lo16(calc_diffuse_using_1point.2979)
    sw r8 r24 0
    sw r6 r24 32
    sw r5 r24 28
    sw r11 r24 24
    lw r8 r29 72
    sw r8 r24 20
    sw r4 r24 16
    sw r19 r24 12
    sw r1 r24 8
    sw r20 r24 4
    sw r12 r29 240
    or r12 r30 r0
    addi r30 r30 40
    lui r18 ha16(do_without_neighbors.2988)
    ori r18 r18 lo16(do_without_neighbors.2988)
    sw r18 r12 0
    sw r21 r12 32
    sw r16 r12 28
    lw r18 r29 160
    sw r18 r12 24
    sw r8 r12 20
    sw r19 r12 16
    sw r1 r12 12
    sw r20 r12 8
    sw r24 r12 4
    or r22 r30 r0
    addi r30 r30 32
    lui r17 ha16(try_exploit_neighbors.3004)
    ori r17 r17 lo16(try_exploit_neighbors.3004)
    sw r17 r22 0
    sw r21 r22 28
    sw r16 r22 24
    sw r8 r22 20
    sw r12 r22 16
    sw r1 r22 12
    sw r20 r22 8
    sw r24 r22 4
    or r17 r30 r0
    addi r30 r30 88
    sw r24 r29 244
    lui r24 ha16(pretrace_diffuse_rays.3017)
    ori r24 r24 lo16(pretrace_diffuse_rays.3017)
    sw r24 r17 0
    sw r2 r17 80
    sw r21 r17 76
    sw r6 r17 72
    sw r10 r17 68
    sw r5 r17 64
    sw r15 r17 60
    sw r11 r17 56
    sw r18 r17 52
    sw r7 r17 48
    sw r3 r17 44
    sw r9 r17 40
    sw r4 r17 36
    sw r13 r17 32
    sw r14 r17 28
    sw r19 r17 24
    sw r25 r17 20
    sw r23 r17 16
    lw r14 r29 200
    sw r14 r17 12
    sw r1 r17 8
    sw r20 r17 4
    or r14 r30 r0
    addi r30 r30 176
    lui r24 ha16(pretrace_pixels.3020)
    ori r24 r24 lo16(pretrace_pixels.3020)
    sw r24 r14 0
    lw r24 r29 12
    sw r24 r14 172
    sw r12 r29 248
    lw r12 r29 124
    sw r12 r14 168
    sw r2 r14 164
    lw r2 r29 220
    sw r2 r14 160
    lw r2 r29 224
    sw r2 r14 156
    lw r12 r29 204
    sw r12 r14 152
    sw r21 r14 148
    sw r6 r14 144
    lw r6 r29 48
    sw r6 r14 140
    sw r10 r14 136
    sw r5 r14 132
    lw r5 r29 88
    sw r5 r14 128
    lw r6 r29 232
    sw r6 r14 124
    lw r6 r29 240
    sw r6 r14 120
    lw r6 r29 40
    sw r6 r14 116
    lw r6 r29 180
    sw r6 r14 112
    lw r6 r29 176
    sw r6 r14 108
    sw r15 r14 104
    lw r6 r29 236
    sw r6 r14 100
    lw r6 r29 228
    sw r6 r14 96
    sw r11 r14 92
    sw r18 r14 88
    lw r6 r29 96
    sw r6 r14 84
    lw r10 r29 84
    sw r10 r14 80
    sw r8 r14 76
    lw r11 r29 108
    sw r11 r14 72
    sw r17 r14 68
    sw r7 r14 64
    sw r3 r14 60
    sw r9 r14 56
    lw r9 r29 164
    sw r9 r14 52
    sw r4 r14 48
    lw r12 r29 132
    sw r12 r14 44
    sw r13 r14 40
    sw r19 r14 36
    lw r15 r29 44
    sw r15 r14 32
    sw r25 r14 28
    sw r23 r14 24
    lw r15 r29 80
    sw r15 r14 20
    sw r1 r14 16
    sw r20 r14 12
    lw r23 r29 128
    sw r23 r14 8
    lw r25 r29 28
    sw r25 r14 4
    or r9 r30 r0
    addi r30 r30 80
    lui r12 ha16(pretrace_line.3027)
    ori r12 r12 lo16(pretrace_line.3027)
    sw r12 r9 0
    sw r24 r9 72
    sw r2 r9 68
    sw r21 r9 64
    sw r5 r9 60
    sw r18 r9 56
    lw r12 r29 104
    sw r12 r9 52
    lw r18 r29 100
    sw r18 r9 48
    sw r6 r9 44
    sw r10 r9 40
    sw r8 r9 36
    sw r11 r9 32
    sw r14 r9 28
    sw r17 r9 24
    sw r19 r9 20
    lw r19 r29 76
    sw r19 r9 16
    sw r15 r9 12
    sw r1 r9 8
    sw r20 r9 4
    or r23 r30 r0
    addi r30 r30 40
    lui r7 ha16(scan_pixel.3031)
    ori r7 r7 lo16(scan_pixel.3031)
    sw r7 r23 0
    sw r22 r23 36
    sw r21 r23 32
    sw r16 r23 28
    sw r8 r23 24
    sw r19 r23 20
    lw r7 r29 248
    sw r7 r23 16
    sw r1 r23 12
    sw r20 r23 8
    lw r21 r29 244
    sw r21 r23 4
    or r25 r30 r0
    addi r30 r30 88
    lui r13 ha16(scan_line.3037)
    ori r13 r13 lo16(scan_line.3037)
    sw r13 r25 0
    sw r24 r25 80
    sw r22 r25 76
    sw r2 r25 72
    sw r16 r25 68
    sw r5 r25 64
    sw r12 r25 60
    sw r18 r25 56
    sw r6 r25 52
    sw r23 r25 48
    sw r10 r25 44
    sw r8 r25 40
    sw r11 r25 36
    sw r14 r25 32
    sw r9 r25 28
    sw r17 r25 24
    sw r19 r25 20
    sw r15 r25 16
    sw r7 r25 12
    sw r20 r25 8
    sw r21 r25 4
    or r13 r30 r0
    addi r30 r30 8
    lui r16 ha16(calc_dirvec.3057)
    ori r16 r16 lo16(calc_dirvec.3057)
    sw r16 r13 0
    sw r1 r13 4
    or r16 r30 r0
    addi r30 r30 8
    lui r20 ha16(calc_dirvecs.3065)
    ori r20 r20 lo16(calc_dirvecs.3065)
    sw r20 r16 0
    sw r13 r16 4
    or r20 r30 r0
    addi r30 r30 16
    lui r21 ha16(calc_dirvec_rows.3070)
    ori r21 r21 lo16(calc_dirvec_rows.3070)
    sw r21 r20 0
    sw r16 r20 8
    sw r13 r20 4
    or r13 r30 r0
    addi r30 r30 8
    lui r21 ha16(create_dirvec_elements.3076)
    ori r21 r21 lo16(create_dirvec_elements.3076)
    sw r21 r13 0
    sw r4 r13 4
    or r21 r30 r0
    addi r30 r30 16
    sw r25 r29 252
    lui r25 ha16(create_dirvecs.3079)
    ori r25 r25 lo16(create_dirvecs.3079)
    sw r25 r21 0
    sw r4 r21 12
    sw r1 r21 8
    sw r13 r21 4
    or r25 r30 r0
    addi r30 r30 24
    sw r9 r29 256
    lui r9 ha16(init_dirvec_constants.3081)
    ori r9 r9 lo16(init_dirvec_constants.3081)
    sw r9 r25 0
    lw r9 r29 156
    sw r9 r25 16
    sw r3 r25 12
    sw r4 r25 8
    sw r23 r29 260
    lw r23 r29 152
    sw r23 r25 4
    sw r22 r29 264
    or r22 r30 r0
    addi r30 r30 32
    lui r7 ha16(init_vecset_constants.3084)
    ori r7 r7 lo16(init_vecset_constants.3084)
    sw r7 r22 0
    sw r9 r22 24
    sw r3 r22 20
    sw r4 r22 16
    sw r23 r22 12
    sw r25 r22 8
    sw r1 r22 4
    addi r7 r0 128
    sw r14 r29 268
    addi r14 r0 128
    sw r7 r19 0
    sw r14 r19 4
    sw r17 r29 272
    div2 r17 r7
    sw r17 r15 0
    div2 r14 r14
    sw r14 r15 4
    flui f0 17152
    # 128.000000
    itof f1 r7
    fcz f1
    bc1f float_eq0.128843
    j float_eq0_cont.128844
float_eq0.128843:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.128844:
    fmul f0 f0 f1
    swcZ f0 r10 0
    lw r7 r19 0
    addi r14 r0 3
    flui f0 0
    # 0.000000
    sw r22 r29 276
    sw r25 r29 280
    sw r20 r29 284
    sw r16 r29 288
    sw r21 r29 292
    sw r13 r29 296
    sw r7 r29 300
    mv r1 r14
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 304
    mv r1 r2
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 308
    mv r1 r2
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 308
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 308
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 308
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    lw r2 r29 308
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 312
    mv r1 r2
    mv r2 r3
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 316
    mv r1 r2
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 320
    mv r1 r2
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 324
    mv r1 r2
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 324
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 328
    mv r1 r2
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 332
    mv r1 r2
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 332
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 332
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 332
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 332
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 328
    sw r2 r1 24
    lw r2 r29 324
    sw r2 r1 20
    lw r2 r29 320
    sw r2 r1 16
    lw r2 r29 316
    sw r2 r1 12
    lw r2 r29 312
    sw r2 r1 8
    lw r2 r29 308
    sw r2 r1 4
    lw r2 r29 304
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 300
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slti r28 r3 0
    bne r0 r28 bge_else.128845
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 336
    sw r3 r29 340
    mv r1 r4
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 344
    mv r1 r2
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 348
    mv r1 r2
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 348
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 348
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 348
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    lw r2 r29 348
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 352
    mv r1 r2
    mv r2 r3
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 356
    mv r1 r2
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 360
    mv r1 r2
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 364
    mv r1 r2
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 364
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 368
    mv r1 r2
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 372
    mv r1 r2
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 372
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 372
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 372
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 372
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 368
    sw r2 r1 24
    lw r2 r29 364
    sw r2 r1 20
    lw r2 r29 360
    sw r2 r1 16
    lw r2 r29 356
    sw r2 r1 12
    lw r2 r29 352
    sw r2 r1 8
    lw r2 r29 348
    sw r2 r1 4
    lw r2 r29 344
    sw r2 r1 0
    lw r2 r29 340
    sll r3 r2 2
    lw r4 r29 336
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 380
    addi r29 r29 384
    jal init_line_elements.3047
    subi r29 r29 384
    lw r31 r29 380
    j bge_cont.128846
bge_else.128845:
bge_cont.128846:
    lw r2 r29 76
    lw r3 r2 0
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 376
    sw r3 r29 380
    mv r1 r4
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 384
    mv r1 r2
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 388
    mv r1 r2
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 388
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 388
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 388
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    lw r2 r29 388
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 392
    mv r1 r2
    mv r2 r3
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 396
    mv r1 r2
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 400
    mv r1 r2
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 404
    mv r1 r2
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 408
    mv r1 r2
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 412
    mv r1 r2
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 412
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 412
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 412
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 412
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 408
    sw r2 r1 24
    lw r2 r29 404
    sw r2 r1 20
    lw r2 r29 400
    sw r2 r1 16
    lw r2 r29 396
    sw r2 r1 12
    lw r2 r29 392
    sw r2 r1 8
    lw r2 r29 388
    sw r2 r1 4
    lw r2 r29 384
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 380
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slti r28 r3 0
    bne r0 r28 bge_else.128847
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 416
    sw r3 r29 420
    mv r1 r4
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 424
    mv r1 r2
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 428
    mv r1 r2
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 428
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 428
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 428
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 428
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 432
    mv r1 r2
    mv r2 r3
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 436
    mv r1 r2
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 440
    mv r1 r2
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 444
    mv r1 r2
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    lw r2 r29 444
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_array
    subi r29 r29 456
    lw r31 r29 452
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 448
    mv r1 r2
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_array
    subi r29 r29 456
    lw r31 r29 452
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 452
    mv r1 r2
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 452
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 452
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 452
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 452
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 448
    sw r2 r1 24
    lw r2 r29 444
    sw r2 r1 20
    lw r2 r29 440
    sw r2 r1 16
    lw r2 r29 436
    sw r2 r1 12
    lw r2 r29 432
    sw r2 r1 8
    lw r2 r29 428
    sw r2 r1 4
    lw r2 r29 424
    sw r2 r1 0
    lw r2 r29 420
    sll r3 r2 2
    lw r4 r29 416
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 460
    addi r29 r29 464
    jal init_line_elements.3047
    subi r29 r29 464
    lw r31 r29 460
    j bge_cont.128848
bge_else.128847:
bge_cont.128848:
    lw r2 r29 76
    lw r3 r2 0
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 456
    sw r3 r29 460
    mv r1 r4
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 464
    mv r1 r2
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_array
    subi r29 r29 472
    lw r31 r29 468
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 468
    mv r1 r2
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 468
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 468
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 468
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 468
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 472
    mv r1 r2
    mv r2 r3
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 476
    mv r1 r2
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_array
    subi r29 r29 488
    lw r31 r29 484
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 480
    mv r1 r2
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 480
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 480
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 480
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    lw r2 r29 480
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_array
    subi r29 r29 488
    lw r31 r29 484
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 484
    mv r1 r2
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    lw r2 r29 484
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_array
    subi r29 r29 496
    lw r31 r29 492
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 488
    mv r1 r2
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_array
    subi r29 r29 496
    lw r31 r29 492
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 492
    mv r1 r2
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    lw r2 r29 492
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    lw r2 r29 492
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    lw r2 r29 492
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    lw r2 r29 492
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 488
    sw r2 r1 24
    lw r2 r29 484
    sw r2 r1 20
    lw r2 r29 480
    sw r2 r1 16
    lw r2 r29 476
    sw r2 r1 12
    lw r2 r29 472
    sw r2 r1 8
    lw r2 r29 468
    sw r2 r1 4
    lw r2 r29 464
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 460
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_array
    subi r29 r29 504
    lw r31 r29 500
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slti r28 r3 0
    bne r0 r28 bge_else.128849
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 496
    sw r3 r29 500
    mv r1 r4
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 504
    mv r1 r2
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_array
    subi r29 r29 512
    lw r31 r29 508
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 508
    mv r1 r2
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 508
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 508
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 508
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_float_array
    subi r29 r29 520
    lw r31 r29 516
    lw r2 r29 508
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_array
    subi r29 r29 520
    lw r31 r29 516
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 512
    mv r1 r2
    mv r2 r3
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_array
    subi r29 r29 520
    lw r31 r29 516
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 516
    mv r1 r2
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_array
    subi r29 r29 528
    lw r31 r29 524
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 520
    mv r1 r2
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 520
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 520
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 520
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    lw r2 r29 520
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_float_array
    subi r29 r29 528
    lw r31 r29 524
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 524
    addi r29 r29 528
    jal min_caml_create_array
    subi r29 r29 528
    lw r31 r29 524
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 524
    mv r1 r2
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    lw r2 r29 524
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_array
    subi r29 r29 536
    lw r31 r29 532
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 528
    mv r1 r2
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_array
    subi r29 r29 536
    lw r31 r29 532
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 532
    mv r1 r2
    sw r31 r29 540
    addi r29 r29 544
    jal min_caml_create_float_array
    subi r29 r29 544
    lw r31 r29 540
    lw r2 r29 532
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 540
    addi r29 r29 544
    jal min_caml_create_float_array
    subi r29 r29 544
    lw r31 r29 540
    lw r2 r29 532
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 540
    addi r29 r29 544
    jal min_caml_create_float_array
    subi r29 r29 544
    lw r31 r29 540
    lw r2 r29 532
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 540
    addi r29 r29 544
    jal min_caml_create_float_array
    subi r29 r29 544
    lw r31 r29 540
    lw r2 r29 532
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 528
    sw r2 r1 24
    lw r2 r29 524
    sw r2 r1 20
    lw r2 r29 520
    sw r2 r1 16
    lw r2 r29 516
    sw r2 r1 12
    lw r2 r29 512
    sw r2 r1 8
    lw r2 r29 508
    sw r2 r1 4
    lw r2 r29 504
    sw r2 r1 0
    lw r2 r29 500
    sll r3 r2 2
    lw r4 r29 496
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 540
    addi r29 r29 544
    jal init_line_elements.3047
    subi r29 r29 544
    lw r31 r29 540
    j bge_cont.128850
bge_else.128849:
bge_cont.128850:
    inflt f0 r0
    #unknown instruction
    lw r2 r29 8
    swcZ f0 r2 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r2 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r2 8
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.128851
    fneg f1 f0
    j float_ble_cont.128852
float_ble_else.128851:
    fmv f1 f0
float_ble_cont.128852:
    addi r3 r0 3
    sw r1 r29 536
    swcZ f0 r29 540
    mv r1 r3
    fmv  f0 f1
    sw r31 r29 548
    addi r29 r29 552
    jal min_caml_create_float_array
    subi r29 r29 552
    lw r31 r29 548
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 544
    fclt f0 f1
    bc1f float_ble_else.128853
    j float_ble_cont.128854
float_ble_else.128853:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128855
    j float_ble_cont.128856
float_ble_else.128855:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128857
    j float_ble_cont.128858
float_ble_else.128857:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128859
    j float_ble_cont.128860
float_ble_else.128859:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128861
    j float_ble_cont.128862
float_ble_else.128861:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128863
    j float_ble_cont.128864
float_ble_else.128863:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128865
    j float_ble_cont.128866
float_ble_else.128865:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128867
    j float_ble_cont.128868
float_ble_else.128867:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128869
    j float_ble_cont.128870
float_ble_else.128869:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128871
    j float_ble_cont.128872
float_ble_else.128871:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 548
    addi r29 r29 552
    jal reduction_2pi_sub1.2555
    subi r29 r29 552
    lw r31 r29 548
float_ble_cont.128872:
float_ble_cont.128870:
float_ble_cont.128868:
float_ble_cont.128866:
float_ble_cont.128864:
float_ble_cont.128862:
float_ble_cont.128860:
float_ble_cont.128858:
float_ble_cont.128856:
float_ble_cont.128854:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 544
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128873
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128875
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128876
float_ble_else.128875:
float_ble_cont.128876:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128877
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128879
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128880
float_ble_else.128879:
float_ble_cont.128880:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 548
    addi r29 r29 552
    jal reduction_2pi_sub2.2557
    subi r29 r29 552
    lw r31 r29 548
    j float_ble_cont.128878
float_ble_else.128877:
float_ble_cont.128878:
    j float_ble_cont.128874
float_ble_else.128873:
float_ble_cont.128874:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 544
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128881
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128882
float_ble_else.128881:
float_ble_cont.128882:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128883
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128884
float_ble_else.128883:
float_ble_cont.128884:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.128885
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.128886
float_ble_else.128885:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.128886:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.128887
    fneg f0 f0
    j float_ble_cont.128888
float_ble_else.128887:
float_ble_cont.128888:
    addi r1 r0 3
    lwcZ f1 r29 540
    swcZ f0 r29 548
    fmv  f0 f1
    sw r31 r29 556
    addi r29 r29 560
    jal min_caml_create_float_array
    subi r29 r29 560
    lw r31 r29 556
    flui f0 0
    # 0.000000
    lwcZ f1 r29 540
    fclt f1 f0
    bc1f float_ble_else.128889
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128890
float_ble_else.128889:
float_ble_cont.128890:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 552
    fclt f0 f1
    bc1f float_ble_else.128891
    j float_ble_cont.128892
float_ble_else.128891:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128893
    j float_ble_cont.128894
float_ble_else.128893:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128895
    j float_ble_cont.128896
float_ble_else.128895:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128897
    j float_ble_cont.128898
float_ble_else.128897:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128899
    j float_ble_cont.128900
float_ble_else.128899:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128901
    j float_ble_cont.128902
float_ble_else.128901:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128903
    j float_ble_cont.128904
float_ble_else.128903:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128905
    j float_ble_cont.128906
float_ble_else.128905:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128907
    j float_ble_cont.128908
float_ble_else.128907:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128909
    j float_ble_cont.128910
float_ble_else.128909:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 556
    addi r29 r29 560
    jal reduction_2pi_sub1.2555
    subi r29 r29 560
    lw r31 r29 556
float_ble_cont.128910:
float_ble_cont.128908:
float_ble_cont.128906:
float_ble_cont.128904:
float_ble_cont.128902:
float_ble_cont.128900:
float_ble_cont.128898:
float_ble_cont.128896:
float_ble_cont.128894:
float_ble_cont.128892:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 552
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128911
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128913
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128914
float_ble_else.128913:
float_ble_cont.128914:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128915
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128917
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128918
float_ble_else.128917:
float_ble_cont.128918:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 556
    addi r29 r29 560
    jal reduction_2pi_sub2.2557
    subi r29 r29 560
    lw r31 r29 556
    j float_ble_cont.128916
float_ble_else.128915:
float_ble_cont.128916:
    j float_ble_cont.128912
float_ble_else.128911:
float_ble_cont.128912:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 552
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128919
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128920
float_ble_else.128919:
float_ble_cont.128920:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128921
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128922
float_ble_else.128921:
float_ble_cont.128922:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128923
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.128924
float_ble_else.128923:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.128924:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.128925
    fneg f0 f0
    j float_ble_cont.128926
float_ble_else.128925:
float_ble_cont.128926:
    inflt f1 r0
    #unknown instruction
    flui f2 15502
    # 0.017453
    fori f2 f2 -1483
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.128927
    fneg f2 f1
    j float_ble_cont.128928
float_ble_else.128927:
    fmv f2 f1
float_ble_cont.128928:
    addi r1 r0 3
    swcZ f0 r29 556
    swcZ f1 r29 560
    fmv  f0 f2
    sw r31 r29 564
    addi r29 r29 568
    jal min_caml_create_float_array
    subi r29 r29 568
    lw r31 r29 564
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 564
    fclt f0 f1
    bc1f float_ble_else.128929
    j float_ble_cont.128930
float_ble_else.128929:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128931
    j float_ble_cont.128932
float_ble_else.128931:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128933
    j float_ble_cont.128934
float_ble_else.128933:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128935
    j float_ble_cont.128936
float_ble_else.128935:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128937
    j float_ble_cont.128938
float_ble_else.128937:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128939
    j float_ble_cont.128940
float_ble_else.128939:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128941
    j float_ble_cont.128942
float_ble_else.128941:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128943
    j float_ble_cont.128944
float_ble_else.128943:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128945
    j float_ble_cont.128946
float_ble_else.128945:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128947
    j float_ble_cont.128948
float_ble_else.128947:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 572
    addi r29 r29 576
    jal reduction_2pi_sub1.2555
    subi r29 r29 576
    lw r31 r29 572
float_ble_cont.128948:
float_ble_cont.128946:
float_ble_cont.128944:
float_ble_cont.128942:
float_ble_cont.128940:
float_ble_cont.128938:
float_ble_cont.128936:
float_ble_cont.128934:
float_ble_cont.128932:
float_ble_cont.128930:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 564
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128949
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128951
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128952
float_ble_else.128951:
float_ble_cont.128952:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128953
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128955
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128956
float_ble_else.128955:
float_ble_cont.128956:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 572
    addi r29 r29 576
    jal reduction_2pi_sub2.2557
    subi r29 r29 576
    lw r31 r29 572
    j float_ble_cont.128954
float_ble_else.128953:
float_ble_cont.128954:
    j float_ble_cont.128950
float_ble_else.128949:
float_ble_cont.128950:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 564
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128957
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128958
float_ble_else.128957:
float_ble_cont.128958:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128959
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128960
float_ble_else.128959:
float_ble_cont.128960:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.128961
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.128962
float_ble_else.128961:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.128962:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.128963
    fneg f0 f0
    j float_ble_cont.128964
float_ble_else.128963:
float_ble_cont.128964:
    addi r1 r0 3
    lwcZ f1 r29 560
    swcZ f0 r29 568
    fmv  f0 f1
    sw r31 r29 572
    addi r29 r29 576
    jal min_caml_create_float_array
    subi r29 r29 576
    lw r31 r29 572
    flui f0 0
    # 0.000000
    lwcZ f1 r29 560
    fclt f1 f0
    bc1f float_ble_else.128965
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128966
float_ble_else.128965:
float_ble_cont.128966:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 572
    fclt f0 f1
    bc1f float_ble_else.128967
    j float_ble_cont.128968
float_ble_else.128967:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128969
    j float_ble_cont.128970
float_ble_else.128969:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128971
    j float_ble_cont.128972
float_ble_else.128971:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128973
    j float_ble_cont.128974
float_ble_else.128973:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128975
    j float_ble_cont.128976
float_ble_else.128975:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128977
    j float_ble_cont.128978
float_ble_else.128977:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128979
    j float_ble_cont.128980
float_ble_else.128979:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128981
    j float_ble_cont.128982
float_ble_else.128981:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128983
    j float_ble_cont.128984
float_ble_else.128983:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128985
    j float_ble_cont.128986
float_ble_else.128985:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 580
    addi r29 r29 584
    jal reduction_2pi_sub1.2555
    subi r29 r29 584
    lw r31 r29 580
float_ble_cont.128986:
float_ble_cont.128984:
float_ble_cont.128982:
float_ble_cont.128980:
float_ble_cont.128978:
float_ble_cont.128976:
float_ble_cont.128974:
float_ble_cont.128972:
float_ble_cont.128970:
float_ble_cont.128968:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 572
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128987
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128989
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128990
float_ble_else.128989:
float_ble_cont.128990:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128991
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.128993
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128994
float_ble_else.128993:
float_ble_cont.128994:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 580
    addi r29 r29 584
    jal reduction_2pi_sub2.2557
    subi r29 r29 584
    lw r31 r29 580
    j float_ble_cont.128992
float_ble_else.128991:
float_ble_cont.128992:
    j float_ble_cont.128988
float_ble_else.128987:
float_ble_cont.128988:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 572
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128995
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128996
float_ble_else.128995:
float_ble_cont.128996:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128997
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.128998
float_ble_else.128997:
float_ble_cont.128998:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.128999
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.129000
float_ble_else.128999:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.129000:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.129001
    fneg f0 f0
    j float_ble_cont.129002
float_ble_else.129001:
float_ble_cont.129002:
    lwcZ f1 r29 548
    fmul f2 f1 f0
    flui f3 17224
    # 200.000000
    fmul f2 f2 f3
    lw r1 r29 104
    swcZ f2 r1 0
    flui f2 -15544
    # -200.000000
    lwcZ f3 r29 556
    fmul f2 f3 f2
    swcZ f2 r1 4
    lwcZ f2 r29 568
    fmul f4 f1 f2
    flui f5 17224
    # 200.000000
    fmul f4 f4 f5
    swcZ f4 r1 8
    lw r2 r29 96
    swcZ f2 r2 0
    flui f4 0
    # 0.000000
    swcZ f4 r2 4
    fneg f4 f0
    swcZ f4 r2 8
    fneg f4 f3
    fmul f0 f4 f0
    lw r3 r29 100
    swcZ f0 r3 0
    fneg f0 f1
    swcZ f0 r3 4
    fneg f0 f3
    fmul f0 f0 f2
    swcZ f0 r3 8
    lw r4 r29 8
    lwcZ f0 r4 0
    lwcZ f1 r1 0
    fsub f0 f0 f1
    lw r5 r29 12
    swcZ f0 r5 0
    lwcZ f0 r4 4
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r4 8
    lwcZ f1 r1 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    inint r4 r0
    #unknown instruction
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    addi r4 r0 3
    swcZ f0 r29 576
    mv r1 r4
    sw r31 r29 580
    addi r29 r29 584
    jal min_caml_create_float_array
    subi r29 r29 584
    lw r31 r29 580
    flui f0 0
    # 0.000000
    lwcZ f1 r29 576
    fclt f1 f0
    bc1f float_ble_else.129003
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129004
float_ble_else.129003:
float_ble_cont.129004:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 580
    fclt f0 f2
    bc1f float_ble_else.129005
    j float_ble_cont.129006
float_ble_else.129005:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129007
    j float_ble_cont.129008
float_ble_else.129007:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129009
    j float_ble_cont.129010
float_ble_else.129009:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129011
    j float_ble_cont.129012
float_ble_else.129011:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129013
    j float_ble_cont.129014
float_ble_else.129013:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129015
    j float_ble_cont.129016
float_ble_else.129015:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129017
    j float_ble_cont.129018
float_ble_else.129017:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129019
    j float_ble_cont.129020
float_ble_else.129019:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129021
    j float_ble_cont.129022
float_ble_else.129021:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129023
    j float_ble_cont.129024
float_ble_else.129023:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 588
    addi r29 r29 592
    jal reduction_2pi_sub1.2555
    subi r29 r29 592
    lw r31 r29 588
float_ble_cont.129024:
float_ble_cont.129022:
float_ble_cont.129020:
float_ble_cont.129018:
float_ble_cont.129016:
float_ble_cont.129014:
float_ble_cont.129012:
float_ble_cont.129010:
float_ble_cont.129008:
float_ble_cont.129006:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 580
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129025
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129027
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129028
float_ble_else.129027:
float_ble_cont.129028:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129029
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129031
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129032
float_ble_else.129031:
float_ble_cont.129032:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 588
    addi r29 r29 592
    jal reduction_2pi_sub2.2557
    subi r29 r29 592
    lw r31 r29 588
    j float_ble_cont.129030
float_ble_else.129029:
float_ble_cont.129030:
    j float_ble_cont.129026
float_ble_else.129025:
float_ble_cont.129026:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 580
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129033
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129034
float_ble_else.129033:
float_ble_cont.129034:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129035
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129036
float_ble_else.129035:
float_ble_cont.129036:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129037
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.129038
float_ble_else.129037:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.129038:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.129039
    fneg f0 f0
    j float_ble_cont.129040
float_ble_else.129039:
float_ble_cont.129040:
    fneg f0 f0
    lw r1 r29 16
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    lwcZ f2 r29 576
    fclt f2 f1
    bc1f float_ble_else.129041
    fneg f1 f2
    j float_ble_cont.129042
float_ble_else.129041:
    fmv f1 f2
float_ble_cont.129042:
    addi r2 r0 3
    swcZ f0 r29 584
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 588
    addi r29 r29 592
    jal min_caml_create_float_array
    subi r29 r29 592
    lw r31 r29 588
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 588
    fclt f0 f1
    bc1f float_ble_else.129043
    j float_ble_cont.129044
float_ble_else.129043:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129045
    j float_ble_cont.129046
float_ble_else.129045:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129047
    j float_ble_cont.129048
float_ble_else.129047:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129049
    j float_ble_cont.129050
float_ble_else.129049:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129051
    j float_ble_cont.129052
float_ble_else.129051:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129053
    j float_ble_cont.129054
float_ble_else.129053:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129055
    j float_ble_cont.129056
float_ble_else.129055:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129057
    j float_ble_cont.129058
float_ble_else.129057:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129059
    j float_ble_cont.129060
float_ble_else.129059:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129061
    j float_ble_cont.129062
float_ble_else.129061:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 596
    addi r29 r29 600
    jal reduction_2pi_sub1.2555
    subi r29 r29 600
    lw r31 r29 596
float_ble_cont.129062:
float_ble_cont.129060:
float_ble_cont.129058:
float_ble_cont.129056:
float_ble_cont.129054:
float_ble_cont.129052:
float_ble_cont.129050:
float_ble_cont.129048:
float_ble_cont.129046:
float_ble_cont.129044:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 588
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129063
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129065
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129066
float_ble_else.129065:
float_ble_cont.129066:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129067
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129069
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129070
float_ble_else.129069:
float_ble_cont.129070:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 596
    addi r29 r29 600
    jal reduction_2pi_sub2.2557
    subi r29 r29 600
    lw r31 r29 596
    j float_ble_cont.129068
float_ble_else.129067:
float_ble_cont.129068:
    j float_ble_cont.129064
float_ble_else.129063:
float_ble_cont.129064:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 588
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129071
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129072
float_ble_else.129071:
float_ble_cont.129072:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129073
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129074
float_ble_else.129073:
float_ble_cont.129074:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.129075
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.129076
float_ble_else.129075:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.129076:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.129077
    fneg f0 f0
    j float_ble_cont.129078
float_ble_else.129077:
float_ble_cont.129078:
    addi r1 r0 3
    lwcZ f1 r29 584
    swcZ f0 r29 592
    fmv  f0 f1
    sw r31 r29 596
    addi r29 r29 600
    jal min_caml_create_float_array
    subi r29 r29 600
    lw r31 r29 596
    flui f0 0
    # 0.000000
    lwcZ f1 r29 584
    fclt f1 f0
    bc1f float_ble_else.129079
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129080
float_ble_else.129079:
float_ble_cont.129080:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 596
    fclt f0 f2
    bc1f float_ble_else.129081
    j float_ble_cont.129082
float_ble_else.129081:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129083
    j float_ble_cont.129084
float_ble_else.129083:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129085
    j float_ble_cont.129086
float_ble_else.129085:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129087
    j float_ble_cont.129088
float_ble_else.129087:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129089
    j float_ble_cont.129090
float_ble_else.129089:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129091
    j float_ble_cont.129092
float_ble_else.129091:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129093
    j float_ble_cont.129094
float_ble_else.129093:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129095
    j float_ble_cont.129096
float_ble_else.129095:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129097
    j float_ble_cont.129098
float_ble_else.129097:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.129099
    j float_ble_cont.129100
float_ble_else.129099:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 604
    addi r29 r29 608
    jal reduction_2pi_sub1.2555
    subi r29 r29 608
    lw r31 r29 604
float_ble_cont.129100:
float_ble_cont.129098:
float_ble_cont.129096:
float_ble_cont.129094:
float_ble_cont.129092:
float_ble_cont.129090:
float_ble_cont.129088:
float_ble_cont.129086:
float_ble_cont.129084:
float_ble_cont.129082:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 596
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129101
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129103
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129104
float_ble_else.129103:
float_ble_cont.129104:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129105
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129107
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129108
float_ble_else.129107:
float_ble_cont.129108:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 604
    addi r29 r29 608
    jal reduction_2pi_sub2.2557
    subi r29 r29 608
    lw r31 r29 604
    j float_ble_cont.129106
float_ble_else.129105:
float_ble_cont.129106:
    j float_ble_cont.129102
float_ble_else.129101:
float_ble_cont.129102:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 596
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129109
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129110
float_ble_else.129109:
float_ble_cont.129110:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129111
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129112
float_ble_else.129111:
float_ble_cont.129112:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129113
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.129114
float_ble_else.129113:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.129114:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.129115
    fneg f0 f0
    j float_ble_cont.129116
float_ble_else.129115:
float_ble_cont.129116:
    lwcZ f1 r29 592
    fmul f0 f1 f0
    lw r1 r29 16
    swcZ f0 r1 0
    flui f0 0
    # 0.000000
    lwcZ f2 r29 584
    fclt f2 f0
    bc1f float_ble_else.129117
    fneg f0 f2
    j float_ble_cont.129118
float_ble_else.129117:
    fmv f0 f2
float_ble_cont.129118:
    addi r2 r0 3
    mv r1 r2
    sw r31 r29 604
    addi r29 r29 608
    jal min_caml_create_float_array
    subi r29 r29 608
    lw r31 r29 604
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 600
    fclt f0 f1
    bc1f float_ble_else.129119
    j float_ble_cont.129120
float_ble_else.129119:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129121
    j float_ble_cont.129122
float_ble_else.129121:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129123
    j float_ble_cont.129124
float_ble_else.129123:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129125
    j float_ble_cont.129126
float_ble_else.129125:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129127
    j float_ble_cont.129128
float_ble_else.129127:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129129
    j float_ble_cont.129130
float_ble_else.129129:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129131
    j float_ble_cont.129132
float_ble_else.129131:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129133
    j float_ble_cont.129134
float_ble_else.129133:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129135
    j float_ble_cont.129136
float_ble_else.129135:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129137
    j float_ble_cont.129138
float_ble_else.129137:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 604
    addi r29 r29 608
    jal reduction_2pi_sub1.2555
    subi r29 r29 608
    lw r31 r29 604
float_ble_cont.129138:
float_ble_cont.129136:
float_ble_cont.129134:
float_ble_cont.129132:
float_ble_cont.129130:
float_ble_cont.129128:
float_ble_cont.129126:
float_ble_cont.129124:
float_ble_cont.129122:
float_ble_cont.129120:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 600
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129139
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129141
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129142
float_ble_else.129141:
float_ble_cont.129142:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129143
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129145
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129146
float_ble_else.129145:
float_ble_cont.129146:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 604
    addi r29 r29 608
    jal reduction_2pi_sub2.2557
    subi r29 r29 608
    lw r31 r29 604
    j float_ble_cont.129144
float_ble_else.129143:
float_ble_cont.129144:
    j float_ble_cont.129140
float_ble_else.129139:
float_ble_cont.129140:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 600
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129147
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129148
float_ble_else.129147:
float_ble_cont.129148:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129149
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129150
float_ble_else.129149:
float_ble_cont.129150:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.129151
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.129152
float_ble_else.129151:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.129152:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.129153
    fneg f0 f0
    j float_ble_cont.129154
float_ble_else.129153:
float_ble_cont.129154:
    lwcZ f1 r29 592
    fmul f0 f1 f0
    lw r1 r29 16
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    lw r2 r29 20
    swcZ f0 r2 0
    addi r2 r0 0
    lw r25 r29 148
    mv r1 r2
    sw r31 r29 604
    addi r29 r29 608
    lw r26 r25 0
    jalr r26
    subi r29 r29 608
    lw r31 r29 604
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.129155
    addi r1 r0 1
    addi r2 r0 -1
    sw r31 r29 604
    addi r29 r29 608
    jal min_caml_create_array
    subi r29 r29 608
    lw r31 r29 604
    j beq_cont.129156
beq_else.129155:
    inint r2 r0
    #unknown instruction
    sw r1 r29 604
    addi r28 r0 -1
    bne r2 r28 beq_else.129157
    addi r2 r0 2
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 612
    addi r29 r29 616
    jal min_caml_create_array
    subi r29 r29 616
    lw r31 r29 612
    j beq_cont.129158
beq_else.129157:
    inint r3 r0
    #unknown instruction
    sw r2 r29 608
    addi r28 r0 -1
    bne r3 r28 beq_else.129159
    addi r3 r0 3
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 612
    addi r29 r29 616
    jal min_caml_create_array
    subi r29 r29 616
    lw r31 r29 612
    j beq_cont.129160
beq_else.129159:
    inint r4 r0
    #unknown instruction
    sw r3 r29 612
    addi r28 r0 -1
    bne r4 r28 beq_else.129161
    addi r4 r0 4
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 620
    addi r29 r29 624
    jal min_caml_create_array
    subi r29 r29 624
    lw r31 r29 620
    j beq_cont.129162
beq_else.129161:
    inint r5 r0
    #unknown instruction
    sw r4 r29 616
    addi r28 r0 -1
    bne r5 r28 beq_else.129163
    addi r5 r0 5
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 620
    addi r29 r29 624
    jal min_caml_create_array
    subi r29 r29 624
    lw r31 r29 620
    j beq_cont.129164
beq_else.129163:
    inint r6 r0
    #unknown instruction
    sw r5 r29 620
    addi r28 r0 -1
    bne r6 r28 beq_else.129165
    addi r6 r0 6
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 628
    addi r29 r29 632
    jal min_caml_create_array
    subi r29 r29 632
    lw r31 r29 628
    j beq_cont.129166
beq_else.129165:
    inint r7 r0
    #unknown instruction
    sw r6 r29 624
    addi r28 r0 -1
    bne r7 r28 beq_else.129167
    addi r7 r0 7
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 628
    addi r29 r29 632
    jal min_caml_create_array
    subi r29 r29 632
    lw r31 r29 628
    j beq_cont.129168
beq_else.129167:
    inint r8 r0
    #unknown instruction
    sw r7 r29 628
    addi r28 r0 -1
    bne r8 r28 beq_else.129169
    addi r8 r0 8
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 636
    addi r29 r29 640
    jal min_caml_create_array
    subi r29 r29 640
    lw r31 r29 636
    j beq_cont.129170
beq_else.129169:
    inint r9 r0
    #unknown instruction
    sw r8 r29 632
    addi r28 r0 -1
    bne r9 r28 beq_else.129171
    addi r9 r0 9
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 636
    addi r29 r29 640
    jal min_caml_create_array
    subi r29 r29 640
    lw r31 r29 636
    j beq_cont.129172
beq_else.129171:
    inint r10 r0
    #unknown instruction
    sw r9 r29 636
    addi r28 r0 -1
    bne r10 r28 beq_else.129173
    addi r10 r0 10
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 644
    addi r29 r29 648
    jal min_caml_create_array
    subi r29 r29 648
    lw r31 r29 644
    j beq_cont.129174
beq_else.129173:
    inint r11 r0
    #unknown instruction
    sw r10 r29 640
    addi r28 r0 -1
    bne r11 r28 beq_else.129175
    addi r11 r0 11
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 644
    addi r29 r29 648
    jal min_caml_create_array
    subi r29 r29 648
    lw r31 r29 644
    j beq_cont.129176
beq_else.129175:
    inint r12 r0
    #unknown instruction
    sw r11 r29 644
    addi r28 r0 -1
    bne r12 r28 beq_else.129177
    addi r12 r0 12
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 652
    addi r29 r29 656
    jal min_caml_create_array
    subi r29 r29 656
    lw r31 r29 652
    j beq_cont.129178
beq_else.129177:
    addi r13 r0 12
    sw r12 r29 648
    mv r1 r13
    sw r31 r29 652
    addi r29 r29 656
    jal read_net_item.2762
    subi r29 r29 656
    lw r31 r29 652
    lw r2 r29 648
    sw r2 r1 44
beq_cont.129178:
    lw r2 r29 644
    sw r2 r1 40
beq_cont.129176:
    lw r2 r29 640
    sw r2 r1 36
beq_cont.129174:
    lw r2 r29 636
    sw r2 r1 32
beq_cont.129172:
    lw r2 r29 632
    sw r2 r1 28
beq_cont.129170:
    lw r2 r29 628
    sw r2 r1 24
beq_cont.129168:
    lw r2 r29 624
    sw r2 r1 20
beq_cont.129166:
    lw r2 r29 620
    sw r2 r1 16
beq_cont.129164:
    lw r2 r29 616
    sw r2 r1 12
beq_cont.129162:
    lw r2 r29 612
    sw r2 r1 8
beq_cont.129160:
    lw r2 r29 608
    sw r2 r1 4
beq_cont.129158:
    lw r2 r29 604
    sw r2 r1 0
beq_cont.129156:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.129179
    j beq_cont.129180
beq_else.129179:
    lw r2 r29 28
    sw r1 r2 0
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.129181
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 652
    addi r29 r29 656
    jal min_caml_create_array
    subi r29 r29 656
    lw r31 r29 652
    j beq_cont.129182
beq_else.129181:
    inint r3 r0
    #unknown instruction
    sw r1 r29 652
    addi r28 r0 -1
    bne r3 r28 beq_else.129183
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 660
    addi r29 r29 664
    jal min_caml_create_array
    subi r29 r29 664
    lw r31 r29 660
    j beq_cont.129184
beq_else.129183:
    inint r4 r0
    #unknown instruction
    sw r3 r29 656
    addi r28 r0 -1
    bne r4 r28 beq_else.129185
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 660
    addi r29 r29 664
    jal min_caml_create_array
    subi r29 r29 664
    lw r31 r29 660
    j beq_cont.129186
beq_else.129185:
    inint r5 r0
    #unknown instruction
    sw r4 r29 660
    addi r28 r0 -1
    bne r5 r28 beq_else.129187
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 668
    addi r29 r29 672
    jal min_caml_create_array
    subi r29 r29 672
    lw r31 r29 668
    j beq_cont.129188
beq_else.129187:
    inint r6 r0
    #unknown instruction
    sw r5 r29 664
    addi r28 r0 -1
    bne r6 r28 beq_else.129189
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 668
    addi r29 r29 672
    jal min_caml_create_array
    subi r29 r29 672
    lw r31 r29 668
    j beq_cont.129190
beq_else.129189:
    inint r7 r0
    #unknown instruction
    sw r6 r29 668
    addi r28 r0 -1
    bne r7 r28 beq_else.129191
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 676
    addi r29 r29 680
    jal min_caml_create_array
    subi r29 r29 680
    lw r31 r29 676
    j beq_cont.129192
beq_else.129191:
    inint r8 r0
    #unknown instruction
    sw r7 r29 672
    addi r28 r0 -1
    bne r8 r28 beq_else.129193
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 676
    addi r29 r29 680
    jal min_caml_create_array
    subi r29 r29 680
    lw r31 r29 676
    j beq_cont.129194
beq_else.129193:
    inint r9 r0
    #unknown instruction
    sw r8 r29 676
    addi r28 r0 -1
    bne r9 r28 beq_else.129195
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 684
    addi r29 r29 688
    jal min_caml_create_array
    subi r29 r29 688
    lw r31 r29 684
    j beq_cont.129196
beq_else.129195:
    inint r10 r0
    #unknown instruction
    sw r9 r29 680
    addi r28 r0 -1
    bne r10 r28 beq_else.129197
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 684
    addi r29 r29 688
    jal min_caml_create_array
    subi r29 r29 688
    lw r31 r29 684
    j beq_cont.129198
beq_else.129197:
    inint r11 r0
    #unknown instruction
    sw r10 r29 684
    addi r28 r0 -1
    bne r11 r28 beq_else.129199
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 692
    addi r29 r29 696
    jal min_caml_create_array
    subi r29 r29 696
    lw r31 r29 692
    j beq_cont.129200
beq_else.129199:
    inint r12 r0
    #unknown instruction
    sw r11 r29 688
    addi r28 r0 -1
    bne r12 r28 beq_else.129201
    addi r12 r0 11
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 692
    addi r29 r29 696
    jal min_caml_create_array
    subi r29 r29 696
    lw r31 r29 692
    j beq_cont.129202
beq_else.129201:
    addi r13 r0 11
    sw r12 r29 692
    mv r1 r13
    sw r31 r29 700
    addi r29 r29 704
    jal read_net_item.2762
    subi r29 r29 704
    lw r31 r29 700
    lw r2 r29 692
    sw r2 r1 40
beq_cont.129202:
    lw r2 r29 688
    sw r2 r1 36
beq_cont.129200:
    lw r2 r29 684
    sw r2 r1 32
beq_cont.129198:
    lw r2 r29 680
    sw r2 r1 28
beq_cont.129196:
    lw r2 r29 676
    sw r2 r1 24
beq_cont.129194:
    lw r2 r29 672
    sw r2 r1 20
beq_cont.129192:
    lw r2 r29 668
    sw r2 r1 16
beq_cont.129190:
    lw r2 r29 664
    sw r2 r1 12
beq_cont.129188:
    lw r2 r29 660
    sw r2 r1 8
beq_cont.129186:
    lw r2 r29 656
    sw r2 r1 4
beq_cont.129184:
    lw r2 r29 652
    sw r2 r1 0
beq_cont.129182:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.129203
    j beq_cont.129204
beq_else.129203:
    lw r2 r29 28
    sw r1 r2 4
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.129205
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 700
    addi r29 r29 704
    jal min_caml_create_array
    subi r29 r29 704
    lw r31 r29 700
    j beq_cont.129206
beq_else.129205:
    inint r3 r0
    #unknown instruction
    sw r1 r29 696
    addi r28 r0 -1
    bne r3 r28 beq_else.129207
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 700
    addi r29 r29 704
    jal min_caml_create_array
    subi r29 r29 704
    lw r31 r29 700
    j beq_cont.129208
beq_else.129207:
    inint r4 r0
    #unknown instruction
    sw r3 r29 700
    addi r28 r0 -1
    bne r4 r28 beq_else.129209
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 708
    addi r29 r29 712
    jal min_caml_create_array
    subi r29 r29 712
    lw r31 r29 708
    j beq_cont.129210
beq_else.129209:
    inint r5 r0
    #unknown instruction
    sw r4 r29 704
    addi r28 r0 -1
    bne r5 r28 beq_else.129211
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 708
    addi r29 r29 712
    jal min_caml_create_array
    subi r29 r29 712
    lw r31 r29 708
    j beq_cont.129212
beq_else.129211:
    inint r6 r0
    #unknown instruction
    sw r5 r29 708
    addi r28 r0 -1
    bne r6 r28 beq_else.129213
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 716
    addi r29 r29 720
    jal min_caml_create_array
    subi r29 r29 720
    lw r31 r29 716
    j beq_cont.129214
beq_else.129213:
    inint r7 r0
    #unknown instruction
    sw r6 r29 712
    addi r28 r0 -1
    bne r7 r28 beq_else.129215
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 716
    addi r29 r29 720
    jal min_caml_create_array
    subi r29 r29 720
    lw r31 r29 716
    j beq_cont.129216
beq_else.129215:
    inint r8 r0
    #unknown instruction
    sw r7 r29 716
    addi r28 r0 -1
    bne r8 r28 beq_else.129217
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 724
    addi r29 r29 728
    jal min_caml_create_array
    subi r29 r29 728
    lw r31 r29 724
    j beq_cont.129218
beq_else.129217:
    inint r9 r0
    #unknown instruction
    sw r8 r29 720
    addi r28 r0 -1
    bne r9 r28 beq_else.129219
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 724
    addi r29 r29 728
    jal min_caml_create_array
    subi r29 r29 728
    lw r31 r29 724
    j beq_cont.129220
beq_else.129219:
    inint r10 r0
    #unknown instruction
    sw r9 r29 724
    addi r28 r0 -1
    bne r10 r28 beq_else.129221
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 732
    addi r29 r29 736
    jal min_caml_create_array
    subi r29 r29 736
    lw r31 r29 732
    j beq_cont.129222
beq_else.129221:
    inint r11 r0
    #unknown instruction
    sw r10 r29 728
    addi r28 r0 -1
    bne r11 r28 beq_else.129223
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 732
    addi r29 r29 736
    jal min_caml_create_array
    subi r29 r29 736
    lw r31 r29 732
    j beq_cont.129224
beq_else.129223:
    addi r12 r0 10
    sw r11 r29 732
    mv r1 r12
    sw r31 r29 740
    addi r29 r29 744
    jal read_net_item.2762
    subi r29 r29 744
    lw r31 r29 740
    lw r2 r29 732
    sw r2 r1 36
beq_cont.129224:
    lw r2 r29 728
    sw r2 r1 32
beq_cont.129222:
    lw r2 r29 724
    sw r2 r1 28
beq_cont.129220:
    lw r2 r29 720
    sw r2 r1 24
beq_cont.129218:
    lw r2 r29 716
    sw r2 r1 20
beq_cont.129216:
    lw r2 r29 712
    sw r2 r1 16
beq_cont.129214:
    lw r2 r29 708
    sw r2 r1 12
beq_cont.129212:
    lw r2 r29 704
    sw r2 r1 8
beq_cont.129210:
    lw r2 r29 700
    sw r2 r1 4
beq_cont.129208:
    lw r2 r29 696
    sw r2 r1 0
beq_cont.129206:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.129225
    j beq_cont.129226
beq_else.129225:
    lw r2 r29 28
    sw r1 r2 8
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.129227
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 740
    addi r29 r29 744
    jal min_caml_create_array
    subi r29 r29 744
    lw r31 r29 740
    j beq_cont.129228
beq_else.129227:
    inint r3 r0
    #unknown instruction
    sw r1 r29 736
    addi r28 r0 -1
    bne r3 r28 beq_else.129229
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 740
    addi r29 r29 744
    jal min_caml_create_array
    subi r29 r29 744
    lw r31 r29 740
    j beq_cont.129230
beq_else.129229:
    inint r4 r0
    #unknown instruction
    sw r3 r29 740
    addi r28 r0 -1
    bne r4 r28 beq_else.129231
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 748
    addi r29 r29 752
    jal min_caml_create_array
    subi r29 r29 752
    lw r31 r29 748
    j beq_cont.129232
beq_else.129231:
    inint r5 r0
    #unknown instruction
    sw r4 r29 744
    addi r28 r0 -1
    bne r5 r28 beq_else.129233
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 748
    addi r29 r29 752
    jal min_caml_create_array
    subi r29 r29 752
    lw r31 r29 748
    j beq_cont.129234
beq_else.129233:
    inint r6 r0
    #unknown instruction
    sw r5 r29 748
    addi r28 r0 -1
    bne r6 r28 beq_else.129235
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 756
    addi r29 r29 760
    jal min_caml_create_array
    subi r29 r29 760
    lw r31 r29 756
    j beq_cont.129236
beq_else.129235:
    inint r7 r0
    #unknown instruction
    sw r6 r29 752
    addi r28 r0 -1
    bne r7 r28 beq_else.129237
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 756
    addi r29 r29 760
    jal min_caml_create_array
    subi r29 r29 760
    lw r31 r29 756
    j beq_cont.129238
beq_else.129237:
    inint r8 r0
    #unknown instruction
    sw r7 r29 756
    addi r28 r0 -1
    bne r8 r28 beq_else.129239
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 764
    addi r29 r29 768
    jal min_caml_create_array
    subi r29 r29 768
    lw r31 r29 764
    j beq_cont.129240
beq_else.129239:
    inint r9 r0
    #unknown instruction
    sw r8 r29 760
    addi r28 r0 -1
    bne r9 r28 beq_else.129241
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 764
    addi r29 r29 768
    jal min_caml_create_array
    subi r29 r29 768
    lw r31 r29 764
    j beq_cont.129242
beq_else.129241:
    inint r10 r0
    #unknown instruction
    sw r9 r29 764
    addi r28 r0 -1
    bne r10 r28 beq_else.129243
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 772
    addi r29 r29 776
    jal min_caml_create_array
    subi r29 r29 776
    lw r31 r29 772
    j beq_cont.129244
beq_else.129243:
    addi r11 r0 9
    sw r10 r29 768
    mv r1 r11
    sw r31 r29 772
    addi r29 r29 776
    jal read_net_item.2762
    subi r29 r29 776
    lw r31 r29 772
    lw r2 r29 768
    sw r2 r1 32
beq_cont.129244:
    lw r2 r29 764
    sw r2 r1 28
beq_cont.129242:
    lw r2 r29 760
    sw r2 r1 24
beq_cont.129240:
    lw r2 r29 756
    sw r2 r1 20
beq_cont.129238:
    lw r2 r29 752
    sw r2 r1 16
beq_cont.129236:
    lw r2 r29 748
    sw r2 r1 12
beq_cont.129234:
    lw r2 r29 744
    sw r2 r1 8
beq_cont.129232:
    lw r2 r29 740
    sw r2 r1 4
beq_cont.129230:
    lw r2 r29 736
    sw r2 r1 0
beq_cont.129228:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.129245
    j beq_cont.129246
beq_else.129245:
    lw r2 r29 28
    sw r1 r2 12
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.129247
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 772
    addi r29 r29 776
    jal min_caml_create_array
    subi r29 r29 776
    lw r31 r29 772
    j beq_cont.129248
beq_else.129247:
    inint r3 r0
    #unknown instruction
    sw r1 r29 772
    addi r28 r0 -1
    bne r3 r28 beq_else.129249
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 780
    addi r29 r29 784
    jal min_caml_create_array
    subi r29 r29 784
    lw r31 r29 780
    j beq_cont.129250
beq_else.129249:
    inint r4 r0
    #unknown instruction
    sw r3 r29 776
    addi r28 r0 -1
    bne r4 r28 beq_else.129251
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 780
    addi r29 r29 784
    jal min_caml_create_array
    subi r29 r29 784
    lw r31 r29 780
    j beq_cont.129252
beq_else.129251:
    inint r5 r0
    #unknown instruction
    sw r4 r29 780
    addi r28 r0 -1
    bne r5 r28 beq_else.129253
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 788
    addi r29 r29 792
    jal min_caml_create_array
    subi r29 r29 792
    lw r31 r29 788
    j beq_cont.129254
beq_else.129253:
    inint r6 r0
    #unknown instruction
    sw r5 r29 784
    addi r28 r0 -1
    bne r6 r28 beq_else.129255
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 788
    addi r29 r29 792
    jal min_caml_create_array
    subi r29 r29 792
    lw r31 r29 788
    j beq_cont.129256
beq_else.129255:
    inint r7 r0
    #unknown instruction
    sw r6 r29 788
    addi r28 r0 -1
    bne r7 r28 beq_else.129257
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 796
    addi r29 r29 800
    jal min_caml_create_array
    subi r29 r29 800
    lw r31 r29 796
    j beq_cont.129258
beq_else.129257:
    inint r8 r0
    #unknown instruction
    sw r7 r29 792
    addi r28 r0 -1
    bne r8 r28 beq_else.129259
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 796
    addi r29 r29 800
    jal min_caml_create_array
    subi r29 r29 800
    lw r31 r29 796
    j beq_cont.129260
beq_else.129259:
    inint r9 r0
    #unknown instruction
    sw r8 r29 796
    addi r28 r0 -1
    bne r9 r28 beq_else.129261
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 804
    addi r29 r29 808
    jal min_caml_create_array
    subi r29 r29 808
    lw r31 r29 804
    j beq_cont.129262
beq_else.129261:
    addi r10 r0 8
    sw r9 r29 800
    mv r1 r10
    sw r31 r29 804
    addi r29 r29 808
    jal read_net_item.2762
    subi r29 r29 808
    lw r31 r29 804
    lw r2 r29 800
    sw r2 r1 28
beq_cont.129262:
    lw r2 r29 796
    sw r2 r1 24
beq_cont.129260:
    lw r2 r29 792
    sw r2 r1 20
beq_cont.129258:
    lw r2 r29 788
    sw r2 r1 16
beq_cont.129256:
    lw r2 r29 784
    sw r2 r1 12
beq_cont.129254:
    lw r2 r29 780
    sw r2 r1 8
beq_cont.129252:
    lw r2 r29 776
    sw r2 r1 4
beq_cont.129250:
    lw r2 r29 772
    sw r2 r1 0
beq_cont.129248:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.129263
    j beq_cont.129264
beq_else.129263:
    lw r2 r29 28
    sw r1 r2 16
    addi r1 r0 5
    lw r25 r29 144
    sw r31 r29 804
    addi r29 r29 808
    lw r26 r25 0
    jalr r26
    subi r29 r29 808
    lw r31 r29 804
beq_cont.129264:
beq_cont.129246:
beq_cont.129226:
beq_cont.129204:
beq_cont.129180:
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.129265
    addi r1 r0 1
    addi r2 r0 -1
    sw r31 r29 804
    addi r29 r29 808
    jal min_caml_create_array
    subi r29 r29 808
    lw r31 r29 804
    or r2 r0 r1
    j beq_cont.129266
beq_else.129265:
    inint r2 r0
    #unknown instruction
    sw r1 r29 804
    addi r28 r0 -1
    bne r2 r28 beq_else.129267
    addi r2 r0 2
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 812
    addi r29 r29 816
    jal min_caml_create_array
    subi r29 r29 816
    lw r31 r29 812
    j beq_cont.129268
beq_else.129267:
    inint r3 r0
    #unknown instruction
    sw r2 r29 808
    addi r28 r0 -1
    bne r3 r28 beq_else.129269
    addi r3 r0 3
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 812
    addi r29 r29 816
    jal min_caml_create_array
    subi r29 r29 816
    lw r31 r29 812
    j beq_cont.129270
beq_else.129269:
    inint r4 r0
    #unknown instruction
    sw r3 r29 812
    addi r28 r0 -1
    bne r4 r28 beq_else.129271
    addi r4 r0 4
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 820
    addi r29 r29 824
    jal min_caml_create_array
    subi r29 r29 824
    lw r31 r29 820
    j beq_cont.129272
beq_else.129271:
    inint r5 r0
    #unknown instruction
    sw r4 r29 816
    addi r28 r0 -1
    bne r5 r28 beq_else.129273
    addi r5 r0 5
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 820
    addi r29 r29 824
    jal min_caml_create_array
    subi r29 r29 824
    lw r31 r29 820
    j beq_cont.129274
beq_else.129273:
    inint r6 r0
    #unknown instruction
    sw r5 r29 820
    addi r28 r0 -1
    bne r6 r28 beq_else.129275
    addi r6 r0 6
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 828
    addi r29 r29 832
    jal min_caml_create_array
    subi r29 r29 832
    lw r31 r29 828
    j beq_cont.129276
beq_else.129275:
    inint r7 r0
    #unknown instruction
    sw r6 r29 824
    addi r28 r0 -1
    bne r7 r28 beq_else.129277
    addi r7 r0 7
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 828
    addi r29 r29 832
    jal min_caml_create_array
    subi r29 r29 832
    lw r31 r29 828
    j beq_cont.129278
beq_else.129277:
    inint r8 r0
    #unknown instruction
    sw r7 r29 828
    addi r28 r0 -1
    bne r8 r28 beq_else.129279
    addi r8 r0 8
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 836
    addi r29 r29 840
    jal min_caml_create_array
    subi r29 r29 840
    lw r31 r29 836
    j beq_cont.129280
beq_else.129279:
    inint r9 r0
    #unknown instruction
    sw r8 r29 832
    addi r28 r0 -1
    bne r9 r28 beq_else.129281
    addi r9 r0 9
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 836
    addi r29 r29 840
    jal min_caml_create_array
    subi r29 r29 840
    lw r31 r29 836
    j beq_cont.129282
beq_else.129281:
    inint r10 r0
    #unknown instruction
    sw r9 r29 836
    addi r28 r0 -1
    bne r10 r28 beq_else.129283
    addi r10 r0 10
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 844
    addi r29 r29 848
    jal min_caml_create_array
    subi r29 r29 848
    lw r31 r29 844
    j beq_cont.129284
beq_else.129283:
    inint r11 r0
    #unknown instruction
    sw r10 r29 840
    addi r28 r0 -1
    bne r11 r28 beq_else.129285
    addi r11 r0 11
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 844
    addi r29 r29 848
    jal min_caml_create_array
    subi r29 r29 848
    lw r31 r29 844
    j beq_cont.129286
beq_else.129285:
    inint r12 r0
    #unknown instruction
    sw r11 r29 844
    addi r28 r0 -1
    bne r12 r28 beq_else.129287
    addi r12 r0 12
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 852
    addi r29 r29 856
    jal min_caml_create_array
    subi r29 r29 856
    lw r31 r29 852
    j beq_cont.129288
beq_else.129287:
    addi r13 r0 12
    sw r12 r29 848
    mv r1 r13
    sw r31 r29 852
    addi r29 r29 856
    jal read_net_item.2762
    subi r29 r29 856
    lw r31 r29 852
    lw r2 r29 848
    sw r2 r1 44
beq_cont.129288:
    lw r2 r29 844
    sw r2 r1 40
beq_cont.129286:
    lw r2 r29 840
    sw r2 r1 36
beq_cont.129284:
    lw r2 r29 836
    sw r2 r1 32
beq_cont.129282:
    lw r2 r29 832
    sw r2 r1 28
beq_cont.129280:
    lw r2 r29 828
    sw r2 r1 24
beq_cont.129278:
    lw r2 r29 824
    sw r2 r1 20
beq_cont.129276:
    lw r2 r29 820
    sw r2 r1 16
beq_cont.129274:
    lw r2 r29 816
    sw r2 r1 12
beq_cont.129272:
    lw r2 r29 812
    sw r2 r1 8
beq_cont.129270:
    lw r2 r29 808
    sw r2 r1 4
beq_cont.129268:
    lw r2 r29 804
    sw r2 r1 0
    or r2 r1 r0
beq_cont.129266:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.129289
    addi r1 r0 1
    sw r31 r29 852
    addi r29 r29 856
    jal min_caml_create_array
    subi r29 r29 856
    lw r31 r29 852
    j beq_cont.129290
beq_else.129289:
    inint r1 r0
    #unknown instruction
    sw r2 r29 852
    addi r28 r0 -1
    bne r1 r28 beq_else.129291
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 860
    addi r29 r29 864
    jal min_caml_create_array
    subi r29 r29 864
    lw r31 r29 860
    or r2 r0 r1
    j beq_cont.129292
beq_else.129291:
    inint r3 r0
    #unknown instruction
    sw r1 r29 856
    addi r28 r0 -1
    bne r3 r28 beq_else.129293
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 860
    addi r29 r29 864
    jal min_caml_create_array
    subi r29 r29 864
    lw r31 r29 860
    j beq_cont.129294
beq_else.129293:
    inint r4 r0
    #unknown instruction
    sw r3 r29 860
    addi r28 r0 -1
    bne r4 r28 beq_else.129295
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 868
    addi r29 r29 872
    jal min_caml_create_array
    subi r29 r29 872
    lw r31 r29 868
    j beq_cont.129296
beq_else.129295:
    inint r5 r0
    #unknown instruction
    sw r4 r29 864
    addi r28 r0 -1
    bne r5 r28 beq_else.129297
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 868
    addi r29 r29 872
    jal min_caml_create_array
    subi r29 r29 872
    lw r31 r29 868
    j beq_cont.129298
beq_else.129297:
    inint r6 r0
    #unknown instruction
    sw r5 r29 868
    addi r28 r0 -1
    bne r6 r28 beq_else.129299
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 876
    addi r29 r29 880
    jal min_caml_create_array
    subi r29 r29 880
    lw r31 r29 876
    j beq_cont.129300
beq_else.129299:
    inint r7 r0
    #unknown instruction
    sw r6 r29 872
    addi r28 r0 -1
    bne r7 r28 beq_else.129301
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 876
    addi r29 r29 880
    jal min_caml_create_array
    subi r29 r29 880
    lw r31 r29 876
    j beq_cont.129302
beq_else.129301:
    inint r8 r0
    #unknown instruction
    sw r7 r29 876
    addi r28 r0 -1
    bne r8 r28 beq_else.129303
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 884
    addi r29 r29 888
    jal min_caml_create_array
    subi r29 r29 888
    lw r31 r29 884
    j beq_cont.129304
beq_else.129303:
    inint r9 r0
    #unknown instruction
    sw r8 r29 880
    addi r28 r0 -1
    bne r9 r28 beq_else.129305
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 884
    addi r29 r29 888
    jal min_caml_create_array
    subi r29 r29 888
    lw r31 r29 884
    j beq_cont.129306
beq_else.129305:
    inint r10 r0
    #unknown instruction
    sw r9 r29 884
    addi r28 r0 -1
    bne r10 r28 beq_else.129307
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 892
    addi r29 r29 896
    jal min_caml_create_array
    subi r29 r29 896
    lw r31 r29 892
    j beq_cont.129308
beq_else.129307:
    inint r11 r0
    #unknown instruction
    sw r10 r29 888
    addi r28 r0 -1
    bne r11 r28 beq_else.129309
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 892
    addi r29 r29 896
    jal min_caml_create_array
    subi r29 r29 896
    lw r31 r29 892
    j beq_cont.129310
beq_else.129309:
    inint r12 r0
    #unknown instruction
    sw r11 r29 892
    addi r28 r0 -1
    bne r12 r28 beq_else.129311
    addi r12 r0 11
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 900
    addi r29 r29 904
    jal min_caml_create_array
    subi r29 r29 904
    lw r31 r29 900
    j beq_cont.129312
beq_else.129311:
    addi r13 r0 11
    sw r12 r29 896
    mv r1 r13
    sw r31 r29 900
    addi r29 r29 904
    jal read_net_item.2762
    subi r29 r29 904
    lw r31 r29 900
    lw r2 r29 896
    sw r2 r1 40
beq_cont.129312:
    lw r2 r29 892
    sw r2 r1 36
beq_cont.129310:
    lw r2 r29 888
    sw r2 r1 32
beq_cont.129308:
    lw r2 r29 884
    sw r2 r1 28
beq_cont.129306:
    lw r2 r29 880
    sw r2 r1 24
beq_cont.129304:
    lw r2 r29 876
    sw r2 r1 20
beq_cont.129302:
    lw r2 r29 872
    sw r2 r1 16
beq_cont.129300:
    lw r2 r29 868
    sw r2 r1 12
beq_cont.129298:
    lw r2 r29 864
    sw r2 r1 8
beq_cont.129296:
    lw r2 r29 860
    sw r2 r1 4
beq_cont.129294:
    lw r2 r29 856
    sw r2 r1 0
    or r2 r1 r0
beq_cont.129292:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.129313
    addi r1 r0 2
    sw r31 r29 900
    addi r29 r29 904
    jal min_caml_create_array
    subi r29 r29 904
    lw r31 r29 900
    j beq_cont.129314
beq_else.129313:
    inint r1 r0
    #unknown instruction
    sw r2 r29 900
    addi r28 r0 -1
    bne r1 r28 beq_else.129315
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 908
    addi r29 r29 912
    jal min_caml_create_array
    subi r29 r29 912
    lw r31 r29 908
    or r2 r0 r1
    j beq_cont.129316
beq_else.129315:
    inint r3 r0
    #unknown instruction
    sw r1 r29 904
    addi r28 r0 -1
    bne r3 r28 beq_else.129317
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 908
    addi r29 r29 912
    jal min_caml_create_array
    subi r29 r29 912
    lw r31 r29 908
    j beq_cont.129318
beq_else.129317:
    inint r4 r0
    #unknown instruction
    sw r3 r29 908
    addi r28 r0 -1
    bne r4 r28 beq_else.129319
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 916
    addi r29 r29 920
    jal min_caml_create_array
    subi r29 r29 920
    lw r31 r29 916
    j beq_cont.129320
beq_else.129319:
    inint r5 r0
    #unknown instruction
    sw r4 r29 912
    addi r28 r0 -1
    bne r5 r28 beq_else.129321
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 916
    addi r29 r29 920
    jal min_caml_create_array
    subi r29 r29 920
    lw r31 r29 916
    j beq_cont.129322
beq_else.129321:
    inint r6 r0
    #unknown instruction
    sw r5 r29 916
    addi r28 r0 -1
    bne r6 r28 beq_else.129323
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 924
    addi r29 r29 928
    jal min_caml_create_array
    subi r29 r29 928
    lw r31 r29 924
    j beq_cont.129324
beq_else.129323:
    inint r7 r0
    #unknown instruction
    sw r6 r29 920
    addi r28 r0 -1
    bne r7 r28 beq_else.129325
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 924
    addi r29 r29 928
    jal min_caml_create_array
    subi r29 r29 928
    lw r31 r29 924
    j beq_cont.129326
beq_else.129325:
    inint r8 r0
    #unknown instruction
    sw r7 r29 924
    addi r28 r0 -1
    bne r8 r28 beq_else.129327
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 932
    addi r29 r29 936
    jal min_caml_create_array
    subi r29 r29 936
    lw r31 r29 932
    j beq_cont.129328
beq_else.129327:
    inint r9 r0
    #unknown instruction
    sw r8 r29 928
    addi r28 r0 -1
    bne r9 r28 beq_else.129329
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 932
    addi r29 r29 936
    jal min_caml_create_array
    subi r29 r29 936
    lw r31 r29 932
    j beq_cont.129330
beq_else.129329:
    inint r10 r0
    #unknown instruction
    sw r9 r29 932
    addi r28 r0 -1
    bne r10 r28 beq_else.129331
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 940
    addi r29 r29 944
    jal min_caml_create_array
    subi r29 r29 944
    lw r31 r29 940
    j beq_cont.129332
beq_else.129331:
    inint r11 r0
    #unknown instruction
    sw r10 r29 936
    addi r28 r0 -1
    bne r11 r28 beq_else.129333
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 940
    addi r29 r29 944
    jal min_caml_create_array
    subi r29 r29 944
    lw r31 r29 940
    j beq_cont.129334
beq_else.129333:
    addi r12 r0 10
    sw r11 r29 940
    mv r1 r12
    sw r31 r29 948
    addi r29 r29 952
    jal read_net_item.2762
    subi r29 r29 952
    lw r31 r29 948
    lw r2 r29 940
    sw r2 r1 36
beq_cont.129334:
    lw r2 r29 936
    sw r2 r1 32
beq_cont.129332:
    lw r2 r29 932
    sw r2 r1 28
beq_cont.129330:
    lw r2 r29 928
    sw r2 r1 24
beq_cont.129328:
    lw r2 r29 924
    sw r2 r1 20
beq_cont.129326:
    lw r2 r29 920
    sw r2 r1 16
beq_cont.129324:
    lw r2 r29 916
    sw r2 r1 12
beq_cont.129322:
    lw r2 r29 912
    sw r2 r1 8
beq_cont.129320:
    lw r2 r29 908
    sw r2 r1 4
beq_cont.129318:
    lw r2 r29 904
    sw r2 r1 0
    or r2 r1 r0
beq_cont.129316:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.129335
    addi r1 r0 3
    sw r31 r29 948
    addi r29 r29 952
    jal min_caml_create_array
    subi r29 r29 952
    lw r31 r29 948
    j beq_cont.129336
beq_else.129335:
    inint r1 r0
    #unknown instruction
    sw r2 r29 944
    addi r28 r0 -1
    bne r1 r28 beq_else.129337
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 948
    addi r29 r29 952
    jal min_caml_create_array
    subi r29 r29 952
    lw r31 r29 948
    or r2 r0 r1
    j beq_cont.129338
beq_else.129337:
    inint r3 r0
    #unknown instruction
    sw r1 r29 948
    addi r28 r0 -1
    bne r3 r28 beq_else.129339
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 956
    addi r29 r29 960
    jal min_caml_create_array
    subi r29 r29 960
    lw r31 r29 956
    j beq_cont.129340
beq_else.129339:
    inint r4 r0
    #unknown instruction
    sw r3 r29 952
    addi r28 r0 -1
    bne r4 r28 beq_else.129341
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 956
    addi r29 r29 960
    jal min_caml_create_array
    subi r29 r29 960
    lw r31 r29 956
    j beq_cont.129342
beq_else.129341:
    inint r5 r0
    #unknown instruction
    sw r4 r29 956
    addi r28 r0 -1
    bne r5 r28 beq_else.129343
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 964
    addi r29 r29 968
    jal min_caml_create_array
    subi r29 r29 968
    lw r31 r29 964
    j beq_cont.129344
beq_else.129343:
    inint r6 r0
    #unknown instruction
    sw r5 r29 960
    addi r28 r0 -1
    bne r6 r28 beq_else.129345
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 964
    addi r29 r29 968
    jal min_caml_create_array
    subi r29 r29 968
    lw r31 r29 964
    j beq_cont.129346
beq_else.129345:
    inint r7 r0
    #unknown instruction
    sw r6 r29 964
    addi r28 r0 -1
    bne r7 r28 beq_else.129347
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 972
    addi r29 r29 976
    jal min_caml_create_array
    subi r29 r29 976
    lw r31 r29 972
    j beq_cont.129348
beq_else.129347:
    inint r8 r0
    #unknown instruction
    sw r7 r29 968
    addi r28 r0 -1
    bne r8 r28 beq_else.129349
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 972
    addi r29 r29 976
    jal min_caml_create_array
    subi r29 r29 976
    lw r31 r29 972
    j beq_cont.129350
beq_else.129349:
    inint r9 r0
    #unknown instruction
    sw r8 r29 972
    addi r28 r0 -1
    bne r9 r28 beq_else.129351
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 980
    addi r29 r29 984
    jal min_caml_create_array
    subi r29 r29 984
    lw r31 r29 980
    j beq_cont.129352
beq_else.129351:
    inint r10 r0
    #unknown instruction
    sw r9 r29 976
    addi r28 r0 -1
    bne r10 r28 beq_else.129353
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 980
    addi r29 r29 984
    jal min_caml_create_array
    subi r29 r29 984
    lw r31 r29 980
    j beq_cont.129354
beq_else.129353:
    addi r11 r0 9
    sw r10 r29 980
    mv r1 r11
    sw r31 r29 988
    addi r29 r29 992
    jal read_net_item.2762
    subi r29 r29 992
    lw r31 r29 988
    lw r2 r29 980
    sw r2 r1 32
beq_cont.129354:
    lw r2 r29 976
    sw r2 r1 28
beq_cont.129352:
    lw r2 r29 972
    sw r2 r1 24
beq_cont.129350:
    lw r2 r29 968
    sw r2 r1 20
beq_cont.129348:
    lw r2 r29 964
    sw r2 r1 16
beq_cont.129346:
    lw r2 r29 960
    sw r2 r1 12
beq_cont.129344:
    lw r2 r29 956
    sw r2 r1 8
beq_cont.129342:
    lw r2 r29 952
    sw r2 r1 4
beq_cont.129340:
    lw r2 r29 948
    sw r2 r1 0
    or r2 r1 r0
beq_cont.129338:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.129355
    addi r1 r0 4
    sw r31 r29 988
    addi r29 r29 992
    jal min_caml_create_array
    subi r29 r29 992
    lw r31 r29 988
    j beq_cont.129356
beq_else.129355:
    inint r1 r0
    #unknown instruction
    sw r2 r29 984
    addi r28 r0 -1
    bne r1 r28 beq_else.129357
    addi r1 r0 1
    addi r3 r0 -1
    mv r2 r3
    sw r31 r29 988
    addi r29 r29 992
    jal min_caml_create_array
    subi r29 r29 992
    lw r31 r29 988
    or r2 r0 r1
    j beq_cont.129358
beq_else.129357:
    inint r3 r0
    #unknown instruction
    sw r1 r29 988
    addi r28 r0 -1
    bne r3 r28 beq_else.129359
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 996
    addi r29 r29 1000
    jal min_caml_create_array
    subi r29 r29 1000
    lw r31 r29 996
    j beq_cont.129360
beq_else.129359:
    inint r4 r0
    #unknown instruction
    sw r3 r29 992
    addi r28 r0 -1
    bne r4 r28 beq_else.129361
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 996
    addi r29 r29 1000
    jal min_caml_create_array
    subi r29 r29 1000
    lw r31 r29 996
    j beq_cont.129362
beq_else.129361:
    inint r5 r0
    #unknown instruction
    sw r4 r29 996
    addi r28 r0 -1
    bne r5 r28 beq_else.129363
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 1004
    addi r29 r29 1008
    jal min_caml_create_array
    subi r29 r29 1008
    lw r31 r29 1004
    j beq_cont.129364
beq_else.129363:
    inint r6 r0
    #unknown instruction
    sw r5 r29 1000
    addi r28 r0 -1
    bne r6 r28 beq_else.129365
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 1004
    addi r29 r29 1008
    jal min_caml_create_array
    subi r29 r29 1008
    lw r31 r29 1004
    j beq_cont.129366
beq_else.129365:
    inint r7 r0
    #unknown instruction
    sw r6 r29 1004
    addi r28 r0 -1
    bne r7 r28 beq_else.129367
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 1012
    addi r29 r29 1016
    jal min_caml_create_array
    subi r29 r29 1016
    lw r31 r29 1012
    j beq_cont.129368
beq_else.129367:
    inint r8 r0
    #unknown instruction
    sw r7 r29 1008
    addi r28 r0 -1
    bne r8 r28 beq_else.129369
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 1012
    addi r29 r29 1016
    jal min_caml_create_array
    subi r29 r29 1016
    lw r31 r29 1012
    j beq_cont.129370
beq_else.129369:
    inint r9 r0
    #unknown instruction
    sw r8 r29 1012
    addi r28 r0 -1
    bne r9 r28 beq_else.129371
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 1020
    addi r29 r29 1024
    jal min_caml_create_array
    subi r29 r29 1024
    lw r31 r29 1020
    j beq_cont.129372
beq_else.129371:
    addi r10 r0 8
    sw r9 r29 1016
    mv r1 r10
    sw r31 r29 1020
    addi r29 r29 1024
    jal read_net_item.2762
    subi r29 r29 1024
    lw r31 r29 1020
    lw r2 r29 1016
    sw r2 r1 28
beq_cont.129372:
    lw r2 r29 1012
    sw r2 r1 24
beq_cont.129370:
    lw r2 r29 1008
    sw r2 r1 20
beq_cont.129368:
    lw r2 r29 1004
    sw r2 r1 16
beq_cont.129366:
    lw r2 r29 1000
    sw r2 r1 12
beq_cont.129364:
    lw r2 r29 996
    sw r2 r1 8
beq_cont.129362:
    lw r2 r29 992
    sw r2 r1 4
beq_cont.129360:
    lw r2 r29 988
    sw r2 r1 0
    or r2 r1 r0
beq_cont.129358:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.129373
    addi r1 r0 5
    sw r31 r29 1020
    addi r29 r29 1024
    jal min_caml_create_array
    subi r29 r29 1024
    lw r31 r29 1020
    j beq_cont.129374
beq_else.129373:
    addi r1 r0 5
    sw r2 r29 1020
    sw r31 r29 1028
    addi r29 r29 1032
    jal read_or_network.2764
    subi r29 r29 1032
    lw r31 r29 1028
    lw r2 r29 1020
    sw r2 r1 16
beq_cont.129374:
    lw r2 r29 984
    sw r2 r1 12
beq_cont.129356:
    lw r2 r29 944
    sw r2 r1 8
beq_cont.129336:
    lw r2 r29 900
    sw r2 r1 4
beq_cont.129314:
    lw r2 r29 852
    sw r2 r1 0
beq_cont.129290:
    lw r2 r29 36
    sw r1 r2 0
    addi r1 r0 80
    out r1 0
    addi r1 r0 54
    out r1 0
    addi r1 r0 10
    out r1 0
    lw r1 r29 76
    lw r2 r1 0
    slti r28 r2 0
    bne r0 r28 bge_else.129375
    j bge_cont.129376
bge_else.129375:
    addi r3 r0 45
    out r3 0
    sub r2 r0 r2
bge_cont.129376:
    slti r28 r2 10
    bne r0 r28 bge_else.129377
    div10 r3 r2
    slti r28 r3 0
    bne r0 r28 bge_else.129379
    or r4 r3 r0
    j bge_cont.129380
bge_else.129379:
    addi r4 r0 45
    out r4 0
    sub r4 r0 r3
bge_cont.129380:
    sw r2 r29 1024
    sw r3 r29 1028
    slti r28 r4 10
    bne r0 r28 bge_else.129381
    div10 r5 r4
    slti r28 r5 0
    bne r0 r28 bge_else.129383
    or r6 r5 r0
    j bge_cont.129384
bge_else.129383:
    addi r6 r0 45
    out r6 0
    sub r6 r0 r5
bge_cont.129384:
    sw r4 r29 1032
    sw r5 r29 1036
    slti r28 r6 10
    bne r0 r28 bge_else.129385
    div10 r7 r6
    slti r28 r7 0
    bne r0 r28 bge_else.129387
    or r8 r7 r0
    j bge_cont.129388
bge_else.129387:
    addi r8 r0 45
    out r8 0
    sub r8 r0 r7
bge_cont.129388:
    sw r6 r29 1040
    sw r7 r29 1044
    slti r28 r8 10
    bne r0 r28 bge_else.129389
    div10 r9 r8
    slti r28 r9 0
    bne r0 r28 bge_else.129391
    or r10 r9 r0
    j bge_cont.129392
bge_else.129391:
    addi r10 r0 45
    out r10 0
    sub r10 r0 r9
bge_cont.129392:
    sw r8 r29 1048
    sw r9 r29 1052
    slti r28 r10 10
    bne r0 r28 bge_else.129393
    div10 r11 r10
    slti r28 r11 0
    bne r0 r28 bge_else.129395
    or r12 r11 r0
    j bge_cont.129396
bge_else.129395:
    addi r12 r0 45
    out r12 0
    sub r12 r0 r11
bge_cont.129396:
    sw r10 r29 1056
    sw r11 r29 1060
    slti r28 r12 10
    bne r0 r28 bge_else.129397
    div10 r13 r12
    slti r28 r13 0
    bne r0 r28 bge_else.129399
    or r14 r13 r0
    j bge_cont.129400
bge_else.129399:
    addi r14 r0 45
    out r14 0
    sub r14 r0 r13
bge_cont.129400:
    sw r12 r29 1064
    sw r13 r29 1068
    slti r28 r14 10
    bne r0 r28 bge_else.129401
    div10 r15 r14
    slti r28 r15 0
    bne r0 r28 bge_else.129403
    or r16 r15 r0
    j bge_cont.129404
bge_else.129403:
    addi r16 r0 45
    out r16 0
    sub r16 r0 r15
bge_cont.129404:
    sw r14 r29 1072
    sw r15 r29 1076
    slti r28 r16 10
    bne r0 r28 bge_else.129405
    div10 r17 r16
    slti r28 r17 0
    bne r0 r28 bge_else.129407
    or r18 r17 r0
    j bge_cont.129408
bge_else.129407:
    addi r18 r0 45
    out r18 0
    sub r18 r0 r17
bge_cont.129408:
    sw r16 r29 1080
    sw r17 r29 1084
    slti r28 r18 10
    bne r0 r28 bge_else.129409
    div10 r19 r18
    slti r28 r19 0
    bne r0 r28 bge_else.129411
    or r20 r19 r0
    j bge_cont.129412
bge_else.129411:
    addi r20 r0 45
    out r20 0
    sub r20 r0 r19
bge_cont.129412:
    sw r18 r29 1088
    sw r19 r29 1092
    slti r28 r20 10
    bne r0 r28 bge_else.129413
    div10 r21 r20
    slti r28 r21 0
    bne r0 r28 bge_else.129415
    or r22 r21 r0
    j bge_cont.129416
bge_else.129415:
    addi r22 r0 45
    out r22 0
    sub r22 r0 r21
bge_cont.129416:
    sw r20 r29 1096
    sw r21 r29 1100
    slti r28 r22 10
    bne r0 r28 bge_else.129417
    div10 r23 r22
    slti r28 r23 0
    bne r0 r28 bge_else.129419
    or r24 r23 r0
    j bge_cont.129420
bge_else.129419:
    addi r24 r0 45
    out r24 0
    sub r24 r0 r23
bge_cont.129420:
    sw r22 r29 1104
    sw r23 r29 1108
    slti r28 r24 10
    bne r0 r28 bge_else.129421
    div10 r25 r24
    slti r28 r25 0
    bne r0 r28 bge_else.129423
    or r1 r25 r0
    j bge_cont.129424
bge_else.129423:
    addi r1 r0 45
    out r1 0
    sub r1 r0 r25
bge_cont.129424:
    sw r24 r29 1112
    sw r25 r29 1116
    slti r28 r1 10
    bne r0 r28 bge_else.129425
    div10 r2 r1
    sw r1 r29 1120
    sw r2 r29 1124
    mv r1 r2
    sw r31 r29 1132
    addi r29 r29 1136
    jal print_int.2551
    subi r29 r29 1136
    lw r31 r29 1132
    lw r1 r29 1124
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1120
    sub r1 r2 r1
    out r1 48
    j bge_cont.129426
bge_else.129425:
    out r1 48
bge_cont.129426:
    lw r1 r29 1116
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1112
    sub r1 r2 r1
    out r1 48
    j bge_cont.129422
bge_else.129421:
    out r24 48
bge_cont.129422:
    lw r1 r29 1108
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1104
    sub r1 r2 r1
    out r1 48
    j bge_cont.129418
bge_else.129417:
    out r22 48
bge_cont.129418:
    lw r1 r29 1100
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1096
    sub r1 r2 r1
    out r1 48
    j bge_cont.129414
bge_else.129413:
    out r20 48
bge_cont.129414:
    lw r1 r29 1092
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1088
    sub r1 r2 r1
    out r1 48
    j bge_cont.129410
bge_else.129409:
    out r18 48
bge_cont.129410:
    lw r1 r29 1084
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1080
    sub r1 r2 r1
    out r1 48
    j bge_cont.129406
bge_else.129405:
    out r16 48
bge_cont.129406:
    lw r1 r29 1076
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1072
    sub r1 r2 r1
    out r1 48
    j bge_cont.129402
bge_else.129401:
    out r14 48
bge_cont.129402:
    lw r1 r29 1068
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1064
    sub r1 r2 r1
    out r1 48
    j bge_cont.129398
bge_else.129397:
    out r12 48
bge_cont.129398:
    lw r1 r29 1060
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1056
    sub r1 r2 r1
    out r1 48
    j bge_cont.129394
bge_else.129393:
    out r10 48
bge_cont.129394:
    lw r1 r29 1052
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1048
    sub r1 r2 r1
    out r1 48
    j bge_cont.129390
bge_else.129389:
    out r8 48
bge_cont.129390:
    lw r1 r29 1044
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1040
    sub r1 r2 r1
    out r1 48
    j bge_cont.129386
bge_else.129385:
    out r6 48
bge_cont.129386:
    lw r1 r29 1036
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1032
    sub r1 r2 r1
    out r1 48
    j bge_cont.129382
bge_else.129381:
    out r4 48
bge_cont.129382:
    lw r1 r29 1028
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1024
    sub r1 r2 r1
    out r1 48
    j bge_cont.129378
bge_else.129377:
    out r2 48
bge_cont.129378:
    addi r1 r0 32
    out r1 0
    lw r1 r29 76
    lw r2 r1 4
    slti r28 r2 0
    bne r0 r28 bge_else.129427
    j bge_cont.129428
bge_else.129427:
    addi r3 r0 45
    out r3 0
    sub r2 r0 r2
bge_cont.129428:
    slti r28 r2 10
    bne r0 r28 bge_else.129429
    div10 r3 r2
    slti r28 r3 0
    bne r0 r28 bge_else.129431
    or r4 r3 r0
    j bge_cont.129432
bge_else.129431:
    addi r4 r0 45
    out r4 0
    sub r4 r0 r3
bge_cont.129432:
    sw r2 r29 1128
    sw r3 r29 1132
    slti r28 r4 10
    bne r0 r28 bge_else.129433
    div10 r5 r4
    slti r28 r5 0
    bne r0 r28 bge_else.129435
    or r6 r5 r0
    j bge_cont.129436
bge_else.129435:
    addi r6 r0 45
    out r6 0
    sub r6 r0 r5
bge_cont.129436:
    sw r4 r29 1136
    sw r5 r29 1140
    slti r28 r6 10
    bne r0 r28 bge_else.129437
    div10 r7 r6
    slti r28 r7 0
    bne r0 r28 bge_else.129439
    or r8 r7 r0
    j bge_cont.129440
bge_else.129439:
    addi r8 r0 45
    out r8 0
    sub r8 r0 r7
bge_cont.129440:
    sw r6 r29 1144
    sw r7 r29 1148
    slti r28 r8 10
    bne r0 r28 bge_else.129441
    div10 r9 r8
    slti r28 r9 0
    bne r0 r28 bge_else.129443
    or r10 r9 r0
    j bge_cont.129444
bge_else.129443:
    addi r10 r0 45
    out r10 0
    sub r10 r0 r9
bge_cont.129444:
    sw r8 r29 1152
    sw r9 r29 1156
    slti r28 r10 10
    bne r0 r28 bge_else.129445
    div10 r11 r10
    slti r28 r11 0
    bne r0 r28 bge_else.129447
    or r12 r11 r0
    j bge_cont.129448
bge_else.129447:
    addi r12 r0 45
    out r12 0
    sub r12 r0 r11
bge_cont.129448:
    sw r10 r29 1160
    sw r11 r29 1164
    slti r28 r12 10
    bne r0 r28 bge_else.129449
    div10 r13 r12
    slti r28 r13 0
    bne r0 r28 bge_else.129451
    or r14 r13 r0
    j bge_cont.129452
bge_else.129451:
    addi r14 r0 45
    out r14 0
    sub r14 r0 r13
bge_cont.129452:
    sw r12 r29 1168
    sw r13 r29 1172
    slti r28 r14 10
    bne r0 r28 bge_else.129453
    div10 r15 r14
    slti r28 r15 0
    bne r0 r28 bge_else.129455
    or r16 r15 r0
    j bge_cont.129456
bge_else.129455:
    addi r16 r0 45
    out r16 0
    sub r16 r0 r15
bge_cont.129456:
    sw r14 r29 1176
    sw r15 r29 1180
    slti r28 r16 10
    bne r0 r28 bge_else.129457
    div10 r17 r16
    slti r28 r17 0
    bne r0 r28 bge_else.129459
    or r18 r17 r0
    j bge_cont.129460
bge_else.129459:
    addi r18 r0 45
    out r18 0
    sub r18 r0 r17
bge_cont.129460:
    sw r16 r29 1184
    sw r17 r29 1188
    slti r28 r18 10
    bne r0 r28 bge_else.129461
    div10 r19 r18
    slti r28 r19 0
    bne r0 r28 bge_else.129463
    or r20 r19 r0
    j bge_cont.129464
bge_else.129463:
    addi r20 r0 45
    out r20 0
    sub r20 r0 r19
bge_cont.129464:
    sw r18 r29 1192
    sw r19 r29 1196
    slti r28 r20 10
    bne r0 r28 bge_else.129465
    div10 r21 r20
    slti r28 r21 0
    bne r0 r28 bge_else.129467
    or r22 r21 r0
    j bge_cont.129468
bge_else.129467:
    addi r22 r0 45
    out r22 0
    sub r22 r0 r21
bge_cont.129468:
    sw r20 r29 1200
    sw r21 r29 1204
    slti r28 r22 10
    bne r0 r28 bge_else.129469
    div10 r23 r22
    slti r28 r23 0
    bne r0 r28 bge_else.129471
    or r24 r23 r0
    j bge_cont.129472
bge_else.129471:
    addi r24 r0 45
    out r24 0
    sub r24 r0 r23
bge_cont.129472:
    sw r22 r29 1208
    sw r23 r29 1212
    slti r28 r24 10
    bne r0 r28 bge_else.129473
    div10 r25 r24
    slti r28 r25 0
    bne r0 r28 bge_else.129475
    or r1 r25 r0
    j bge_cont.129476
bge_else.129475:
    addi r1 r0 45
    out r1 0
    sub r1 r0 r25
bge_cont.129476:
    sw r24 r29 1216
    sw r25 r29 1220
    slti r28 r1 10
    bne r0 r28 bge_else.129477
    div10 r2 r1
    sw r1 r29 1224
    sw r2 r29 1228
    mv r1 r2
    sw r31 r29 1236
    addi r29 r29 1240
    jal print_int.2551
    subi r29 r29 1240
    lw r31 r29 1236
    lw r1 r29 1228
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1224
    sub r1 r2 r1
    out r1 48
    j bge_cont.129478
bge_else.129477:
    out r1 48
bge_cont.129478:
    lw r1 r29 1220
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1216
    sub r1 r2 r1
    out r1 48
    j bge_cont.129474
bge_else.129473:
    out r24 48
bge_cont.129474:
    lw r1 r29 1212
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1208
    sub r1 r2 r1
    out r1 48
    j bge_cont.129470
bge_else.129469:
    out r22 48
bge_cont.129470:
    lw r1 r29 1204
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1200
    sub r1 r2 r1
    out r1 48
    j bge_cont.129466
bge_else.129465:
    out r20 48
bge_cont.129466:
    lw r1 r29 1196
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1192
    sub r1 r2 r1
    out r1 48
    j bge_cont.129462
bge_else.129461:
    out r18 48
bge_cont.129462:
    lw r1 r29 1188
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1184
    sub r1 r2 r1
    out r1 48
    j bge_cont.129458
bge_else.129457:
    out r16 48
bge_cont.129458:
    lw r1 r29 1180
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1176
    sub r1 r2 r1
    out r1 48
    j bge_cont.129454
bge_else.129453:
    out r14 48
bge_cont.129454:
    lw r1 r29 1172
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1168
    sub r1 r2 r1
    out r1 48
    j bge_cont.129450
bge_else.129449:
    out r12 48
bge_cont.129450:
    lw r1 r29 1164
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1160
    sub r1 r2 r1
    out r1 48
    j bge_cont.129446
bge_else.129445:
    out r10 48
bge_cont.129446:
    lw r1 r29 1156
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1152
    sub r1 r2 r1
    out r1 48
    j bge_cont.129442
bge_else.129441:
    out r8 48
bge_cont.129442:
    lw r1 r29 1148
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1144
    sub r1 r2 r1
    out r1 48
    j bge_cont.129438
bge_else.129437:
    out r6 48
bge_cont.129438:
    lw r1 r29 1140
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1136
    sub r1 r2 r1
    out r1 48
    j bge_cont.129434
bge_else.129433:
    out r4 48
bge_cont.129434:
    lw r1 r29 1132
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1128
    sub r1 r2 r1
    out r1 48
    j bge_cont.129430
bge_else.129429:
    out r2 48
bge_cont.129430:
    addi r1 r0 32
    out r1 0
    addi r1 r0 255
    div10 r2 r1
    slti r28 r2 0
    bne r0 r28 bge_else.129479
    or r3 r2 r0
    j bge_cont.129480
bge_else.129479:
    addi r3 r0 45
    out r3 0
    sub r3 r0 r2
bge_cont.129480:
    sw r1 r29 1232
    sw r2 r29 1236
    slti r28 r3 10
    bne r0 r28 bge_else.129481
    div10 r4 r3
    slti r28 r4 0
    bne r0 r28 bge_else.129483
    or r5 r4 r0
    j bge_cont.129484
bge_else.129483:
    addi r5 r0 45
    out r5 0
    sub r5 r0 r4
bge_cont.129484:
    sw r3 r29 1240
    sw r4 r29 1244
    slti r28 r5 10
    bne r0 r28 bge_else.129485
    div10 r6 r5
    slti r28 r6 0
    bne r0 r28 bge_else.129487
    or r7 r6 r0
    j bge_cont.129488
bge_else.129487:
    addi r7 r0 45
    out r7 0
    sub r7 r0 r6
bge_cont.129488:
    sw r5 r29 1248
    sw r6 r29 1252
    slti r28 r7 10
    bne r0 r28 bge_else.129489
    div10 r8 r7
    slti r28 r8 0
    bne r0 r28 bge_else.129491
    or r9 r8 r0
    j bge_cont.129492
bge_else.129491:
    addi r9 r0 45
    out r9 0
    sub r9 r0 r8
bge_cont.129492:
    sw r7 r29 1256
    sw r8 r29 1260
    slti r28 r9 10
    bne r0 r28 bge_else.129493
    div10 r10 r9
    slti r28 r10 0
    bne r0 r28 bge_else.129495
    or r11 r10 r0
    j bge_cont.129496
bge_else.129495:
    addi r11 r0 45
    out r11 0
    sub r11 r0 r10
bge_cont.129496:
    sw r9 r29 1264
    sw r10 r29 1268
    slti r28 r11 10
    bne r0 r28 bge_else.129497
    div10 r12 r11
    slti r28 r12 0
    bne r0 r28 bge_else.129499
    or r13 r12 r0
    j bge_cont.129500
bge_else.129499:
    addi r13 r0 45
    out r13 0
    sub r13 r0 r12
bge_cont.129500:
    sw r11 r29 1272
    sw r12 r29 1276
    slti r28 r13 10
    bne r0 r28 bge_else.129501
    div10 r14 r13
    slti r28 r14 0
    bne r0 r28 bge_else.129503
    or r15 r14 r0
    j bge_cont.129504
bge_else.129503:
    addi r15 r0 45
    out r15 0
    sub r15 r0 r14
bge_cont.129504:
    sw r13 r29 1280
    sw r14 r29 1284
    slti r28 r15 10
    bne r0 r28 bge_else.129505
    div10 r16 r15
    slti r28 r16 0
    bne r0 r28 bge_else.129507
    or r17 r16 r0
    j bge_cont.129508
bge_else.129507:
    addi r17 r0 45
    out r17 0
    sub r17 r0 r16
bge_cont.129508:
    sw r15 r29 1288
    sw r16 r29 1292
    slti r28 r17 10
    bne r0 r28 bge_else.129509
    div10 r18 r17
    slti r28 r18 0
    bne r0 r28 bge_else.129511
    or r19 r18 r0
    j bge_cont.129512
bge_else.129511:
    addi r19 r0 45
    out r19 0
    sub r19 r0 r18
bge_cont.129512:
    sw r17 r29 1296
    sw r18 r29 1300
    slti r28 r19 10
    bne r0 r28 bge_else.129513
    div10 r20 r19
    slti r28 r20 0
    bne r0 r28 bge_else.129515
    or r21 r20 r0
    j bge_cont.129516
bge_else.129515:
    addi r21 r0 45
    out r21 0
    sub r21 r0 r20
bge_cont.129516:
    sw r19 r29 1304
    sw r20 r29 1308
    slti r28 r21 10
    bne r0 r28 bge_else.129517
    div10 r22 r21
    slti r28 r22 0
    bne r0 r28 bge_else.129519
    or r23 r22 r0
    j bge_cont.129520
bge_else.129519:
    addi r23 r0 45
    out r23 0
    sub r23 r0 r22
bge_cont.129520:
    sw r21 r29 1312
    sw r22 r29 1316
    slti r28 r23 10
    bne r0 r28 bge_else.129521
    div10 r24 r23
    slti r28 r24 0
    bne r0 r28 bge_else.129523
    or r25 r24 r0
    j bge_cont.129524
bge_else.129523:
    addi r25 r0 45
    out r25 0
    sub r25 r0 r24
bge_cont.129524:
    sw r23 r29 1320
    sw r24 r29 1324
    slti r28 r25 10
    bne r0 r28 bge_else.129525
    div10 r1 r25
    sw r25 r29 1328
    sw r1 r29 1332
    sw r31 r29 1340
    addi r29 r29 1344
    jal print_int.2551
    subi r29 r29 1344
    lw r31 r29 1340
    lw r1 r29 1332
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1328
    sub r1 r2 r1
    out r1 48
    j bge_cont.129526
bge_else.129525:
    out r25 48
bge_cont.129526:
    lw r1 r29 1324
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1320
    sub r1 r2 r1
    out r1 48
    j bge_cont.129522
bge_else.129521:
    out r23 48
bge_cont.129522:
    lw r1 r29 1316
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1312
    sub r1 r2 r1
    out r1 48
    j bge_cont.129518
bge_else.129517:
    out r21 48
bge_cont.129518:
    lw r1 r29 1308
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1304
    sub r1 r2 r1
    out r1 48
    j bge_cont.129514
bge_else.129513:
    out r19 48
bge_cont.129514:
    lw r1 r29 1300
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1296
    sub r1 r2 r1
    out r1 48
    j bge_cont.129510
bge_else.129509:
    out r17 48
bge_cont.129510:
    lw r1 r29 1292
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1288
    sub r1 r2 r1
    out r1 48
    j bge_cont.129506
bge_else.129505:
    out r15 48
bge_cont.129506:
    lw r1 r29 1284
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1280
    sub r1 r2 r1
    out r1 48
    j bge_cont.129502
bge_else.129501:
    out r13 48
bge_cont.129502:
    lw r1 r29 1276
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1272
    sub r1 r2 r1
    out r1 48
    j bge_cont.129498
bge_else.129497:
    out r11 48
bge_cont.129498:
    lw r1 r29 1268
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1264
    sub r1 r2 r1
    out r1 48
    j bge_cont.129494
bge_else.129493:
    out r9 48
bge_cont.129494:
    lw r1 r29 1260
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1256
    sub r1 r2 r1
    out r1 48
    j bge_cont.129490
bge_else.129489:
    out r7 48
bge_cont.129490:
    lw r1 r29 1252
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1248
    sub r1 r2 r1
    out r1 48
    j bge_cont.129486
bge_else.129485:
    out r5 48
bge_cont.129486:
    lw r1 r29 1244
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1240
    sub r1 r2 r1
    out r1 48
    j bge_cont.129482
bge_else.129481:
    out r3 48
bge_cont.129482:
    lw r1 r29 1236
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 1232
    sub r1 r2 r1
    out r1 48
    addi r1 r0 10
    out r1 0
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1336
    mv r1 r2
    sw r31 r29 1340
    addi r29 r29 1344
    jal min_caml_create_float_array
    subi r29 r29 1344
    lw r31 r29 1340
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1340
    mv r1 r3
    sw r31 r29 1348
    addi r29 r29 1352
    jal min_caml_create_array
    subi r29 r29 1352
    lw r31 r29 1348
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1340
    sw r1 r2 0
    lw r1 r29 1336
    sw r31 r29 1348
    addi r29 r29 1352
    jal min_caml_create_array
    subi r29 r29 1352
    lw r31 r29 1348
    lw r2 r29 116
    sw r1 r2 16
    lw r1 r2 16
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1344
    mv r1 r3
    sw r31 r29 1348
    addi r29 r29 1352
    jal min_caml_create_float_array
    subi r29 r29 1352
    lw r31 r29 1348
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1348
    mv r1 r3
    sw r31 r29 1356
    addi r29 r29 1360
    jal min_caml_create_array
    subi r29 r29 1360
    lw r31 r29 1356
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1348
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1356
    addi r29 r29 1360
    jal min_caml_create_float_array
    subi r29 r29 1360
    lw r31 r29 1356
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1352
    mv r1 r3
    sw r31 r29 1356
    addi r29 r29 1360
    jal min_caml_create_array
    subi r29 r29 1360
    lw r31 r29 1356
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1352
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1356
    addi r29 r29 1360
    jal min_caml_create_float_array
    subi r29 r29 1360
    lw r31 r29 1356
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1356
    mv r1 r3
    sw r31 r29 1364
    addi r29 r29 1368
    jal min_caml_create_array
    subi r29 r29 1368
    lw r31 r29 1364
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1356
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1364
    addi r29 r29 1368
    jal min_caml_create_float_array
    subi r29 r29 1368
    lw r31 r29 1364
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1360
    mv r1 r3
    sw r31 r29 1364
    addi r29 r29 1368
    jal min_caml_create_array
    subi r29 r29 1368
    lw r31 r29 1364
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1360
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1364
    addi r29 r29 1368
    jal min_caml_create_float_array
    subi r29 r29 1368
    lw r31 r29 1364
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1364
    mv r1 r3
    sw r31 r29 1372
    addi r29 r29 1376
    jal min_caml_create_array
    subi r29 r29 1376
    lw r31 r29 1372
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1364
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1372
    addi r29 r29 1376
    jal min_caml_create_float_array
    subi r29 r29 1376
    lw r31 r29 1372
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1368
    mv r1 r3
    sw r31 r29 1372
    addi r29 r29 1376
    jal min_caml_create_array
    subi r29 r29 1376
    lw r31 r29 1372
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1368
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1372
    addi r29 r29 1376
    jal min_caml_create_float_array
    subi r29 r29 1376
    lw r31 r29 1372
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1372
    mv r1 r3
    sw r31 r29 1380
    addi r29 r29 1384
    jal min_caml_create_array
    subi r29 r29 1384
    lw r31 r29 1380
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1372
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1380
    addi r29 r29 1384
    jal min_caml_create_float_array
    subi r29 r29 1384
    lw r31 r29 1380
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1376
    mv r1 r3
    sw r31 r29 1380
    addi r29 r29 1384
    jal min_caml_create_array
    subi r29 r29 1384
    lw r31 r29 1380
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1376
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1380
    addi r29 r29 1384
    jal min_caml_create_float_array
    subi r29 r29 1384
    lw r31 r29 1380
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1380
    mv r1 r3
    sw r31 r29 1388
    addi r29 r29 1392
    jal min_caml_create_array
    subi r29 r29 1392
    lw r31 r29 1388
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1380
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1388
    addi r29 r29 1392
    jal min_caml_create_float_array
    subi r29 r29 1392
    lw r31 r29 1388
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1384
    mv r1 r3
    sw r31 r29 1388
    addi r29 r29 1392
    jal min_caml_create_array
    subi r29 r29 1392
    lw r31 r29 1388
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1384
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1388
    addi r29 r29 1392
    jal min_caml_create_float_array
    subi r29 r29 1392
    lw r31 r29 1388
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1388
    mv r1 r3
    sw r31 r29 1396
    addi r29 r29 1400
    jal min_caml_create_array
    subi r29 r29 1400
    lw r31 r29 1396
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1388
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1396
    addi r29 r29 1400
    jal min_caml_create_float_array
    subi r29 r29 1400
    lw r31 r29 1396
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1392
    mv r1 r3
    sw r31 r29 1396
    addi r29 r29 1400
    jal min_caml_create_array
    subi r29 r29 1400
    lw r31 r29 1396
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1392
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1344
    sw r1 r2 428
    addi r1 r0 106
    lw r25 r29 296
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1396
    addi r29 r29 1400
    lw r26 r25 0
    jalr r26
    subi r29 r29 1400
    lw r31 r29 1396
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1396
    mv r1 r2
    sw r31 r29 1404
    addi r29 r29 1408
    jal min_caml_create_float_array
    subi r29 r29 1408
    lw r31 r29 1404
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1400
    mv r1 r3
    sw r31 r29 1404
    addi r29 r29 1408
    jal min_caml_create_array
    subi r29 r29 1408
    lw r31 r29 1404
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1400
    sw r1 r2 0
    lw r1 r29 1396
    sw r31 r29 1404
    addi r29 r29 1408
    jal min_caml_create_array
    subi r29 r29 1408
    lw r31 r29 1404
    lw r2 r29 116
    sw r1 r2 12
    lw r1 r2 12
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1404
    mv r1 r3
    sw r31 r29 1412
    addi r29 r29 1416
    jal min_caml_create_float_array
    subi r29 r29 1416
    lw r31 r29 1412
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1408
    mv r1 r3
    sw r31 r29 1412
    addi r29 r29 1416
    jal min_caml_create_array
    subi r29 r29 1416
    lw r31 r29 1412
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1408
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1412
    addi r29 r29 1416
    jal min_caml_create_float_array
    subi r29 r29 1416
    lw r31 r29 1412
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1412
    mv r1 r3
    sw r31 r29 1420
    addi r29 r29 1424
    jal min_caml_create_array
    subi r29 r29 1424
    lw r31 r29 1420
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1412
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1420
    addi r29 r29 1424
    jal min_caml_create_float_array
    subi r29 r29 1424
    lw r31 r29 1420
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1416
    mv r1 r3
    sw r31 r29 1420
    addi r29 r29 1424
    jal min_caml_create_array
    subi r29 r29 1424
    lw r31 r29 1420
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1416
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1420
    addi r29 r29 1424
    jal min_caml_create_float_array
    subi r29 r29 1424
    lw r31 r29 1420
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1420
    mv r1 r3
    sw r31 r29 1428
    addi r29 r29 1432
    jal min_caml_create_array
    subi r29 r29 1432
    lw r31 r29 1428
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1420
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1428
    addi r29 r29 1432
    jal min_caml_create_float_array
    subi r29 r29 1432
    lw r31 r29 1428
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1424
    mv r1 r3
    sw r31 r29 1428
    addi r29 r29 1432
    jal min_caml_create_array
    subi r29 r29 1432
    lw r31 r29 1428
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1424
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1428
    addi r29 r29 1432
    jal min_caml_create_float_array
    subi r29 r29 1432
    lw r31 r29 1428
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1428
    mv r1 r3
    sw r31 r29 1436
    addi r29 r29 1440
    jal min_caml_create_array
    subi r29 r29 1440
    lw r31 r29 1436
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1428
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1436
    addi r29 r29 1440
    jal min_caml_create_float_array
    subi r29 r29 1440
    lw r31 r29 1436
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1432
    mv r1 r3
    sw r31 r29 1436
    addi r29 r29 1440
    jal min_caml_create_array
    subi r29 r29 1440
    lw r31 r29 1436
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1432
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1436
    addi r29 r29 1440
    jal min_caml_create_float_array
    subi r29 r29 1440
    lw r31 r29 1436
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1436
    mv r1 r3
    sw r31 r29 1444
    addi r29 r29 1448
    jal min_caml_create_array
    subi r29 r29 1448
    lw r31 r29 1444
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1436
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1444
    addi r29 r29 1448
    jal min_caml_create_float_array
    subi r29 r29 1448
    lw r31 r29 1444
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1440
    mv r1 r3
    sw r31 r29 1444
    addi r29 r29 1448
    jal min_caml_create_array
    subi r29 r29 1448
    lw r31 r29 1444
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1440
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1444
    addi r29 r29 1448
    jal min_caml_create_float_array
    subi r29 r29 1448
    lw r31 r29 1444
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1444
    mv r1 r3
    sw r31 r29 1452
    addi r29 r29 1456
    jal min_caml_create_array
    subi r29 r29 1456
    lw r31 r29 1452
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1444
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1452
    addi r29 r29 1456
    jal min_caml_create_float_array
    subi r29 r29 1456
    lw r31 r29 1452
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1448
    mv r1 r3
    sw r31 r29 1452
    addi r29 r29 1456
    jal min_caml_create_array
    subi r29 r29 1456
    lw r31 r29 1452
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1448
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1404
    sw r1 r2 432
    addi r1 r0 107
    lw r25 r29 296
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1452
    addi r29 r29 1456
    lw r26 r25 0
    jalr r26
    subi r29 r29 1456
    lw r31 r29 1452
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1452
    mv r1 r2
    sw r31 r29 1460
    addi r29 r29 1464
    jal min_caml_create_float_array
    subi r29 r29 1464
    lw r31 r29 1460
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1456
    mv r1 r3
    sw r31 r29 1460
    addi r29 r29 1464
    jal min_caml_create_array
    subi r29 r29 1464
    lw r31 r29 1460
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1456
    sw r1 r2 0
    lw r1 r29 1452
    sw r31 r29 1460
    addi r29 r29 1464
    jal min_caml_create_array
    subi r29 r29 1464
    lw r31 r29 1460
    lw r2 r29 116
    sw r1 r2 8
    lw r1 r2 8
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1460
    mv r1 r3
    sw r31 r29 1468
    addi r29 r29 1472
    jal min_caml_create_float_array
    subi r29 r29 1472
    lw r31 r29 1468
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1464
    mv r1 r3
    sw r31 r29 1468
    addi r29 r29 1472
    jal min_caml_create_array
    subi r29 r29 1472
    lw r31 r29 1468
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1464
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1468
    addi r29 r29 1472
    jal min_caml_create_float_array
    subi r29 r29 1472
    lw r31 r29 1468
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1468
    mv r1 r3
    sw r31 r29 1476
    addi r29 r29 1480
    jal min_caml_create_array
    subi r29 r29 1480
    lw r31 r29 1476
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1468
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1476
    addi r29 r29 1480
    jal min_caml_create_float_array
    subi r29 r29 1480
    lw r31 r29 1476
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1472
    mv r1 r3
    sw r31 r29 1476
    addi r29 r29 1480
    jal min_caml_create_array
    subi r29 r29 1480
    lw r31 r29 1476
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1472
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1476
    addi r29 r29 1480
    jal min_caml_create_float_array
    subi r29 r29 1480
    lw r31 r29 1476
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1476
    mv r1 r3
    sw r31 r29 1484
    addi r29 r29 1488
    jal min_caml_create_array
    subi r29 r29 1488
    lw r31 r29 1484
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1476
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1484
    addi r29 r29 1488
    jal min_caml_create_float_array
    subi r29 r29 1488
    lw r31 r29 1484
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1480
    mv r1 r3
    sw r31 r29 1484
    addi r29 r29 1488
    jal min_caml_create_array
    subi r29 r29 1488
    lw r31 r29 1484
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1480
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1484
    addi r29 r29 1488
    jal min_caml_create_float_array
    subi r29 r29 1488
    lw r31 r29 1484
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1484
    mv r1 r3
    sw r31 r29 1492
    addi r29 r29 1496
    jal min_caml_create_array
    subi r29 r29 1496
    lw r31 r29 1492
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1484
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1492
    addi r29 r29 1496
    jal min_caml_create_float_array
    subi r29 r29 1496
    lw r31 r29 1492
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1488
    mv r1 r3
    sw r31 r29 1492
    addi r29 r29 1496
    jal min_caml_create_array
    subi r29 r29 1496
    lw r31 r29 1492
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1488
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1492
    addi r29 r29 1496
    jal min_caml_create_float_array
    subi r29 r29 1496
    lw r31 r29 1492
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1492
    mv r1 r3
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1492
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_float_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1496
    mv r1 r3
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1496
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1500
    addi r29 r29 1504
    jal min_caml_create_float_array
    subi r29 r29 1504
    lw r31 r29 1500
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1500
    mv r1 r3
    sw r31 r29 1508
    addi r29 r29 1512
    jal min_caml_create_array
    subi r29 r29 1512
    lw r31 r29 1508
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1500
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1460
    sw r1 r2 436
    addi r1 r0 108
    lw r25 r29 296
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1508
    addi r29 r29 1512
    lw r26 r25 0
    jalr r26
    subi r29 r29 1512
    lw r31 r29 1508
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1504
    mv r1 r2
    sw r31 r29 1508
    addi r29 r29 1512
    jal min_caml_create_float_array
    subi r29 r29 1512
    lw r31 r29 1508
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1508
    mv r1 r3
    sw r31 r29 1516
    addi r29 r29 1520
    jal min_caml_create_array
    subi r29 r29 1520
    lw r31 r29 1516
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1508
    sw r1 r2 0
    lw r1 r29 1504
    sw r31 r29 1516
    addi r29 r29 1520
    jal min_caml_create_array
    subi r29 r29 1520
    lw r31 r29 1516
    lw r2 r29 116
    sw r1 r2 4
    lw r1 r2 4
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1512
    mv r1 r3
    sw r31 r29 1516
    addi r29 r29 1520
    jal min_caml_create_float_array
    subi r29 r29 1520
    lw r31 r29 1516
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1516
    mv r1 r3
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1516
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_float_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1520
    mv r1 r3
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1520
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1524
    addi r29 r29 1528
    jal min_caml_create_float_array
    subi r29 r29 1528
    lw r31 r29 1524
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1524
    mv r1 r3
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1524
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_float_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1528
    mv r1 r3
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1528
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1532
    addi r29 r29 1536
    jal min_caml_create_float_array
    subi r29 r29 1536
    lw r31 r29 1532
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1532
    mv r1 r3
    sw r31 r29 1540
    addi r29 r29 1544
    jal min_caml_create_array
    subi r29 r29 1544
    lw r31 r29 1540
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1532
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1540
    addi r29 r29 1544
    jal min_caml_create_float_array
    subi r29 r29 1544
    lw r31 r29 1540
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1536
    mv r1 r3
    sw r31 r29 1540
    addi r29 r29 1544
    jal min_caml_create_array
    subi r29 r29 1544
    lw r31 r29 1540
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1536
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1540
    addi r29 r29 1544
    jal min_caml_create_float_array
    subi r29 r29 1544
    lw r31 r29 1540
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1540
    mv r1 r3
    sw r31 r29 1548
    addi r29 r29 1552
    jal min_caml_create_array
    subi r29 r29 1552
    lw r31 r29 1548
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1540
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1548
    addi r29 r29 1552
    jal min_caml_create_float_array
    subi r29 r29 1552
    lw r31 r29 1548
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1544
    mv r1 r3
    sw r31 r29 1548
    addi r29 r29 1552
    jal min_caml_create_array
    subi r29 r29 1552
    lw r31 r29 1548
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1544
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1548
    addi r29 r29 1552
    jal min_caml_create_float_array
    subi r29 r29 1552
    lw r31 r29 1548
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1548
    mv r1 r3
    sw r31 r29 1556
    addi r29 r29 1560
    jal min_caml_create_array
    subi r29 r29 1560
    lw r31 r29 1556
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1548
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1512
    sw r1 r2 440
    addi r1 r0 109
    lw r25 r29 296
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1556
    addi r29 r29 1560
    lw r26 r25 0
    jalr r26
    subi r29 r29 1560
    lw r31 r29 1556
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1552
    mv r1 r2
    sw r31 r29 1556
    addi r29 r29 1560
    jal min_caml_create_float_array
    subi r29 r29 1560
    lw r31 r29 1556
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1556
    mv r1 r3
    sw r31 r29 1564
    addi r29 r29 1568
    jal min_caml_create_array
    subi r29 r29 1568
    lw r31 r29 1564
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1556
    sw r1 r2 0
    lw r1 r29 1552
    sw r31 r29 1564
    addi r29 r29 1568
    jal min_caml_create_array
    subi r29 r29 1568
    lw r31 r29 1564
    lw r2 r29 116
    sw r1 r2 0
    lw r1 r2 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 1560
    mv r1 r3
    sw r31 r29 1564
    addi r29 r29 1568
    jal min_caml_create_float_array
    subi r29 r29 1568
    lw r31 r29 1564
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1564
    mv r1 r3
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1564
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_float_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1568
    mv r1 r3
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1568
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1572
    addi r29 r29 1576
    jal min_caml_create_float_array
    subi r29 r29 1576
    lw r31 r29 1572
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1572
    mv r1 r3
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1572
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_float_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1576
    mv r1 r3
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1576
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1580
    addi r29 r29 1584
    jal min_caml_create_float_array
    subi r29 r29 1584
    lw r31 r29 1580
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1580
    mv r1 r3
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1580
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_float_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1584
    mv r1 r3
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1584
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1588
    addi r29 r29 1592
    jal min_caml_create_float_array
    subi r29 r29 1592
    lw r31 r29 1588
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1588
    mv r1 r3
    sw r31 r29 1596
    addi r29 r29 1600
    jal min_caml_create_array
    subi r29 r29 1600
    lw r31 r29 1596
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1588
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 1596
    addi r29 r29 1600
    jal min_caml_create_float_array
    subi r29 r29 1600
    lw r31 r29 1596
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 1592
    mv r1 r3
    sw r31 r29 1596
    addi r29 r29 1600
    jal min_caml_create_array
    subi r29 r29 1600
    lw r31 r29 1596
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1592
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 1560
    sw r1 r2 444
    addi r1 r0 110
    lw r25 r29 296
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1596
    addi r29 r29 1600
    lw r26 r25 0
    jalr r26
    subi r29 r29 1600
    lw r31 r29 1596
    addi r1 r0 -1
    lw r25 r29 292
    sw r31 r29 1596
    addi r29 r29 1600
    lw r26 r25 0
    jalr r26
    subi r29 r29 1600
    lw r31 r29 1596
    addi r1 r0 9
    addi r2 r0 0
    addi r3 r0 0
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f0 f0 f1
    addi r1 r0 4
    lw r25 r29 288
    sw r31 r29 1596
    addi r29 r29 1600
    lw r26 r25 0
    jalr r26
    subi r29 r29 1600
    lw r31 r29 1596
    addi r1 r0 8
    addi r2 r0 2
    addi r3 r0 4
    lw r25 r29 284
    sw r31 r29 1596
    addi r29 r29 1600
    lw r26 r25 0
    jalr r26
    subi r29 r29 1600
    lw r31 r29 1596
    lw r1 r29 116
    lw r2 r1 16
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 152
    sw r2 r29 1596
    mv r2 r5
    mv r1 r3
    sw r31 r29 1604
    addi r29 r29 1608
    lw r26 r25 0
    jalr r26
    subi r29 r29 1608
    lw r31 r29 1604
    lw r1 r29 1596
    lw r2 r1 472
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.129527
    sll r5 r4 2
    lw r6 r29 4
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 1600
    addi r28 r0 1
    bne r9 r28 beq_else.129529
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 1604
    sw r4 r29 1608
    sw r5 r29 1612
    sw r8 r29 1616
    mv r1 r9
    sw r31 r29 1620
    addi r29 r29 1624
    jal min_caml_create_float_array
    subi r29 r29 1624
    lw r31 r29 1620
    lw r2 r29 1616
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.129531
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.129532
float_eq0.129531:
    lw r3 r29 1612
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129533
    addi r5 r0 1
    j float_ble_cont.129534
float_ble_else.129533:
    addi r5 r0 0
float_ble_cont.129534:
    addi r28 r0 0
    bne r4 r28 beq_else.129535
    or r4 r5 r0
    j beq_cont.129536
beq_else.129535:
    addi r28 r0 0
    bne r5 r28 beq_else.129537
    addi r4 r0 1
    j beq_cont.129538
beq_else.129537:
    addi r4 r0 0
beq_cont.129538:
beq_cont.129536:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.129539
    fneg f0 f0
    j beq_cont.129540
beq_else.129539:
beq_cont.129540:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.129541
    j float_eq0_cont.129542
float_eq0.129541:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129542:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.129532:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.129543
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.129544
float_eq0.129543:
    lw r3 r29 1612
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129545
    addi r5 r0 1
    j float_ble_cont.129546
float_ble_else.129545:
    addi r5 r0 0
float_ble_cont.129546:
    addi r28 r0 0
    bne r4 r28 beq_else.129547
    or r4 r5 r0
    j beq_cont.129548
beq_else.129547:
    addi r28 r0 0
    bne r5 r28 beq_else.129549
    addi r4 r0 1
    j beq_cont.129550
beq_else.129549:
    addi r4 r0 0
beq_cont.129550:
beq_cont.129548:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.129551
    fneg f0 f0
    j beq_cont.129552
beq_else.129551:
beq_cont.129552:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.129553
    j float_eq0_cont.129554
float_eq0.129553:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129554:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.129544:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.129555
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.129556
float_eq0.129555:
    lw r3 r29 1612
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129557
    addi r5 r0 1
    j float_ble_cont.129558
float_ble_else.129557:
    addi r5 r0 0
float_ble_cont.129558:
    addi r28 r0 0
    bne r4 r28 beq_else.129559
    or r4 r5 r0
    j beq_cont.129560
beq_else.129559:
    addi r28 r0 0
    bne r5 r28 beq_else.129561
    addi r4 r0 1
    j beq_cont.129562
beq_else.129561:
    addi r4 r0 0
beq_cont.129562:
beq_cont.129560:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.129563
    fneg f0 f0
    j beq_cont.129564
beq_else.129563:
beq_cont.129564:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.129565
    j float_eq0_cont.129566
float_eq0.129565:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129566:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.129556:
    lw r2 r29 1608
    sll r3 r2 2
    lw r4 r29 1604
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.129530
beq_else.129529:
    addi r28 r0 2
    bne r9 r28 beq_else.129567
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 1604
    sw r4 r29 1608
    sw r5 r29 1612
    sw r8 r29 1616
    mv r1 r9
    sw r31 r29 1620
    addi r29 r29 1624
    jal min_caml_create_float_array
    subi r29 r29 1624
    lw r31 r29 1620
    lw r2 r29 1616
    lwcZ f0 r2 0
    lw r3 r29 1612
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.129569
    addi r2 r0 1
    j float_ble_cont.129570
float_ble_else.129569:
    addi r2 r0 0
float_ble_cont.129570:
    addi r28 r0 0
    bne r2 r28 beq_else.129571
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.129572
beq_else.129571:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.129573
    fmv f2 f0
    j float_eq0_cont.129574
float_eq0.129573:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129574:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.129575
    fmv f2 f0
    j float_eq0_cont.129576
float_eq0.129575:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129576:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.129577
    fmv f2 f0
    j float_eq0_cont.129578
float_eq0.129577:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129578:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.129579
    j float_eq0_cont.129580
float_eq0.129579:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129580:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.129572:
    lw r2 r29 1608
    sll r3 r2 2
    lw r4 r29 1604
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.129568
beq_else.129567:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 1604
    sw r4 r29 1608
    sw r5 r29 1612
    sw r8 r29 1616
    mv r1 r9
    sw r31 r29 1620
    addi r29 r29 1624
    jal min_caml_create_float_array
    subi r29 r29 1624
    lw r31 r29 1620
    lw r2 r29 1616
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 1612
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.129581
    fmv f0 f3
    j beq_cont.129582
beq_else.129581:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.129582:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.129583
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.129584
beq_else.129583:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.129584:
    fcz f0
    bc1f float_eq0.129585
    j float_eq0_cont.129586
float_eq0.129585:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.129587
    j float_eq0_cont.129588
float_eq0.129587:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129588:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.129586:
    lw r2 r29 1608
    sll r3 r2 2
    lw r4 r29 1604
    add r27 r4 r3
    sw r1 r27 0
beq_cont.129568:
beq_cont.129530:
    subi r2 r2 1
    lw r1 r29 1600
    lw r25 r29 152
    sw r31 r29 1620
    addi r29 r29 1624
    lw r26 r25 0
    jalr r26
    subi r29 r29 1624
    lw r31 r29 1620
    j bge_cont.129528
bge_else.129527:
bge_cont.129528:
    lw r1 r29 1596
    lw r2 r1 468
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 1620
    addi r29 r29 1624
    lw r26 r25 0
    jalr r26
    subi r29 r29 1624
    lw r31 r29 1620
    lw r1 r29 1596
    lw r2 r1 464
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 1620
    addi r29 r29 1624
    lw r26 r25 0
    jalr r26
    subi r29 r29 1624
    lw r31 r29 1620
    addi r2 r0 115
    lw r1 r29 1596
    lw r25 r29 280
    sw r31 r29 1620
    addi r29 r29 1624
    lw r26 r25 0
    jalr r26
    subi r29 r29 1624
    lw r31 r29 1620
    lw r1 r29 116
    lw r2 r1 12
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    sw r2 r29 1620
    slti r28 r5 0
    bne r0 r28 bge_else.129589
    sll r6 r5 2
    lw r7 r29 4
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r3 4
    lw r9 r3 0
    lw r10 r6 4
    sw r3 r29 1624
    addi r28 r0 1
    bne r10 r28 beq_else.129591
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 1628
    sw r5 r29 1632
    sw r6 r29 1636
    sw r9 r29 1640
    mv r1 r10
    sw r31 r29 1644
    addi r29 r29 1648
    jal min_caml_create_float_array
    subi r29 r29 1648
    lw r31 r29 1644
    lw r2 r29 1640
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.129593
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.129594
float_eq0.129593:
    lw r3 r29 1636
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129595
    addi r5 r0 1
    j float_ble_cont.129596
float_ble_else.129595:
    addi r5 r0 0
float_ble_cont.129596:
    addi r28 r0 0
    bne r4 r28 beq_else.129597
    or r4 r5 r0
    j beq_cont.129598
beq_else.129597:
    addi r28 r0 0
    bne r5 r28 beq_else.129599
    addi r4 r0 1
    j beq_cont.129600
beq_else.129599:
    addi r4 r0 0
beq_cont.129600:
beq_cont.129598:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.129601
    fneg f0 f0
    j beq_cont.129602
beq_else.129601:
beq_cont.129602:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.129603
    j float_eq0_cont.129604
float_eq0.129603:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129604:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.129594:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.129605
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.129606
float_eq0.129605:
    lw r3 r29 1636
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129607
    addi r5 r0 1
    j float_ble_cont.129608
float_ble_else.129607:
    addi r5 r0 0
float_ble_cont.129608:
    addi r28 r0 0
    bne r4 r28 beq_else.129609
    or r4 r5 r0
    j beq_cont.129610
beq_else.129609:
    addi r28 r0 0
    bne r5 r28 beq_else.129611
    addi r4 r0 1
    j beq_cont.129612
beq_else.129611:
    addi r4 r0 0
beq_cont.129612:
beq_cont.129610:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.129613
    fneg f0 f0
    j beq_cont.129614
beq_else.129613:
beq_cont.129614:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.129615
    j float_eq0_cont.129616
float_eq0.129615:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129616:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.129606:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.129617
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.129618
float_eq0.129617:
    lw r3 r29 1636
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129619
    addi r5 r0 1
    j float_ble_cont.129620
float_ble_else.129619:
    addi r5 r0 0
float_ble_cont.129620:
    addi r28 r0 0
    bne r4 r28 beq_else.129621
    or r4 r5 r0
    j beq_cont.129622
beq_else.129621:
    addi r28 r0 0
    bne r5 r28 beq_else.129623
    addi r4 r0 1
    j beq_cont.129624
beq_else.129623:
    addi r4 r0 0
beq_cont.129624:
beq_cont.129622:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.129625
    fneg f0 f0
    j beq_cont.129626
beq_else.129625:
beq_cont.129626:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.129627
    j float_eq0_cont.129628
float_eq0.129627:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129628:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.129618:
    lw r2 r29 1632
    sll r3 r2 2
    lw r4 r29 1628
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.129592
beq_else.129591:
    addi r28 r0 2
    bne r10 r28 beq_else.129629
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 1628
    sw r5 r29 1632
    sw r6 r29 1636
    sw r9 r29 1640
    mv r1 r10
    sw r31 r29 1644
    addi r29 r29 1648
    jal min_caml_create_float_array
    subi r29 r29 1648
    lw r31 r29 1644
    lw r2 r29 1640
    lwcZ f0 r2 0
    lw r3 r29 1636
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.129631
    addi r2 r0 1
    j float_ble_cont.129632
float_ble_else.129631:
    addi r2 r0 0
float_ble_cont.129632:
    addi r28 r0 0
    bne r2 r28 beq_else.129633
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.129634
beq_else.129633:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.129635
    fmv f2 f0
    j float_eq0_cont.129636
float_eq0.129635:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129636:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.129637
    fmv f2 f0
    j float_eq0_cont.129638
float_eq0.129637:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129638:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.129639
    fmv f2 f0
    j float_eq0_cont.129640
float_eq0.129639:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129640:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.129641
    j float_eq0_cont.129642
float_eq0.129641:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129642:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.129634:
    lw r2 r29 1632
    sll r3 r2 2
    lw r4 r29 1628
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.129630
beq_else.129629:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 1628
    sw r5 r29 1632
    sw r6 r29 1636
    sw r9 r29 1640
    mv r1 r10
    sw r31 r29 1644
    addi r29 r29 1648
    jal min_caml_create_float_array
    subi r29 r29 1648
    lw r31 r29 1644
    lw r2 r29 1640
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 1636
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.129643
    fmv f0 f3
    j beq_cont.129644
beq_else.129643:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.129644:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.129645
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.129646
beq_else.129645:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.129646:
    fcz f0
    bc1f float_eq0.129647
    j float_eq0_cont.129648
float_eq0.129647:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.129649
    j float_eq0_cont.129650
float_eq0.129649:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129650:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.129648:
    lw r2 r29 1632
    sll r3 r2 2
    lw r4 r29 1628
    add r27 r4 r3
    sw r1 r27 0
beq_cont.129630:
beq_cont.129592:
    subi r2 r2 1
    lw r1 r29 1624
    lw r25 r29 152
    sw r31 r29 1644
    addi r29 r29 1648
    lw r26 r25 0
    jalr r26
    subi r29 r29 1648
    lw r31 r29 1644
    j bge_cont.129590
bge_else.129589:
bge_cont.129590:
    lw r1 r29 1620
    lw r2 r1 472
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 1644
    addi r29 r29 1648
    lw r26 r25 0
    jalr r26
    subi r29 r29 1648
    lw r31 r29 1644
    lw r1 r29 1620
    lw r2 r1 468
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 1644
    addi r29 r29 1648
    lw r26 r25 0
    jalr r26
    subi r29 r29 1648
    lw r31 r29 1644
    addi r2 r0 116
    lw r1 r29 1620
    lw r25 r29 280
    sw r31 r29 1644
    addi r29 r29 1648
    lw r26 r25 0
    jalr r26
    subi r29 r29 1648
    lw r31 r29 1644
    lw r1 r29 116
    lw r2 r1 8
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 152
    sw r2 r29 1644
    mv r2 r5
    mv r1 r3
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    lw r1 r29 1644
    lw r2 r1 472
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    addi r2 r0 117
    lw r1 r29 1644
    lw r25 r29 280
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    lw r1 r29 116
    lw r2 r1 4
    lw r3 r2 476
    lw r25 r29 156
    sw r2 r29 1648
    mv r1 r3
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    addi r2 r0 118
    lw r1 r29 1648
    lw r25 r29 280
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    lw r1 r29 116
    lw r1 r1 0
    addi r2 r0 119
    lw r25 r29 280
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    addi r1 r0 -1
    lw r25 r29 276
    sw r31 r29 1652
    addi r29 r29 1656
    lw r26 r25 0
    jalr r26
    subi r29 r29 1656
    lw r31 r29 1652
    lw r1 r29 16
    lwcZ f0 r1 0
    lw r2 r29 124
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.129651
    sll r5 r4 2
    lw r6 r29 4
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.129653
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r4 r29 1652
    sw r5 r29 1656
    mv r1 r7
    sw r31 r29 1660
    addi r29 r29 1664
    jal min_caml_create_float_array
    subi r29 r29 1664
    lw r31 r29 1660
    lw r2 r29 124
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.129655
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.129656
float_eq0.129655:
    lw r3 r29 1656
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129657
    addi r5 r0 1
    j float_ble_cont.129658
float_ble_else.129657:
    addi r5 r0 0
float_ble_cont.129658:
    addi r28 r0 0
    bne r4 r28 beq_else.129659
    or r4 r5 r0
    j beq_cont.129660
beq_else.129659:
    addi r28 r0 0
    bne r5 r28 beq_else.129661
    addi r4 r0 1
    j beq_cont.129662
beq_else.129661:
    addi r4 r0 0
beq_cont.129662:
beq_cont.129660:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.129663
    fneg f0 f0
    j beq_cont.129664
beq_else.129663:
beq_cont.129664:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.129665
    j float_eq0_cont.129666
float_eq0.129665:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129666:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.129656:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.129667
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.129668
float_eq0.129667:
    lw r3 r29 1656
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129669
    addi r5 r0 1
    j float_ble_cont.129670
float_ble_else.129669:
    addi r5 r0 0
float_ble_cont.129670:
    addi r28 r0 0
    bne r4 r28 beq_else.129671
    or r4 r5 r0
    j beq_cont.129672
beq_else.129671:
    addi r28 r0 0
    bne r5 r28 beq_else.129673
    addi r4 r0 1
    j beq_cont.129674
beq_else.129673:
    addi r4 r0 0
beq_cont.129674:
beq_cont.129672:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.129675
    fneg f0 f0
    j beq_cont.129676
beq_else.129675:
beq_cont.129676:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.129677
    j float_eq0_cont.129678
float_eq0.129677:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129678:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.129668:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.129679
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.129680
float_eq0.129679:
    lw r3 r29 1656
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129681
    addi r5 r0 1
    j float_ble_cont.129682
float_ble_else.129681:
    addi r5 r0 0
float_ble_cont.129682:
    addi r28 r0 0
    bne r4 r28 beq_else.129683
    or r4 r5 r0
    j beq_cont.129684
beq_else.129683:
    addi r28 r0 0
    bne r5 r28 beq_else.129685
    addi r4 r0 1
    j beq_cont.129686
beq_else.129685:
    addi r4 r0 0
beq_cont.129686:
beq_cont.129684:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.129687
    fneg f0 f0
    j beq_cont.129688
beq_else.129687:
beq_cont.129688:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.129689
    j float_eq0_cont.129690
float_eq0.129689:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129690:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.129680:
    lw r2 r29 1652
    sll r3 r2 2
    lw r4 r29 128
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.129654
beq_else.129653:
    addi r28 r0 2
    bne r7 r28 beq_else.129691
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 1652
    sw r5 r29 1656
    mv r1 r7
    sw r31 r29 1660
    addi r29 r29 1664
    jal min_caml_create_float_array
    subi r29 r29 1664
    lw r31 r29 1660
    lw r2 r29 124
    lwcZ f0 r2 0
    lw r3 r29 1656
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.129693
    addi r2 r0 1
    j float_ble_cont.129694
float_ble_else.129693:
    addi r2 r0 0
float_ble_cont.129694:
    addi r28 r0 0
    bne r2 r28 beq_else.129695
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.129696
beq_else.129695:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.129697
    fmv f2 f0
    j float_eq0_cont.129698
float_eq0.129697:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129698:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.129699
    fmv f2 f0
    j float_eq0_cont.129700
float_eq0.129699:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129700:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.129701
    fmv f2 f0
    j float_eq0_cont.129702
float_eq0.129701:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.129702:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.129703
    j float_eq0_cont.129704
float_eq0.129703:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129704:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.129696:
    lw r2 r29 1652
    sll r3 r2 2
    lw r4 r29 128
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.129692
beq_else.129691:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r4 r29 1652
    sw r5 r29 1656
    mv r1 r7
    sw r31 r29 1660
    addi r29 r29 1664
    jal min_caml_create_float_array
    subi r29 r29 1664
    lw r31 r29 1660
    lw r2 r29 124
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 1656
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.129705
    fmv f0 f3
    j beq_cont.129706
beq_else.129705:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.129706:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.129707
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.129708
beq_else.129707:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.129708:
    fcz f0
    bc1f float_eq0.129709
    j float_eq0_cont.129710
float_eq0.129709:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.129711
    j float_eq0_cont.129712
float_eq0.129711:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129712:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.129710:
    lw r2 r29 1652
    sll r3 r2 2
    lw r4 r29 128
    add r27 r4 r3
    sw r1 r27 0
beq_cont.129692:
beq_cont.129654:
    subi r2 r2 1
    lw r1 r29 132
    lw r25 r29 152
    sw r31 r29 1660
    addi r29 r29 1664
    lw r26 r25 0
    jalr r26
    subi r29 r29 1664
    lw r31 r29 1660
    j bge_cont.129652
bge_else.129651:
bge_cont.129652:
    lw r1 r29 0
    lw r2 r1 0
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.129713
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    lw r3 r27 0
    lw r4 r3 8
    addi r28 r0 2
    bne r4 r28 beq_else.129715
    lw r4 r3 28
    lwcZ f0 r4 0
    flui f1 16256
    # 1.000000
    fclt f0 f1
    bc1f float_ble_else.129717
    lw r4 r3 4
    addi r5 r0 1
    bne r4 r5 beq_else.129719
    sll r2 r2 2
    addi r4 r0 0
    sll r4 r4 2
    lw r5 r29 164
    add r27 r5 r4
    lw r4 r27 0
    flui f0 16256
    # 1.000000
    lw r3 r3 28
    addi r6 r0 0
    sll r6 r6 2
    add r27 r3 r6
    lwcZ f1 r27 0
    fsub f0 f0 f1
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 16
    add r27 r6 r3
    lwcZ f1 r27 0
    fneg f1 f1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f2 r27 0
    fneg f2 f2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f3 r27 0
    fneg f3 f3
    addi r3 r0 1
    add r3 r2 r3
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    addi r7 r0 3
    flui f5 0
    # 0.000000
    swcZ f1 r29 1660
    sw r2 r29 1664
    sw r4 r29 1668
    sw r3 r29 1672
    swcZ f0 r29 1676
    swcZ f3 r29 1680
    swcZ f2 r29 1684
    swcZ f4 r29 1688
    mv r1 r7
    fmv  f0 f5
    sw r31 r29 1692
    addi r29 r29 1696
    jal min_caml_create_float_array
    subi r29 r29 1696
    lw r31 r29 1692
    or r2 r0 r1
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    sw r2 r29 1692
    sw r31 r29 1700
    addi r29 r29 1704
    jal min_caml_create_array
    subi r29 r29 1704
    lw r31 r29 1700
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1692
    sw r1 r2 0
    addi r3 r0 0
    sll r3 r3 2
    lwcZ f0 r29 1688
    add r27 r1 r3
    swcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    lwcZ f0 r29 1684
    add r27 r1 r3
    swcZ f0 r27 0
    addi r3 r0 2
    sll r3 r3 2
    lwcZ f1 r29 1680
    add r27 r1 r3
    swcZ f1 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 1
    sub r1 r1 r4
    lw r25 r29 152
    sw r2 r29 1696
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1700
    addi r29 r29 1704
    lw r26 r25 0
    jalr r26
    subi r29 r29 1704
    lw r31 r29 1700
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1676
    swcZ f0 r1 8
    lw r2 r29 1696
    sw r2 r1 4
    lw r2 r29 1672
    sw r2 r1 0
    lw r2 r29 1668
    sll r3 r2 2
    lw r4 r29 140
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r0 1
    add r1 r2 r1
    addi r3 r0 2
    lw r5 r29 1664
    add r3 r5 r3
    addi r6 r0 1
    sll r6 r6 2
    lw r7 r29 16
    add r27 r7 r6
    lwcZ f1 r27 0
    addi r6 r0 3
    flui f2 0
    # 0.000000
    sw r1 r29 1700
    sw r3 r29 1704
    swcZ f1 r29 1708
    mv r1 r6
    fmv  f0 f2
    sw r31 r29 1716
    addi r29 r29 1720
    jal min_caml_create_float_array
    subi r29 r29 1720
    lw r31 r29 1716
    or r2 r0 r1
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    sw r2 r29 1712
    sw r31 r29 1716
    addi r29 r29 1720
    jal min_caml_create_array
    subi r29 r29 1720
    lw r31 r29 1716
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1712
    sw r1 r2 0
    addi r3 r0 0
    sll r3 r3 2
    lwcZ f0 r29 1660
    add r27 r1 r3
    swcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    lwcZ f1 r29 1708
    add r27 r1 r3
    swcZ f1 r27 0
    addi r3 r0 2
    sll r3 r3 2
    lwcZ f1 r29 1680
    add r27 r1 r3
    swcZ f1 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 1
    sub r1 r1 r4
    lw r25 r29 152
    sw r2 r29 1716
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1724
    addi r29 r29 1728
    lw r26 r25 0
    jalr r26
    subi r29 r29 1728
    lw r31 r29 1724
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1676
    swcZ f0 r1 8
    lw r2 r29 1716
    sw r2 r1 4
    lw r2 r29 1704
    sw r2 r1 0
    lw r2 r29 1700
    sll r2 r2 2
    lw r3 r29 140
    add r27 r3 r2
    sw r1 r27 0
    addi r1 r0 2
    lw r2 r29 1668
    add r1 r2 r1
    addi r4 r0 3
    lw r5 r29 1664
    add r4 r5 r4
    addi r5 r0 2
    sll r5 r5 2
    lw r6 r29 16
    add r27 r6 r5
    lwcZ f1 r27 0
    addi r5 r0 3
    flui f2 0
    # 0.000000
    sw r1 r29 1720
    sw r4 r29 1724
    swcZ f1 r29 1728
    mv r1 r5
    fmv  f0 f2
    sw r31 r29 1732
    addi r29 r29 1736
    jal min_caml_create_float_array
    subi r29 r29 1736
    lw r31 r29 1732
    or r2 r0 r1
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    sw r2 r29 1732
    sw r31 r29 1740
    addi r29 r29 1744
    jal min_caml_create_array
    subi r29 r29 1744
    lw r31 r29 1740
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1732
    sw r1 r2 0
    addi r3 r0 0
    sll r3 r3 2
    lwcZ f0 r29 1660
    add r27 r1 r3
    swcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    lwcZ f0 r29 1684
    add r27 r1 r3
    swcZ f0 r27 0
    addi r3 r0 2
    sll r3 r3 2
    lwcZ f0 r29 1728
    add r27 r1 r3
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    addi r3 r0 1
    sub r1 r1 r3
    lw r25 r29 152
    sw r2 r29 1736
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1740
    addi r29 r29 1744
    lw r26 r25 0
    jalr r26
    subi r29 r29 1744
    lw r31 r29 1740
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1676
    swcZ f0 r1 8
    lw r2 r29 1736
    sw r2 r1 4
    lw r2 r29 1724
    sw r2 r1 0
    lw r2 r29 1720
    sll r2 r2 2
    lw r3 r29 140
    add r27 r3 r2
    sw r1 r27 0
    addi r1 r0 0
    addi r2 r0 3
    lw r3 r29 1668
    add r2 r3 r2
    sll r1 r1 2
    lw r3 r29 164
    add r27 r3 r1
    sw r2 r27 0
    j beq_cont.129720
beq_else.129719:
    addi r5 r0 2
    bne r4 r5 beq_else.129721
    sll r2 r2 2
    addi r4 r0 1
    add r2 r2 r4
    addi r4 r0 0
    sll r4 r4 2
    lw r5 r29 164
    add r27 r5 r4
    lw r4 r27 0
    flui f0 16256
    # 1.000000
    lw r6 r3 28
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f1 r27 0
    fsub f0 f0 f1
    lw r6 r3 16
    addi r7 r0 0
    sll r7 r7 2
    lw r8 r29 16
    add r27 r8 r7
    lwcZ f1 r27 0
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f2 r27 0
    fmul f1 f1 f2
    addi r7 r0 1
    sll r7 r7 2
    add r27 r8 r7
    lwcZ f2 r27 0
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f3 r27 0
    fmul f2 f2 f3
    fadd f1 f1 f2
    addi r7 r0 2
    sll r7 r7 2
    add r27 r8 r7
    lwcZ f2 r27 0
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f3 r27 0
    fmul f2 f2 f3
    fadd f1 f1 f2
    flui f2 16384
    # 2.000000
    lw r6 r3 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f3 r27 0
    fmul f2 f2 f3
    fmul f2 f2 f1
    addi r6 r0 0
    sll r6 r6 2
    add r27 r8 r6
    lwcZ f3 r27 0
    fsub f2 f2 f3
    flui f3 16384
    # 2.000000
    lw r6 r3 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fmul f3 f3 f4
    fmul f3 f3 f1
    addi r6 r0 1
    sll r6 r6 2
    add r27 r8 r6
    lwcZ f4 r27 0
    fsub f3 f3 f4
    flui f4 16384
    # 2.000000
    lw r3 r3 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r3 r6
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fmul f1 f4 f1
    addi r3 r0 2
    sll r3 r3 2
    add r27 r8 r3
    lwcZ f4 r27 0
    fsub f1 f1 f4
    addi r3 r0 3
    flui f4 0
    # 0.000000
    sw r4 r29 1740
    sw r2 r29 1744
    swcZ f0 r29 1748
    swcZ f1 r29 1752
    swcZ f3 r29 1756
    swcZ f2 r29 1760
    mv r1 r3
    fmv  f0 f4
    sw r31 r29 1764
    addi r29 r29 1768
    jal min_caml_create_float_array
    subi r29 r29 1768
    lw r31 r29 1764
    or r2 r0 r1
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    sw r2 r29 1764
    sw r31 r29 1772
    addi r29 r29 1776
    jal min_caml_create_array
    subi r29 r29 1776
    lw r31 r29 1772
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 1764
    sw r1 r2 0
    addi r3 r0 0
    sll r3 r3 2
    lwcZ f0 r29 1760
    add r27 r1 r3
    swcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    lwcZ f0 r29 1756
    add r27 r1 r3
    swcZ f0 r27 0
    addi r3 r0 2
    sll r3 r3 2
    lwcZ f0 r29 1752
    add r27 r1 r3
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 0
    add r27 r3 r1
    lw r1 r27 0
    addi r3 r0 1
    sub r1 r1 r3
    lw r25 r29 152
    sw r2 r29 1768
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 1772
    addi r29 r29 1776
    lw r26 r25 0
    jalr r26
    subi r29 r29 1776
    lw r31 r29 1772
    or r1 r30 r0
    addi r30 r30 16
    lwcZ f0 r29 1748
    swcZ f0 r1 8
    lw r2 r29 1768
    sw r2 r1 4
    lw r2 r29 1744
    sw r2 r1 0
    lw r2 r29 1740
    sll r3 r2 2
    lw r4 r29 140
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r0 0
    addi r3 r0 1
    add r2 r2 r3
    sll r1 r1 2
    lw r3 r29 164
    add r27 r3 r1
    sw r2 r27 0
    j beq_cont.129722
beq_else.129721:
beq_cont.129722:
beq_cont.129720:
    j float_ble_cont.129718
float_ble_else.129717:
float_ble_cont.129718:
    j beq_cont.129716
beq_else.129715:
beq_cont.129716:
    j bge_cont.129714
bge_else.129713:
bge_cont.129714:
    addi r1 r0 0
    addi r2 r0 0
    lw r3 r29 84
    lwcZ f0 r3 0
    lw r4 r29 80
    lw r5 r4 4
    sub r1 r1 r5
    itof f1 r1
    fmul f0 f0 f1
    lw r1 r29 100
    lwcZ f1 r1 0
    fmul f1 f0 f1
    lw r5 r29 104
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f0 f2
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f0 f3
    lwcZ f3 r5 8
    fadd f0 f0 f3
    lw r6 r29 76
    lw r7 r6 0
    subi r7 r7 1
    slti r28 r7 0
    bne r0 r28 bge_else.129723
    lwcZ f3 r3 0
    lw r8 r4 0
    sub r8 r7 r8
    itof f4 r8
    fmul f3 f3 f4
    lw r8 r29 96
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    lw r9 r29 108
    swcZ f4 r9 0
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r9 4
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r9 8
    addi r8 r0 0
    swcZ f0 r29 1772
    swcZ f2 r29 1776
    swcZ f1 r29 1780
    sw r2 r29 1784
    sw r7 r29 1788
    mv r2 r8
    mv r1 r9
    sw r31 r29 1796
    addi r29 r29 1800
    jal vecunit_sgn.2648
    subi r29 r29 1800
    lw r31 r29 1796
    flui f0 0
    # 0.000000
    lw r1 r29 72
    swcZ f0 r1 0
    swcZ f0 r1 4
    swcZ f0 r1 8
    lw r2 r29 12
    lwcZ f0 r2 0
    lw r3 r29 88
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    addi r2 r0 0
    flui f0 16256
    # 1.000000
    lw r3 r29 1788
    sll r4 r3 2
    lw r5 r29 456
    add r27 r5 r4
    lw r4 r27 0
    flui f1 0
    # 0.000000
    lw r6 r29 108
    lw r25 r29 224
    mv r3 r4
    mv r1 r2
    mv r2 r6
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    lw r1 r29 1788
    sll r2 r1 2
    lw r3 r29 456
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 72
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r5 r29 1784
    sw r5 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 272
    mv r1 r2
    mv r2 r5
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    lw r1 r29 1788
    subi r2 r1 1
    addi r3 r0 1
    lwcZ f0 r29 1780
    lwcZ f1 r29 1776
    lwcZ f2 r29 1772
    lw r1 r29 456
    lw r25 r29 268
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    j bge_cont.129724
bge_else.129723:
bge_cont.129724:
    addi r2 r0 0
    addi r3 r0 2
    lw r1 r29 76
    lw r4 r1 4
    addi r28 r0 0
    slt r28 r28 r4
    bne r0 r28 ble_else.129725
    j ble_cont.129726
ble_else.129725:
    lw r4 r1 4
    subi r4 r4 1
    sw r2 r29 1792
    addi r28 r0 0
    slt r28 r28 r4
    bne r0 r28 ble_else.129727
    j ble_cont.129728
ble_else.129727:
    addi r4 r0 1
    lw r5 r29 84
    lwcZ f0 r5 0
    lw r5 r29 80
    lw r5 r5 4
    sub r4 r4 r5
    itof f1 r4
    fmul f0 f0 f1
    lw r4 r29 100
    lwcZ f1 r4 0
    fmul f1 f0 f1
    lw r5 r29 104
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f0 f2
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f0 f3
    lwcZ f3 r5 8
    fadd f0 f0 f3
    lw r4 r1 0
    subi r4 r4 1
    lw r5 r29 536
    lw r25 r29 268
    mv r2 r4
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
ble_cont.129728:
    addi r1 r0 0
    lw r2 r29 76
    lw r3 r2 0
    addi r28 r0 0
    slt r28 r28 r3
    bne r0 r28 ble_else.129729
    j ble_cont.129730
ble_else.129729:
    lw r4 r29 456
    lw r3 r4 0
    lw r3 r3 0
    lwcZ f0 r3 0
    lw r5 r29 72
    swcZ f0 r5 0
    lwcZ f0 r3 4
    swcZ f0 r5 4
    lwcZ f0 r3 8
    swcZ f0 r5 8
    lw r3 r2 4
    addi r28 r0 1
    slt r28 r28 r3
    bne r0 r28 ble_else.129731
    addi r3 r0 0
    j ble_cont.129732
ble_else.129731:
    addi r3 r0 0
ble_cont.129732:
    addi r28 r0 0
    bne r3 r28 beq_else.129733
    lw r1 r4 0
    addi r3 r0 0
    lw r25 r29 248
    mv r2 r3
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
    j beq_cont.129734
beq_else.129733:
    addi r6 r0 0
    lw r3 r29 1792
    lw r7 r29 376
    lw r8 r29 536
    lw r25 r29 264
    mv r5 r8
    mv r2 r3
    mv r3 r7
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
beq_cont.129734:
    lw r1 r29 72
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.129735
    slti r28 r2 0
    bne r0 r28 bge_else.129737
    j bge_cont.129738
bge_else.129737:
    addi r2 r0 0
bge_cont.129738:
    j ble_cont.129736
ble_else.129735:
    addi r2 r0 255
ble_cont.129736:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.129739
    slti r28 r2 0
    bne r0 r28 bge_else.129741
    j bge_cont.129742
bge_else.129741:
    addi r2 r0 0
bge_cont.129742:
    j ble_cont.129740
ble_else.129739:
    addi r2 r0 255
ble_cont.129740:
    out r2 0
    lwcZ f0 r1 8
    ftoi r1 f0
    addi r28 r0 255
    slt r28 r28 r1
    bne r0 r28 ble_else.129743
    slti r28 r1 0
    bne r0 r28 bge_else.129745
    j bge_cont.129746
bge_else.129745:
    addi r1 r0 0
bge_cont.129746:
    j ble_cont.129744
ble_else.129743:
    addi r1 r0 255
ble_cont.129744:
    out r1 0
    addi r1 r0 1
    lw r2 r29 1792
    lw r3 r29 376
    lw r4 r29 456
    lw r5 r29 536
    lw r25 r29 260
    sw r31 r29 1796
    addi r29 r29 1800
    lw r26 r25 0
    jalr r26
    subi r29 r29 1800
    lw r31 r29 1796
ble_cont.129730:
    addi r2 r0 1
    addi r3 r0 4
    lw r1 r29 76
    lw r4 r1 4
    addi r28 r0 1
    slt r28 r28 r4
    bne r0 r28 ble_else.129747
    j ble_cont.129748
ble_else.129747:
    lw r1 r1 4
    subi r1 r1 1
    sw r2 r29 1796
    addi r28 r0 1
    slt r28 r28 r1
    bne r0 r28 ble_else.129749
    j ble_cont.129750
ble_else.129749:
    addi r1 r0 2
    lw r4 r29 376
    lw r25 r29 256
    mv r2 r1
    mv r1 r4
    sw r31 r29 1804
    addi r29 r29 1808
    lw r26 r25 0
    jalr r26
    subi r29 r29 1808
    lw r31 r29 1804
ble_cont.129750:
    addi r1 r0 0
    lw r2 r29 1796
    lw r3 r29 456
    lw r4 r29 536
    lw r5 r29 376
    lw r25 r29 260
    sw r31 r29 1804
    addi r29 r29 1808
    lw r26 r25 0
    jalr r26
    subi r29 r29 1808
    lw r31 r29 1804
    addi r1 r0 2
    addi r5 r0 1
    lw r2 r29 536
    lw r3 r29 376
    lw r4 r29 456
    lw r25 r29 252
    sw r31 r29 1804
    addi r29 r29 1808
    lw r26 r25 0
    jalr r26
    subi r29 r29 1808
    lw r31 r29 1804
ble_cont.129748:
ble_cont.129726:
end_of_program:
nop
     beq r0 r0 end_of_program
print_int.2551:
    slti r28 r1 0
    bne r0 r28 bge_else.129751
    j bge_cont.129752
bge_else.129751:
    addi r2 r0 45
    out r2 0
    sub r1 r0 r1
bge_cont.129752:
    slti r28 r1 10
    bne r0 r28 bge_else.129753
    div10 r2 r1
    slti r28 r2 0
    bne r0 r28 bge_else.129754
    or r3 r2 r0
    j bge_cont.129755
bge_else.129754:
    addi r3 r0 45
    out r3 0
    sub r3 r0 r2
bge_cont.129755:
    sw r1 r29 0
    sw r2 r29 4
    slti r28 r3 10
    bne r0 r28 bge_else.129756
    div10 r4 r3
    slti r28 r4 0
    bne r0 r28 bge_else.129758
    or r5 r4 r0
    j bge_cont.129759
bge_else.129758:
    addi r5 r0 45
    out r5 0
    sub r5 r0 r4
bge_cont.129759:
    sw r3 r29 8
    sw r4 r29 12
    slti r28 r5 10
    bne r0 r28 bge_else.129760
    div10 r6 r5
    slti r28 r6 0
    bne r0 r28 bge_else.129762
    or r7 r6 r0
    j bge_cont.129763
bge_else.129762:
    addi r7 r0 45
    out r7 0
    sub r7 r0 r6
bge_cont.129763:
    sw r5 r29 16
    sw r6 r29 20
    slti r28 r7 10
    bne r0 r28 bge_else.129764
    div10 r8 r7
    slti r28 r8 0
    bne r0 r28 bge_else.129766
    or r9 r8 r0
    j bge_cont.129767
bge_else.129766:
    addi r9 r0 45
    out r9 0
    sub r9 r0 r8
bge_cont.129767:
    sw r7 r29 24
    sw r8 r29 28
    slti r28 r9 10
    bne r0 r28 bge_else.129768
    div10 r10 r9
    slti r28 r10 0
    bne r0 r28 bge_else.129770
    or r11 r10 r0
    j bge_cont.129771
bge_else.129770:
    addi r11 r0 45
    out r11 0
    sub r11 r0 r10
bge_cont.129771:
    sw r9 r29 32
    sw r10 r29 36
    slti r28 r11 10
    bne r0 r28 bge_else.129772
    div10 r12 r11
    slti r28 r12 0
    bne r0 r28 bge_else.129774
    or r13 r12 r0
    j bge_cont.129775
bge_else.129774:
    addi r13 r0 45
    out r13 0
    sub r13 r0 r12
bge_cont.129775:
    sw r11 r29 40
    sw r12 r29 44
    slti r28 r13 10
    bne r0 r28 bge_else.129776
    div10 r14 r13
    slti r28 r14 0
    bne r0 r28 bge_else.129778
    or r15 r14 r0
    j bge_cont.129779
bge_else.129778:
    addi r15 r0 45
    out r15 0
    sub r15 r0 r14
bge_cont.129779:
    sw r13 r29 48
    sw r14 r29 52
    slti r28 r15 10
    bne r0 r28 bge_else.129780
    div10 r16 r15
    slti r28 r16 0
    bne r0 r28 bge_else.129782
    or r17 r16 r0
    j bge_cont.129783
bge_else.129782:
    addi r17 r0 45
    out r17 0
    sub r17 r0 r16
bge_cont.129783:
    sw r15 r29 56
    sw r16 r29 60
    slti r28 r17 10
    bne r0 r28 bge_else.129784
    div10 r18 r17
    slti r28 r18 0
    bne r0 r28 bge_else.129786
    or r19 r18 r0
    j bge_cont.129787
bge_else.129786:
    addi r19 r0 45
    out r19 0
    sub r19 r0 r18
bge_cont.129787:
    sw r17 r29 64
    sw r18 r29 68
    slti r28 r19 10
    bne r0 r28 bge_else.129788
    div10 r20 r19
    slti r28 r20 0
    bne r0 r28 bge_else.129790
    or r21 r20 r0
    j bge_cont.129791
bge_else.129790:
    addi r21 r0 45
    out r21 0
    sub r21 r0 r20
bge_cont.129791:
    sw r19 r29 72
    sw r20 r29 76
    slti r28 r21 10
    bne r0 r28 bge_else.129792
    div10 r22 r21
    slti r28 r22 0
    bne r0 r28 bge_else.129794
    or r23 r22 r0
    j bge_cont.129795
bge_else.129794:
    addi r23 r0 45
    out r23 0
    sub r23 r0 r22
bge_cont.129795:
    sw r21 r29 80
    sw r22 r29 84
    slti r28 r23 10
    bne r0 r28 bge_else.129796
    div10 r24 r23
    slti r28 r24 0
    bne r0 r28 bge_else.129798
    or r25 r24 r0
    j bge_cont.129799
bge_else.129798:
    addi r25 r0 45
    out r25 0
    sub r25 r0 r24
bge_cont.129799:
    sw r23 r29 88
    sw r24 r29 92
    slti r28 r25 10
    bne r0 r28 bge_else.129800
    div10 r1 r25
    slti r28 r1 0
    bne r0 r28 bge_else.129802
    or r2 r1 r0
    j bge_cont.129803
bge_else.129802:
    addi r2 r0 45
    out r2 0
    sub r2 r0 r1
bge_cont.129803:
    sw r25 r29 96
    sw r1 r29 100
    slti r28 r2 10
    bne r0 r28 bge_else.129804
    div10 r3 r2
    slti r28 r3 0
    bne r0 r28 bge_else.129806
    or r4 r3 r0
    j bge_cont.129807
bge_else.129806:
    addi r4 r0 45
    out r4 0
    sub r4 r0 r3
bge_cont.129807:
    sw r2 r29 104
    sw r3 r29 108
    slti r28 r4 10
    bne r0 r28 bge_else.129808
    div10 r5 r4
    slti r28 r5 0
    bne r0 r28 bge_else.129810
    or r6 r5 r0
    j bge_cont.129811
bge_else.129810:
    addi r6 r0 45
    out r6 0
    sub r6 r0 r5
bge_cont.129811:
    sw r4 r29 112
    sw r5 r29 116
    slti r28 r6 10
    bne r0 r28 bge_else.129812
    div10 r7 r6
    sw r6 r29 120
    sw r7 r29 124
    mv r1 r7
    sw r31 r29 132
    addi r29 r29 136
    jal print_int.2551
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 124
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 120
    sub r1 r2 r1
    out r1 48
    j bge_cont.129813
bge_else.129812:
    out r6 48
bge_cont.129813:
    lw r1 r29 116
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 112
    sub r1 r2 r1
    out r1 48
    j bge_cont.129809
bge_else.129808:
    out r4 48
bge_cont.129809:
    lw r1 r29 108
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 104
    sub r1 r2 r1
    out r1 48
    j bge_cont.129805
bge_else.129804:
    out r2 48
bge_cont.129805:
    lw r1 r29 100
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 96
    sub r1 r2 r1
    out r1 48
    j bge_cont.129801
bge_else.129800:
    out r25 48
bge_cont.129801:
    lw r1 r29 92
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 88
    sub r1 r2 r1
    out r1 48
    j bge_cont.129797
bge_else.129796:
    out r23 48
bge_cont.129797:
    lw r1 r29 84
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 80
    sub r1 r2 r1
    out r1 48
    j bge_cont.129793
bge_else.129792:
    out r21 48
bge_cont.129793:
    lw r1 r29 76
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 72
    sub r1 r2 r1
    out r1 48
    j bge_cont.129789
bge_else.129788:
    out r19 48
bge_cont.129789:
    lw r1 r29 68
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 64
    sub r1 r2 r1
    out r1 48
    j bge_cont.129785
bge_else.129784:
    out r17 48
bge_cont.129785:
    lw r1 r29 60
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 56
    sub r1 r2 r1
    out r1 48
    j bge_cont.129781
bge_else.129780:
    out r15 48
bge_cont.129781:
    lw r1 r29 52
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 48
    sub r1 r2 r1
    out r1 48
    j bge_cont.129777
bge_else.129776:
    out r13 48
bge_cont.129777:
    lw r1 r29 44
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 40
    sub r1 r2 r1
    out r1 48
    j bge_cont.129773
bge_else.129772:
    out r11 48
bge_cont.129773:
    lw r1 r29 36
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 32
    sub r1 r2 r1
    out r1 48
    j bge_cont.129769
bge_else.129768:
    out r9 48
bge_cont.129769:
    lw r1 r29 28
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 24
    sub r1 r2 r1
    out r1 48
    j bge_cont.129765
bge_else.129764:
    out r7 48
bge_cont.129765:
    lw r1 r29 20
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 16
    sub r1 r2 r1
    out r1 48
    j bge_cont.129761
bge_else.129760:
    out r5 48
bge_cont.129761:
    lw r1 r29 12
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 8
    sub r1 r2 r1
    out r1 48
    j bge_cont.129757
bge_else.129756:
    out r3 48
bge_cont.129757:
    lw r1 r29 4
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 0
    sub r1 r2 r1
    out r1 48
    jr r31
bge_else.129753:
    out r1 48
    jr r31
reduction_2pi_sub1.2555:
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.129816
    jr r31
float_ble_else.129816:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129818
    jr r31
float_ble_else.129818:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129820
    jr r31
float_ble_else.129820:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129822
    jr r31
float_ble_else.129822:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129824
    jr r31
float_ble_else.129824:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129826
    jr r31
float_ble_else.129826:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129828
    jr r31
float_ble_else.129828:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129830
    jr r31
float_ble_else.129830:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129832
    jr r31
float_ble_else.129832:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129834
    jr r31
float_ble_else.129834:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129836
    jr r31
float_ble_else.129836:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129838
    jr r31
float_ble_else.129838:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129840
    jr r31
float_ble_else.129840:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129842
    jr r31
float_ble_else.129842:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129844
    jr r31
float_ble_else.129844:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129846
    jr r31
float_ble_else.129846:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j reduction_2pi_sub1.2555
reduction_2pi_sub2.2557:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129848
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129849
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129850
float_ble_else.129849:
float_ble_cont.129850:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129851
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129852
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129853
float_ble_else.129852:
float_ble_cont.129853:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129854
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129855
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129856
float_ble_else.129855:
float_ble_cont.129856:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129857
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129858
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129859
float_ble_else.129858:
float_ble_cont.129859:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129860
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129861
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129862
float_ble_else.129861:
float_ble_cont.129862:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129863
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129864
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129865
float_ble_else.129864:
float_ble_cont.129865:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129866
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129867
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129868
float_ble_else.129867:
float_ble_cont.129868:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129869
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129870
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129871
float_ble_else.129870:
float_ble_cont.129871:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j reduction_2pi_sub2.2557
float_ble_else.129869:
    jr r31
float_ble_else.129866:
    jr r31
float_ble_else.129863:
    jr r31
float_ble_else.129860:
    jr r31
float_ble_else.129857:
    jr r31
float_ble_else.129854:
    jr r31
float_ble_else.129851:
    jr r31
float_ble_else.129848:
    jr r31
vecunit_sgn.2648:
    lwcZ f0 r1 0
    fmul f0 f0 f0
    lwcZ f1 r1 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r1 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.129880
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.129882
    j float_eq0_cont.129883
float_eq0.129882:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.129883:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.129884
    j float_eq0_cont.129885
float_eq0.129884:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.129885:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.129886
    j float_eq0_cont.129887
float_eq0.129886:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.129887:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.129888
    j float_eq0_cont.129889
float_eq0.129888:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.129889:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.129890
    j float_eq0_cont.129891
float_eq0.129890:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.129891:
    fmul f0 f0 f1
    j float_ble_cont.129881
float_ble_else.129880:
    flui f0 0
    # 0.000000
float_ble_cont.129881:
    fcz f0
    bc1f float_eq0.129892
    flui f0 16256
    # 1.000000
    j float_eq0_cont.129893
float_eq0.129892:
    addi r28 r0 0
    bne r2 r28 beq_else.129894
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.129896
    j float_eq0_cont.129897
float_eq0.129896:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129897:
    fmul f0 f1 f0
    j beq_cont.129895
beq_else.129894:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.129898
    j float_eq0_cont.129899
float_eq0.129898:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.129899:
    fmul f0 f1 f0
beq_cont.129895:
float_eq0_cont.129893:
    lwcZ f1 r1 0
    fmul f1 f1 f0
    swcZ f1 r1 0
    lwcZ f1 r1 4
    fmul f1 f1 f0
    swcZ f1 r1 4
    lwcZ f1 r1 8
    fmul f0 f1 f0
    swcZ f0 r1 8
    jr r31
rotate_quadratic_matrix.2753:
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.129901
    fneg f0 f0
    j float_ble_cont.129902
float_ble_else.129901:
float_ble_cont.129902:
    addi r3 r0 3
    sw r1 r29 0
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 8
    fclt f0 f1
    bc1f float_ble_else.129903
    j float_ble_cont.129904
float_ble_else.129903:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129905
    j float_ble_cont.129906
float_ble_else.129905:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129907
    j float_ble_cont.129908
float_ble_else.129907:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129909
    j float_ble_cont.129910
float_ble_else.129909:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129911
    j float_ble_cont.129912
float_ble_else.129911:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129913
    j float_ble_cont.129914
float_ble_else.129913:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129915
    j float_ble_cont.129916
float_ble_else.129915:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129917
    j float_ble_cont.129918
float_ble_else.129917:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129919
    j float_ble_cont.129920
float_ble_else.129919:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129921
    j float_ble_cont.129922
float_ble_else.129921:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129923
    j float_ble_cont.129924
float_ble_else.129923:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129925
    j float_ble_cont.129926
float_ble_else.129925:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129927
    j float_ble_cont.129928
float_ble_else.129927:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2555
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.129928:
float_ble_cont.129926:
float_ble_cont.129924:
float_ble_cont.129922:
float_ble_cont.129920:
float_ble_cont.129918:
float_ble_cont.129916:
float_ble_cont.129914:
float_ble_cont.129912:
float_ble_cont.129910:
float_ble_cont.129908:
float_ble_cont.129906:
float_ble_cont.129904:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129929
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129931
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129932
float_ble_else.129931:
float_ble_cont.129932:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129933
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129935
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129936
float_ble_else.129935:
float_ble_cont.129936:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129937
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129939
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129940
float_ble_else.129939:
float_ble_cont.129940:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129941
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129943
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129944
float_ble_else.129943:
float_ble_cont.129944:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129945
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129947
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129948
float_ble_else.129947:
float_ble_cont.129948:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2557
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.129946
float_ble_else.129945:
float_ble_cont.129946:
    j float_ble_cont.129942
float_ble_else.129941:
float_ble_cont.129942:
    j float_ble_cont.129938
float_ble_else.129937:
float_ble_cont.129938:
    j float_ble_cont.129934
float_ble_else.129933:
float_ble_cont.129934:
    j float_ble_cont.129930
float_ble_else.129929:
float_ble_cont.129930:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129949
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129950
float_ble_else.129949:
float_ble_cont.129950:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129951
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129952
float_ble_else.129951:
float_ble_cont.129952:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.129953
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.129954
float_ble_else.129953:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.129954:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.129955
    fneg f0 f0
    j float_ble_cont.129956
float_ble_else.129955:
float_ble_cont.129956:
    lw r1 r29 4
    lwcZ f1 r1 0
    addi r2 r0 3
    swcZ f0 r29 12
    swcZ f1 r29 16
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    flui f0 0
    # 0.000000
    lwcZ f1 r29 16
    fclt f1 f0
    bc1f float_ble_else.129957
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129958
float_ble_else.129957:
float_ble_cont.129958:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 20
    fclt f0 f1
    bc1f float_ble_else.129959
    j float_ble_cont.129960
float_ble_else.129959:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129961
    j float_ble_cont.129962
float_ble_else.129961:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129963
    j float_ble_cont.129964
float_ble_else.129963:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129965
    j float_ble_cont.129966
float_ble_else.129965:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129967
    j float_ble_cont.129968
float_ble_else.129967:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129969
    j float_ble_cont.129970
float_ble_else.129969:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129971
    j float_ble_cont.129972
float_ble_else.129971:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129973
    j float_ble_cont.129974
float_ble_else.129973:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129975
    j float_ble_cont.129976
float_ble_else.129975:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129977
    j float_ble_cont.129978
float_ble_else.129977:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129979
    j float_ble_cont.129980
float_ble_else.129979:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129981
    j float_ble_cont.129982
float_ble_else.129981:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129983
    j float_ble_cont.129984
float_ble_else.129983:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 28
    addi r29 r29 32
    jal reduction_2pi_sub1.2555
    subi r29 r29 32
    lw r31 r29 28
float_ble_cont.129984:
float_ble_cont.129982:
float_ble_cont.129980:
float_ble_cont.129978:
float_ble_cont.129976:
float_ble_cont.129974:
float_ble_cont.129972:
float_ble_cont.129970:
float_ble_cont.129968:
float_ble_cont.129966:
float_ble_cont.129964:
float_ble_cont.129962:
float_ble_cont.129960:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 20
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.129985
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129987
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129988
float_ble_else.129987:
float_ble_cont.129988:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129989
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129991
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129992
float_ble_else.129991:
float_ble_cont.129992:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129993
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129995
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.129996
float_ble_else.129995:
float_ble_cont.129996:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129997
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.129999
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130000
float_ble_else.129999:
float_ble_cont.130000:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130001
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130003
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130004
float_ble_else.130003:
float_ble_cont.130004:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 28
    addi r29 r29 32
    jal reduction_2pi_sub2.2557
    subi r29 r29 32
    lw r31 r29 28
    j float_ble_cont.130002
float_ble_else.130001:
float_ble_cont.130002:
    j float_ble_cont.129998
float_ble_else.129997:
float_ble_cont.129998:
    j float_ble_cont.129994
float_ble_else.129993:
float_ble_cont.129994:
    j float_ble_cont.129990
float_ble_else.129989:
float_ble_cont.129990:
    j float_ble_cont.129986
float_ble_else.129985:
float_ble_cont.129986:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 20
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130005
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130006
float_ble_else.130005:
float_ble_cont.130006:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130007
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130008
float_ble_else.130007:
float_ble_cont.130008:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130009
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130010
float_ble_else.130009:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130010:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130011
    fneg f0 f0
    j float_ble_cont.130012
float_ble_else.130011:
float_ble_cont.130012:
    lw r1 r29 4
    lwcZ f1 r1 4
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130013
    fneg f1 f1
    j float_ble_cont.130014
float_ble_else.130013:
float_ble_cont.130014:
    addi r2 r0 3
    swcZ f0 r29 24
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 28
    fclt f0 f1
    bc1f float_ble_else.130015
    j float_ble_cont.130016
float_ble_else.130015:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130017
    j float_ble_cont.130018
float_ble_else.130017:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130019
    j float_ble_cont.130020
float_ble_else.130019:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130021
    j float_ble_cont.130022
float_ble_else.130021:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130023
    j float_ble_cont.130024
float_ble_else.130023:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130025
    j float_ble_cont.130026
float_ble_else.130025:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130027
    j float_ble_cont.130028
float_ble_else.130027:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130029
    j float_ble_cont.130030
float_ble_else.130029:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130031
    j float_ble_cont.130032
float_ble_else.130031:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130033
    j float_ble_cont.130034
float_ble_else.130033:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130035
    j float_ble_cont.130036
float_ble_else.130035:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130037
    j float_ble_cont.130038
float_ble_else.130037:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130039
    j float_ble_cont.130040
float_ble_else.130039:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 36
    addi r29 r29 40
    jal reduction_2pi_sub1.2555
    subi r29 r29 40
    lw r31 r29 36
float_ble_cont.130040:
float_ble_cont.130038:
float_ble_cont.130036:
float_ble_cont.130034:
float_ble_cont.130032:
float_ble_cont.130030:
float_ble_cont.130028:
float_ble_cont.130026:
float_ble_cont.130024:
float_ble_cont.130022:
float_ble_cont.130020:
float_ble_cont.130018:
float_ble_cont.130016:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130041
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130043
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130044
float_ble_else.130043:
float_ble_cont.130044:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130045
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130047
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130048
float_ble_else.130047:
float_ble_cont.130048:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130049
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130051
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130052
float_ble_else.130051:
float_ble_cont.130052:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130053
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130055
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130056
float_ble_else.130055:
float_ble_cont.130056:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130057
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130059
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130060
float_ble_else.130059:
float_ble_cont.130060:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 36
    addi r29 r29 40
    jal reduction_2pi_sub2.2557
    subi r29 r29 40
    lw r31 r29 36
    j float_ble_cont.130058
float_ble_else.130057:
float_ble_cont.130058:
    j float_ble_cont.130054
float_ble_else.130053:
float_ble_cont.130054:
    j float_ble_cont.130050
float_ble_else.130049:
float_ble_cont.130050:
    j float_ble_cont.130046
float_ble_else.130045:
float_ble_cont.130046:
    j float_ble_cont.130042
float_ble_else.130041:
float_ble_cont.130042:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130061
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130062
float_ble_else.130061:
float_ble_cont.130062:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130063
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130064
float_ble_else.130063:
float_ble_cont.130064:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.130065
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130066
float_ble_else.130065:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130066:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130067
    fneg f0 f0
    j float_ble_cont.130068
float_ble_else.130067:
float_ble_cont.130068:
    lw r1 r29 4
    lwcZ f1 r1 4
    addi r2 r0 3
    swcZ f0 r29 32
    swcZ f1 r29 36
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 0
    # 0.000000
    lwcZ f1 r29 36
    fclt f1 f0
    bc1f float_ble_else.130069
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130070
float_ble_else.130069:
float_ble_cont.130070:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 40
    fclt f0 f1
    bc1f float_ble_else.130071
    j float_ble_cont.130072
float_ble_else.130071:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130073
    j float_ble_cont.130074
float_ble_else.130073:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130075
    j float_ble_cont.130076
float_ble_else.130075:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130077
    j float_ble_cont.130078
float_ble_else.130077:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130079
    j float_ble_cont.130080
float_ble_else.130079:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130081
    j float_ble_cont.130082
float_ble_else.130081:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130083
    j float_ble_cont.130084
float_ble_else.130083:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130085
    j float_ble_cont.130086
float_ble_else.130085:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130087
    j float_ble_cont.130088
float_ble_else.130087:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130089
    j float_ble_cont.130090
float_ble_else.130089:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130091
    j float_ble_cont.130092
float_ble_else.130091:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130093
    j float_ble_cont.130094
float_ble_else.130093:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130095
    j float_ble_cont.130096
float_ble_else.130095:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub1.2555
    subi r29 r29 48
    lw r31 r29 44
float_ble_cont.130096:
float_ble_cont.130094:
float_ble_cont.130092:
float_ble_cont.130090:
float_ble_cont.130088:
float_ble_cont.130086:
float_ble_cont.130084:
float_ble_cont.130082:
float_ble_cont.130080:
float_ble_cont.130078:
float_ble_cont.130076:
float_ble_cont.130074:
float_ble_cont.130072:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 40
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130097
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130099
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130100
float_ble_else.130099:
float_ble_cont.130100:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130101
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130103
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130104
float_ble_else.130103:
float_ble_cont.130104:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130105
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130107
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130108
float_ble_else.130107:
float_ble_cont.130108:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130109
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130111
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130112
float_ble_else.130111:
float_ble_cont.130112:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130113
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130115
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130116
float_ble_else.130115:
float_ble_cont.130116:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub2.2557
    subi r29 r29 48
    lw r31 r29 44
    j float_ble_cont.130114
float_ble_else.130113:
float_ble_cont.130114:
    j float_ble_cont.130110
float_ble_else.130109:
float_ble_cont.130110:
    j float_ble_cont.130106
float_ble_else.130105:
float_ble_cont.130106:
    j float_ble_cont.130102
float_ble_else.130101:
float_ble_cont.130102:
    j float_ble_cont.130098
float_ble_else.130097:
float_ble_cont.130098:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 40
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130117
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130118
float_ble_else.130117:
float_ble_cont.130118:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130119
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130120
float_ble_else.130119:
float_ble_cont.130120:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130121
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130122
float_ble_else.130121:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130122:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130123
    fneg f0 f0
    j float_ble_cont.130124
float_ble_else.130123:
float_ble_cont.130124:
    lw r1 r29 4
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130125
    fneg f1 f1
    j float_ble_cont.130126
float_ble_else.130125:
float_ble_cont.130126:
    addi r2 r0 3
    swcZ f0 r29 44
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 48
    fclt f0 f1
    bc1f float_ble_else.130127
    j float_ble_cont.130128
float_ble_else.130127:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130129
    j float_ble_cont.130130
float_ble_else.130129:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130131
    j float_ble_cont.130132
float_ble_else.130131:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130133
    j float_ble_cont.130134
float_ble_else.130133:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130135
    j float_ble_cont.130136
float_ble_else.130135:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130137
    j float_ble_cont.130138
float_ble_else.130137:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130139
    j float_ble_cont.130140
float_ble_else.130139:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130141
    j float_ble_cont.130142
float_ble_else.130141:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130143
    j float_ble_cont.130144
float_ble_else.130143:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130145
    j float_ble_cont.130146
float_ble_else.130145:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130147
    j float_ble_cont.130148
float_ble_else.130147:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130149
    j float_ble_cont.130150
float_ble_else.130149:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130151
    j float_ble_cont.130152
float_ble_else.130151:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub1.2555
    subi r29 r29 56
    lw r31 r29 52
float_ble_cont.130152:
float_ble_cont.130150:
float_ble_cont.130148:
float_ble_cont.130146:
float_ble_cont.130144:
float_ble_cont.130142:
float_ble_cont.130140:
float_ble_cont.130138:
float_ble_cont.130136:
float_ble_cont.130134:
float_ble_cont.130132:
float_ble_cont.130130:
float_ble_cont.130128:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 48
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130153
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130155
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130156
float_ble_else.130155:
float_ble_cont.130156:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130157
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130159
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130160
float_ble_else.130159:
float_ble_cont.130160:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130161
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130163
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130164
float_ble_else.130163:
float_ble_cont.130164:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130165
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130167
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130168
float_ble_else.130167:
float_ble_cont.130168:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130169
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130171
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130172
float_ble_else.130171:
float_ble_cont.130172:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub2.2557
    subi r29 r29 56
    lw r31 r29 52
    j float_ble_cont.130170
float_ble_else.130169:
float_ble_cont.130170:
    j float_ble_cont.130166
float_ble_else.130165:
float_ble_cont.130166:
    j float_ble_cont.130162
float_ble_else.130161:
float_ble_cont.130162:
    j float_ble_cont.130158
float_ble_else.130157:
float_ble_cont.130158:
    j float_ble_cont.130154
float_ble_else.130153:
float_ble_cont.130154:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 48
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130173
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130174
float_ble_else.130173:
float_ble_cont.130174:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130175
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130176
float_ble_else.130175:
float_ble_cont.130176:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.130177
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130178
float_ble_else.130177:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130178:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130179
    fneg f0 f0
    j float_ble_cont.130180
float_ble_else.130179:
float_ble_cont.130180:
    lw r1 r29 4
    lwcZ f1 r1 8
    addi r2 r0 3
    swcZ f0 r29 52
    swcZ f1 r29 56
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    flui f0 0
    # 0.000000
    lwcZ f1 r29 56
    fclt f1 f0
    bc1f float_ble_else.130181
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130182
float_ble_else.130181:
float_ble_cont.130182:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 60
    fclt f0 f1
    bc1f float_ble_else.130183
    j float_ble_cont.130184
float_ble_else.130183:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130185
    j float_ble_cont.130186
float_ble_else.130185:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130187
    j float_ble_cont.130188
float_ble_else.130187:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130189
    j float_ble_cont.130190
float_ble_else.130189:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130191
    j float_ble_cont.130192
float_ble_else.130191:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130193
    j float_ble_cont.130194
float_ble_else.130193:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130195
    j float_ble_cont.130196
float_ble_else.130195:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130197
    j float_ble_cont.130198
float_ble_else.130197:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130199
    j float_ble_cont.130200
float_ble_else.130199:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130201
    j float_ble_cont.130202
float_ble_else.130201:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130203
    j float_ble_cont.130204
float_ble_else.130203:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130205
    j float_ble_cont.130206
float_ble_else.130205:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130207
    j float_ble_cont.130208
float_ble_else.130207:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2555
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.130208:
float_ble_cont.130206:
float_ble_cont.130204:
float_ble_cont.130202:
float_ble_cont.130200:
float_ble_cont.130198:
float_ble_cont.130196:
float_ble_cont.130194:
float_ble_cont.130192:
float_ble_cont.130190:
float_ble_cont.130188:
float_ble_cont.130186:
float_ble_cont.130184:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 60
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130209
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130211
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130212
float_ble_else.130211:
float_ble_cont.130212:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130213
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130215
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130216
float_ble_else.130215:
float_ble_cont.130216:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130217
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130219
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130220
float_ble_else.130219:
float_ble_cont.130220:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130221
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130223
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130224
float_ble_else.130223:
float_ble_cont.130224:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130225
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130227
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130228
float_ble_else.130227:
float_ble_cont.130228:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2557
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.130226
float_ble_else.130225:
float_ble_cont.130226:
    j float_ble_cont.130222
float_ble_else.130221:
float_ble_cont.130222:
    j float_ble_cont.130218
float_ble_else.130217:
float_ble_cont.130218:
    j float_ble_cont.130214
float_ble_else.130213:
float_ble_cont.130214:
    j float_ble_cont.130210
float_ble_else.130209:
float_ble_cont.130210:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 60
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130229
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130230
float_ble_else.130229:
float_ble_cont.130230:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130231
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130232
float_ble_else.130231:
float_ble_cont.130232:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130233
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130234
float_ble_else.130233:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130234:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130235
    fneg f0 f0
    j float_ble_cont.130236
float_ble_else.130235:
float_ble_cont.130236:
    lwcZ f1 r29 52
    lwcZ f2 r29 32
    fmul f3 f2 f1
    lwcZ f4 r29 44
    lwcZ f5 r29 24
    fmul f6 f5 f4
    fmul f6 f6 f1
    lwcZ f7 r29 12
    fmul f8 f7 f0
    fsub f6 f6 f8
    fmul f8 f7 f4
    fmul f8 f8 f1
    fmul f9 f5 f0
    fadd f8 f8 f9
    fmul f9 f2 f0
    fmul f10 f5 f4
    fmul f10 f10 f0
    fmul f11 f7 f1
    fadd f10 f10 f11
    fmul f11 f7 f4
    fmul f0 f11 f0
    fmul f1 f5 f1
    fsub f0 f0 f1
    fneg f1 f4
    fmul f4 f5 f2
    fmul f2 f7 f2
    lw r1 r29 0
    lwcZ f5 r1 0
    lwcZ f7 r1 4
    lwcZ f11 r1 8
    fmul f12 f3 f3
    fmul f12 f5 f12
    fmul f13 f9 f9
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f1 f1
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 0
    fmul f12 f6 f6
    fmul f12 f5 f12
    fmul f13 f10 f10
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f4 f4
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 4
    fmul f12 f8 f8
    fmul f12 f5 f12
    fmul f13 f0 f0
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f2 f2
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 8
    flui f12 16384
    # 2.000000
    fmul f13 f5 f6
    fmul f13 f13 f8
    fmul f14 f7 f10
    fmul f14 f14 f0
    fadd f13 f13 f14
    fmul f14 f11 f4
    fmul f14 f14 f2
    fadd f13 f13 f14
    fmul f12 f12 f13
    lw r1 r29 4
    swcZ f12 r1 0
    flui f12 16384
    # 2.000000
    fmul f13 f5 f3
    fmul f8 f13 f8
    fmul f13 f7 f9
    fmul f0 f13 f0
    fadd f0 f8 f0
    fmul f8 f11 f1
    fmul f2 f8 f2
    fadd f0 f0 f2
    fmul f0 f12 f0
    swcZ f0 r1 4
    flui f0 16384
    # 2.000000
    fmul f2 f5 f3
    fmul f2 f2 f6
    fmul f3 f7 f9
    fmul f3 f3 f10
    fadd f2 f2 f3
    fmul f1 f11 f1
    fmul f1 f1 f4
    fadd f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r1 8
    jr r31
read_nth_object.2756:
    lw r2 r25 4
    inint r3 r0
    #unknown instruction
    addi r28 r0 -1
    bne r3 r28 beq_else.130238
    addi r1 r0 0
    jr r31
beq_else.130238:
    inint r4 r0
    #unknown instruction
    inint r5 r0
    #unknown instruction
    inint r6 r0
    #unknown instruction
    addi r7 r0 3
    flui f0 0
    # 0.000000
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    sw r5 r29 12
    sw r4 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 24
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.130239
    addi r2 r0 1
    j float_ble_cont.130240
float_ble_else.130239:
    addi r2 r0 0
float_ble_cont.130240:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 28
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 40
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 20
    addi r28 r0 0
    bne r2 r28 beq_else.130241
    j beq_cont.130242
beq_else.130241:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.130242:
    lw r3 r29 16
    addi r28 r0 2
    bne r3 r28 beq_else.130243
    addi r4 r0 1
    j beq_cont.130244
beq_else.130243:
    lw r4 r29 32
beq_cont.130244:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 44
    sw r1 r29 48
    mv r1 r5
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 48
    sw r1 r2 40
    lw r1 r29 48
    sw r1 r2 36
    lw r3 r29 40
    sw r3 r2 32
    lw r3 r29 36
    sw r3 r2 28
    lw r3 r29 44
    sw r3 r2 24
    lw r3 r29 28
    sw r3 r2 20
    lw r3 r29 24
    sw r3 r2 16
    lw r4 r29 20
    sw r4 r2 12
    lw r5 r29 12
    sw r5 r2 8
    lw r5 r29 16
    sw r5 r2 4
    lw r6 r29 8
    sw r6 r2 0
    lw r6 r29 4
    sll r6 r6 2
    lw r7 r29 0
    add r27 r7 r6
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.130245
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.130247
    flui f0 0
    # 0.000000
    j float_eq0_cont.130248
float_eq0.130247:
    fcz f0
    bc1f float_eq0.130249
    flui f1 0
    # 0.000000
    j float_eq0_cont.130250
float_eq0.130249:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130251
    addi r2 r0 1
    j float_ble_cont.130252
float_ble_else.130251:
    addi r2 r0 0
float_ble_cont.130252:
    addi r28 r0 0
    bne r2 r28 beq_else.130253
    flui f1 -16512
    # -1.000000
    j beq_cont.130254
beq_else.130253:
    flui f1 16256
    # 1.000000
beq_cont.130254:
float_eq0_cont.130250:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130255
    j float_eq0_cont.130256
float_eq0.130255:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130256:
    fmul f0 f1 f0
float_eq0_cont.130248:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.130257
    flui f0 0
    # 0.000000
    j float_eq0_cont.130258
float_eq0.130257:
    fcz f0
    bc1f float_eq0.130259
    flui f1 0
    # 0.000000
    j float_eq0_cont.130260
float_eq0.130259:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130261
    addi r2 r0 1
    j float_ble_cont.130262
float_ble_else.130261:
    addi r2 r0 0
float_ble_cont.130262:
    addi r28 r0 0
    bne r2 r28 beq_else.130263
    flui f1 -16512
    # -1.000000
    j beq_cont.130264
beq_else.130263:
    flui f1 16256
    # 1.000000
beq_cont.130264:
float_eq0_cont.130260:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130265
    j float_eq0_cont.130266
float_eq0.130265:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130266:
    fmul f0 f1 f0
float_eq0_cont.130258:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.130267
    flui f0 0
    # 0.000000
    j float_eq0_cont.130268
float_eq0.130267:
    fcz f0
    bc1f float_eq0.130269
    flui f1 0
    # 0.000000
    j float_eq0_cont.130270
float_eq0.130269:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130271
    addi r2 r0 1
    j float_ble_cont.130272
float_ble_else.130271:
    addi r2 r0 0
float_ble_cont.130272:
    addi r28 r0 0
    bne r2 r28 beq_else.130273
    flui f1 -16512
    # -1.000000
    j beq_cont.130274
beq_else.130273:
    flui f1 16256
    # 1.000000
beq_cont.130274:
float_eq0_cont.130270:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130275
    j float_eq0_cont.130276
float_eq0.130275:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130276:
    fmul f0 f1 f0
float_eq0_cont.130268:
    swcZ f0 r3 8
    j beq_cont.130246
beq_else.130245:
    addi r28 r0 2
    bne r5 r28 beq_else.130277
    lw r2 r29 32
    addi r28 r0 0
    bne r2 r28 beq_else.130279
    addi r2 r0 1
    j beq_cont.130280
beq_else.130279:
    addi r2 r0 0
beq_cont.130280:
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130281
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130283
    j float_eq0_cont.130284
float_eq0.130283:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130284:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130285
    j float_eq0_cont.130286
float_eq0.130285:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130286:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130287
    j float_eq0_cont.130288
float_eq0.130287:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130288:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130289
    j float_eq0_cont.130290
float_eq0.130289:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130290:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130291
    j float_eq0_cont.130292
float_eq0.130291:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.130292:
    fmul f0 f0 f1
    j float_ble_cont.130282
float_ble_else.130281:
    flui f0 0
    # 0.000000
float_ble_cont.130282:
    fcz f0
    bc1f float_eq0.130293
    flui f0 16256
    # 1.000000
    j float_eq0_cont.130294
float_eq0.130293:
    addi r28 r0 0
    bne r2 r28 beq_else.130295
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.130297
    j float_eq0_cont.130298
float_eq0.130297:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130298:
    fmul f0 f1 f0
    j beq_cont.130296
beq_else.130295:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.130299
    j float_eq0_cont.130300
float_eq0.130299:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130300:
    fmul f0 f1 f0
beq_cont.130296:
float_eq0_cont.130294:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.130278
beq_else.130277:
beq_cont.130278:
beq_cont.130246:
    addi r28 r0 0
    bne r4 r28 beq_else.130301
    j beq_cont.130302
beq_else.130301:
    lwcZ f0 r1 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.130303
    fneg f0 f0
    j float_ble_cont.130304
float_ble_else.130303:
float_ble_cont.130304:
    addi r2 r0 3
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 52
    fclt f0 f1
    bc1f float_ble_else.130305
    j float_ble_cont.130306
float_ble_else.130305:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130307
    j float_ble_cont.130308
float_ble_else.130307:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130309
    j float_ble_cont.130310
float_ble_else.130309:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130311
    j float_ble_cont.130312
float_ble_else.130311:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130313
    j float_ble_cont.130314
float_ble_else.130313:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130315
    j float_ble_cont.130316
float_ble_else.130315:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130317
    j float_ble_cont.130318
float_ble_else.130317:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130319
    j float_ble_cont.130320
float_ble_else.130319:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130321
    j float_ble_cont.130322
float_ble_else.130321:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130323
    j float_ble_cont.130324
float_ble_else.130323:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130325
    j float_ble_cont.130326
float_ble_else.130325:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130327
    j float_ble_cont.130328
float_ble_else.130327:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 60
    addi r29 r29 64
    jal reduction_2pi_sub1.2555
    subi r29 r29 64
    lw r31 r29 60
float_ble_cont.130328:
float_ble_cont.130326:
float_ble_cont.130324:
float_ble_cont.130322:
float_ble_cont.130320:
float_ble_cont.130318:
float_ble_cont.130316:
float_ble_cont.130314:
float_ble_cont.130312:
float_ble_cont.130310:
float_ble_cont.130308:
float_ble_cont.130306:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 52
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130329
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130331
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130332
float_ble_else.130331:
float_ble_cont.130332:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130333
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130335
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130336
float_ble_else.130335:
float_ble_cont.130336:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130337
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130339
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130340
float_ble_else.130339:
float_ble_cont.130340:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130341
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130343
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130344
float_ble_else.130343:
float_ble_cont.130344:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 60
    addi r29 r29 64
    jal reduction_2pi_sub2.2557
    subi r29 r29 64
    lw r31 r29 60
    j float_ble_cont.130342
float_ble_else.130341:
float_ble_cont.130342:
    j float_ble_cont.130338
float_ble_else.130337:
float_ble_cont.130338:
    j float_ble_cont.130334
float_ble_else.130333:
float_ble_cont.130334:
    j float_ble_cont.130330
float_ble_else.130329:
float_ble_cont.130330:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 52
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130345
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130346
float_ble_else.130345:
float_ble_cont.130346:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130347
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130348
float_ble_else.130347:
float_ble_cont.130348:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.130349
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130350
float_ble_else.130349:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130350:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130351
    fneg f0 f0
    j float_ble_cont.130352
float_ble_else.130351:
float_ble_cont.130352:
    lw r1 r29 48
    lwcZ f1 r1 0
    addi r2 r0 3
    swcZ f0 r29 56
    swcZ f1 r29 60
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.130353
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130354
float_ble_else.130353:
float_ble_cont.130354:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 64
    fclt f0 f1
    bc1f float_ble_else.130355
    j float_ble_cont.130356
float_ble_else.130355:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130357
    j float_ble_cont.130358
float_ble_else.130357:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130359
    j float_ble_cont.130360
float_ble_else.130359:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130361
    j float_ble_cont.130362
float_ble_else.130361:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130363
    j float_ble_cont.130364
float_ble_else.130363:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130365
    j float_ble_cont.130366
float_ble_else.130365:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130367
    j float_ble_cont.130368
float_ble_else.130367:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130369
    j float_ble_cont.130370
float_ble_else.130369:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130371
    j float_ble_cont.130372
float_ble_else.130371:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130373
    j float_ble_cont.130374
float_ble_else.130373:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130375
    j float_ble_cont.130376
float_ble_else.130375:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130377
    j float_ble_cont.130378
float_ble_else.130377:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2555
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.130378:
float_ble_cont.130376:
float_ble_cont.130374:
float_ble_cont.130372:
float_ble_cont.130370:
float_ble_cont.130368:
float_ble_cont.130366:
float_ble_cont.130364:
float_ble_cont.130362:
float_ble_cont.130360:
float_ble_cont.130358:
float_ble_cont.130356:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130379
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130381
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130382
float_ble_else.130381:
float_ble_cont.130382:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130383
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130385
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130386
float_ble_else.130385:
float_ble_cont.130386:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130387
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130389
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130390
float_ble_else.130389:
float_ble_cont.130390:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130391
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130393
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130394
float_ble_else.130393:
float_ble_cont.130394:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2557
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.130392
float_ble_else.130391:
float_ble_cont.130392:
    j float_ble_cont.130388
float_ble_else.130387:
float_ble_cont.130388:
    j float_ble_cont.130384
float_ble_else.130383:
float_ble_cont.130384:
    j float_ble_cont.130380
float_ble_else.130379:
float_ble_cont.130380:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130395
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130396
float_ble_else.130395:
float_ble_cont.130396:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130397
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130398
float_ble_else.130397:
float_ble_cont.130398:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130399
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130400
float_ble_else.130399:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130400:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130401
    fneg f0 f0
    j float_ble_cont.130402
float_ble_else.130401:
float_ble_cont.130402:
    lw r1 r29 48
    lwcZ f1 r1 4
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130403
    fneg f1 f1
    j float_ble_cont.130404
float_ble_else.130403:
float_ble_cont.130404:
    addi r2 r0 3
    swcZ f0 r29 68
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.130405
    j float_ble_cont.130406
float_ble_else.130405:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130407
    j float_ble_cont.130408
float_ble_else.130407:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130409
    j float_ble_cont.130410
float_ble_else.130409:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130411
    j float_ble_cont.130412
float_ble_else.130411:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130413
    j float_ble_cont.130414
float_ble_else.130413:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130415
    j float_ble_cont.130416
float_ble_else.130415:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130417
    j float_ble_cont.130418
float_ble_else.130417:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130419
    j float_ble_cont.130420
float_ble_else.130419:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130421
    j float_ble_cont.130422
float_ble_else.130421:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130423
    j float_ble_cont.130424
float_ble_else.130423:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130425
    j float_ble_cont.130426
float_ble_else.130425:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130427
    j float_ble_cont.130428
float_ble_else.130427:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2555
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.130428:
float_ble_cont.130426:
float_ble_cont.130424:
float_ble_cont.130422:
float_ble_cont.130420:
float_ble_cont.130418:
float_ble_cont.130416:
float_ble_cont.130414:
float_ble_cont.130412:
float_ble_cont.130410:
float_ble_cont.130408:
float_ble_cont.130406:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130429
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130431
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130432
float_ble_else.130431:
float_ble_cont.130432:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130433
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130435
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130436
float_ble_else.130435:
float_ble_cont.130436:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130437
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130439
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130440
float_ble_else.130439:
float_ble_cont.130440:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130441
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130443
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130444
float_ble_else.130443:
float_ble_cont.130444:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2557
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.130442
float_ble_else.130441:
float_ble_cont.130442:
    j float_ble_cont.130438
float_ble_else.130437:
float_ble_cont.130438:
    j float_ble_cont.130434
float_ble_else.130433:
float_ble_cont.130434:
    j float_ble_cont.130430
float_ble_else.130429:
float_ble_cont.130430:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130445
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130446
float_ble_else.130445:
float_ble_cont.130446:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130447
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130448
float_ble_else.130447:
float_ble_cont.130448:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.130449
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130450
float_ble_else.130449:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130450:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130451
    fneg f0 f0
    j float_ble_cont.130452
float_ble_else.130451:
float_ble_cont.130452:
    lw r1 r29 48
    lwcZ f1 r1 4
    addi r2 r0 3
    swcZ f0 r29 76
    swcZ f1 r29 80
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    flui f0 0
    # 0.000000
    lwcZ f1 r29 80
    fclt f1 f0
    bc1f float_ble_else.130453
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130454
float_ble_else.130453:
float_ble_cont.130454:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 84
    fclt f0 f1
    bc1f float_ble_else.130455
    j float_ble_cont.130456
float_ble_else.130455:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130457
    j float_ble_cont.130458
float_ble_else.130457:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130459
    j float_ble_cont.130460
float_ble_else.130459:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130461
    j float_ble_cont.130462
float_ble_else.130461:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130463
    j float_ble_cont.130464
float_ble_else.130463:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130465
    j float_ble_cont.130466
float_ble_else.130465:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130467
    j float_ble_cont.130468
float_ble_else.130467:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130469
    j float_ble_cont.130470
float_ble_else.130469:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130471
    j float_ble_cont.130472
float_ble_else.130471:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130473
    j float_ble_cont.130474
float_ble_else.130473:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130475
    j float_ble_cont.130476
float_ble_else.130475:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130477
    j float_ble_cont.130478
float_ble_else.130477:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub1.2555
    subi r29 r29 96
    lw r31 r29 92
float_ble_cont.130478:
float_ble_cont.130476:
float_ble_cont.130474:
float_ble_cont.130472:
float_ble_cont.130470:
float_ble_cont.130468:
float_ble_cont.130466:
float_ble_cont.130464:
float_ble_cont.130462:
float_ble_cont.130460:
float_ble_cont.130458:
float_ble_cont.130456:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130479
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130481
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130482
float_ble_else.130481:
float_ble_cont.130482:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130483
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130485
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130486
float_ble_else.130485:
float_ble_cont.130486:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130487
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130489
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130490
float_ble_else.130489:
float_ble_cont.130490:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130491
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130493
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130494
float_ble_else.130493:
float_ble_cont.130494:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub2.2557
    subi r29 r29 96
    lw r31 r29 92
    j float_ble_cont.130492
float_ble_else.130491:
float_ble_cont.130492:
    j float_ble_cont.130488
float_ble_else.130487:
float_ble_cont.130488:
    j float_ble_cont.130484
float_ble_else.130483:
float_ble_cont.130484:
    j float_ble_cont.130480
float_ble_else.130479:
float_ble_cont.130480:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130495
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130496
float_ble_else.130495:
float_ble_cont.130496:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130497
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130498
float_ble_else.130497:
float_ble_cont.130498:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130499
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130500
float_ble_else.130499:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130500:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130501
    fneg f0 f0
    j float_ble_cont.130502
float_ble_else.130501:
float_ble_cont.130502:
    lw r1 r29 48
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130503
    fneg f1 f1
    j float_ble_cont.130504
float_ble_else.130503:
float_ble_cont.130504:
    addi r2 r0 3
    swcZ f0 r29 88
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 92
    fclt f0 f1
    bc1f float_ble_else.130505
    j float_ble_cont.130506
float_ble_else.130505:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130507
    j float_ble_cont.130508
float_ble_else.130507:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130509
    j float_ble_cont.130510
float_ble_else.130509:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130511
    j float_ble_cont.130512
float_ble_else.130511:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130513
    j float_ble_cont.130514
float_ble_else.130513:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130515
    j float_ble_cont.130516
float_ble_else.130515:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130517
    j float_ble_cont.130518
float_ble_else.130517:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130519
    j float_ble_cont.130520
float_ble_else.130519:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130521
    j float_ble_cont.130522
float_ble_else.130521:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130523
    j float_ble_cont.130524
float_ble_else.130523:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130525
    j float_ble_cont.130526
float_ble_else.130525:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130527
    j float_ble_cont.130528
float_ble_else.130527:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub1.2555
    subi r29 r29 104
    lw r31 r29 100
float_ble_cont.130528:
float_ble_cont.130526:
float_ble_cont.130524:
float_ble_cont.130522:
float_ble_cont.130520:
float_ble_cont.130518:
float_ble_cont.130516:
float_ble_cont.130514:
float_ble_cont.130512:
float_ble_cont.130510:
float_ble_cont.130508:
float_ble_cont.130506:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130529
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130531
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130532
float_ble_else.130531:
float_ble_cont.130532:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130533
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130535
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130536
float_ble_else.130535:
float_ble_cont.130536:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130537
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130539
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130540
float_ble_else.130539:
float_ble_cont.130540:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130541
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130543
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130544
float_ble_else.130543:
float_ble_cont.130544:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub2.2557
    subi r29 r29 104
    lw r31 r29 100
    j float_ble_cont.130542
float_ble_else.130541:
float_ble_cont.130542:
    j float_ble_cont.130538
float_ble_else.130537:
float_ble_cont.130538:
    j float_ble_cont.130534
float_ble_else.130533:
float_ble_cont.130534:
    j float_ble_cont.130530
float_ble_else.130529:
float_ble_cont.130530:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130545
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130546
float_ble_else.130545:
float_ble_cont.130546:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130547
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130548
float_ble_else.130547:
float_ble_cont.130548:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.130549
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130550
float_ble_else.130549:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130550:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130551
    fneg f0 f0
    j float_ble_cont.130552
float_ble_else.130551:
float_ble_cont.130552:
    lw r1 r29 48
    lwcZ f1 r1 8
    addi r2 r0 3
    swcZ f0 r29 96
    swcZ f1 r29 100
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    flui f0 0
    # 0.000000
    lwcZ f1 r29 100
    fclt f1 f0
    bc1f float_ble_else.130553
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130554
float_ble_else.130553:
float_ble_cont.130554:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 104
    fclt f0 f1
    bc1f float_ble_else.130555
    j float_ble_cont.130556
float_ble_else.130555:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130557
    j float_ble_cont.130558
float_ble_else.130557:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130559
    j float_ble_cont.130560
float_ble_else.130559:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130561
    j float_ble_cont.130562
float_ble_else.130561:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130563
    j float_ble_cont.130564
float_ble_else.130563:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130565
    j float_ble_cont.130566
float_ble_else.130565:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130567
    j float_ble_cont.130568
float_ble_else.130567:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130569
    j float_ble_cont.130570
float_ble_else.130569:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130571
    j float_ble_cont.130572
float_ble_else.130571:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130573
    j float_ble_cont.130574
float_ble_else.130573:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130575
    j float_ble_cont.130576
float_ble_else.130575:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130577
    j float_ble_cont.130578
float_ble_else.130577:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub1.2555
    subi r29 r29 112
    lw r31 r29 108
float_ble_cont.130578:
float_ble_cont.130576:
float_ble_cont.130574:
float_ble_cont.130572:
float_ble_cont.130570:
float_ble_cont.130568:
float_ble_cont.130566:
float_ble_cont.130564:
float_ble_cont.130562:
float_ble_cont.130560:
float_ble_cont.130558:
float_ble_cont.130556:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 104
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130579
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130581
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130582
float_ble_else.130581:
float_ble_cont.130582:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130583
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130585
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130586
float_ble_else.130585:
float_ble_cont.130586:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130587
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130589
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130590
float_ble_else.130589:
float_ble_cont.130590:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130591
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.130593
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130594
float_ble_else.130593:
float_ble_cont.130594:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub2.2557
    subi r29 r29 112
    lw r31 r29 108
    j float_ble_cont.130592
float_ble_else.130591:
float_ble_cont.130592:
    j float_ble_cont.130588
float_ble_else.130587:
float_ble_cont.130588:
    j float_ble_cont.130584
float_ble_else.130583:
float_ble_cont.130584:
    j float_ble_cont.130580
float_ble_else.130579:
float_ble_cont.130580:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 104
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130595
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130596
float_ble_else.130595:
float_ble_cont.130596:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130597
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.130598
float_ble_else.130597:
float_ble_cont.130598:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.130599
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.130600
float_ble_else.130599:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.130600:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.130601
    fneg f0 f0
    j float_ble_cont.130602
float_ble_else.130601:
float_ble_cont.130602:
    lwcZ f1 r29 96
    lwcZ f2 r29 76
    fmul f3 f2 f1
    lwcZ f4 r29 88
    lwcZ f5 r29 68
    fmul f6 f5 f4
    fmul f6 f6 f1
    lwcZ f7 r29 56
    fmul f8 f7 f0
    fsub f6 f6 f8
    fmul f8 f7 f4
    fmul f8 f8 f1
    fmul f9 f5 f0
    fadd f8 f8 f9
    fmul f9 f2 f0
    fmul f10 f5 f4
    fmul f10 f10 f0
    fmul f11 f7 f1
    fadd f10 f10 f11
    fmul f11 f7 f4
    fmul f0 f11 f0
    fmul f1 f5 f1
    fsub f0 f0 f1
    fneg f1 f4
    fmul f4 f5 f2
    fmul f2 f7 f2
    lw r1 r29 24
    lwcZ f5 r1 0
    lwcZ f7 r1 4
    lwcZ f11 r1 8
    fmul f12 f3 f3
    fmul f12 f5 f12
    fmul f13 f9 f9
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f1 f1
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 0
    fmul f12 f6 f6
    fmul f12 f5 f12
    fmul f13 f10 f10
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f4 f4
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 4
    fmul f12 f8 f8
    fmul f12 f5 f12
    fmul f13 f0 f0
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f2 f2
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 8
    flui f12 16384
    # 2.000000
    fmul f13 f5 f6
    fmul f13 f13 f8
    fmul f14 f7 f10
    fmul f14 f14 f0
    fadd f13 f13 f14
    fmul f14 f11 f4
    fmul f14 f14 f2
    fadd f13 f13 f14
    fmul f12 f12 f13
    lw r1 r29 48
    swcZ f12 r1 0
    flui f12 16384
    # 2.000000
    fmul f13 f5 f3
    fmul f8 f13 f8
    fmul f13 f7 f9
    fmul f0 f13 f0
    fadd f0 f8 f0
    fmul f8 f11 f1
    fmul f2 f8 f2
    fadd f0 f0 f2
    fmul f0 f12 f0
    swcZ f0 r1 4
    flui f0 16384
    # 2.000000
    fmul f2 f5 f3
    fmul f2 f2 f6
    fmul f3 f7 f9
    fmul f3 f3 f10
    fadd f2 f2 f3
    fmul f1 f11 f1
    fmul f1 f1 f4
    fadd f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.130302:
    addi r1 r0 1
    jr r31
read_object.2758:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    slti r28 r1 60
    bne r0 r28 bge_else.130603
    jr r31
bge_else.130603:
    inint r5 r0
    #unknown instruction
    sw r25 r29 0
    sw r3 r29 4
    sw r2 r29 8
    sw r4 r29 12
    sw r1 r29 16
    addi r28 r0 -1
    bne r5 r28 beq_else.130605
    addi r1 r0 0
    j beq_cont.130606
beq_else.130605:
    inint r6 r0
    #unknown instruction
    inint r7 r0
    #unknown instruction
    inint r8 r0
    #unknown instruction
    addi r9 r0 3
    flui f0 0
    # 0.000000
    sw r5 r29 20
    sw r7 r29 24
    sw r6 r29 28
    sw r8 r29 32
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.130607
    addi r2 r0 1
    j float_ble_cont.130608
float_ble_else.130607:
    addi r2 r0 0
float_ble_cont.130608:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 40
    sw r2 r29 44
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 52
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 32
    addi r28 r0 0
    bne r2 r28 beq_else.130609
    j beq_cont.130610
beq_else.130609:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.130610:
    lw r3 r29 28
    addi r28 r0 2
    bne r3 r28 beq_else.130611
    addi r4 r0 1
    j beq_cont.130612
beq_else.130611:
    lw r4 r29 44
beq_cont.130612:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 56
    sw r1 r29 60
    mv r1 r5
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 48
    sw r1 r2 40
    lw r1 r29 60
    sw r1 r2 36
    lw r3 r29 52
    sw r3 r2 32
    lw r3 r29 48
    sw r3 r2 28
    lw r3 r29 56
    sw r3 r2 24
    lw r3 r29 40
    sw r3 r2 20
    lw r3 r29 36
    sw r3 r2 16
    lw r4 r29 32
    sw r4 r2 12
    lw r5 r29 24
    sw r5 r2 8
    lw r5 r29 28
    sw r5 r2 4
    lw r6 r29 20
    sw r6 r2 0
    lw r6 r29 16
    sll r7 r6 2
    lw r8 r29 4
    add r27 r8 r7
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.130613
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.130615
    flui f0 0
    # 0.000000
    j float_eq0_cont.130616
float_eq0.130615:
    fcz f0
    bc1f float_eq0.130617
    flui f1 0
    # 0.000000
    j float_eq0_cont.130618
float_eq0.130617:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130619
    addi r2 r0 1
    j float_ble_cont.130620
float_ble_else.130619:
    addi r2 r0 0
float_ble_cont.130620:
    addi r28 r0 0
    bne r2 r28 beq_else.130621
    flui f1 -16512
    # -1.000000
    j beq_cont.130622
beq_else.130621:
    flui f1 16256
    # 1.000000
beq_cont.130622:
float_eq0_cont.130618:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130623
    j float_eq0_cont.130624
float_eq0.130623:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130624:
    fmul f0 f1 f0
float_eq0_cont.130616:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.130625
    flui f0 0
    # 0.000000
    j float_eq0_cont.130626
float_eq0.130625:
    fcz f0
    bc1f float_eq0.130627
    flui f1 0
    # 0.000000
    j float_eq0_cont.130628
float_eq0.130627:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130629
    addi r2 r0 1
    j float_ble_cont.130630
float_ble_else.130629:
    addi r2 r0 0
float_ble_cont.130630:
    addi r28 r0 0
    bne r2 r28 beq_else.130631
    flui f1 -16512
    # -1.000000
    j beq_cont.130632
beq_else.130631:
    flui f1 16256
    # 1.000000
beq_cont.130632:
float_eq0_cont.130628:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130633
    j float_eq0_cont.130634
float_eq0.130633:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130634:
    fmul f0 f1 f0
float_eq0_cont.130626:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.130635
    flui f0 0
    # 0.000000
    j float_eq0_cont.130636
float_eq0.130635:
    fcz f0
    bc1f float_eq0.130637
    flui f1 0
    # 0.000000
    j float_eq0_cont.130638
float_eq0.130637:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130639
    addi r2 r0 1
    j float_ble_cont.130640
float_ble_else.130639:
    addi r2 r0 0
float_ble_cont.130640:
    addi r28 r0 0
    bne r2 r28 beq_else.130641
    flui f1 -16512
    # -1.000000
    j beq_cont.130642
beq_else.130641:
    flui f1 16256
    # 1.000000
beq_cont.130642:
float_eq0_cont.130638:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130643
    j float_eq0_cont.130644
float_eq0.130643:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130644:
    fmul f0 f1 f0
float_eq0_cont.130636:
    swcZ f0 r3 8
    j beq_cont.130614
beq_else.130613:
    addi r28 r0 2
    bne r5 r28 beq_else.130645
    lw r2 r29 44
    addi r28 r0 0
    bne r2 r28 beq_else.130647
    addi r2 r0 1
    j beq_cont.130648
beq_else.130647:
    addi r2 r0 0
beq_cont.130648:
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130649
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130651
    j float_eq0_cont.130652
float_eq0.130651:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130652:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130653
    j float_eq0_cont.130654
float_eq0.130653:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130654:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130655
    j float_eq0_cont.130656
float_eq0.130655:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130656:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130657
    j float_eq0_cont.130658
float_eq0.130657:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.130658:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.130659
    j float_eq0_cont.130660
float_eq0.130659:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.130660:
    fmul f0 f0 f1
    j float_ble_cont.130650
float_ble_else.130649:
    flui f0 0
    # 0.000000
float_ble_cont.130650:
    fcz f0
    bc1f float_eq0.130661
    flui f0 16256
    # 1.000000
    j float_eq0_cont.130662
float_eq0.130661:
    addi r28 r0 0
    bne r2 r28 beq_else.130663
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.130665
    j float_eq0_cont.130666
float_eq0.130665:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130666:
    fmul f0 f1 f0
    j beq_cont.130664
beq_else.130663:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.130667
    j float_eq0_cont.130668
float_eq0.130667:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130668:
    fmul f0 f1 f0
beq_cont.130664:
float_eq0_cont.130662:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.130646
beq_else.130645:
beq_cont.130646:
beq_cont.130614:
    addi r28 r0 0
    bne r4 r28 beq_else.130669
    j beq_cont.130670
beq_else.130669:
    mv r2 r1
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal rotate_quadratic_matrix.2753
    subi r29 r29 72
    lw r31 r29 68
beq_cont.130670:
    addi r1 r0 1
beq_cont.130606:
    addi r28 r0 0
    bne r1 r28 beq_else.130671
    lw r1 r29 12
    lw r2 r29 16
    sw r2 r1 0
    jr r31
beq_else.130671:
    lw r1 r29 16
    addi r1 r1 1
    slti r28 r1 60
    bne r0 r28 bge_else.130673
    jr r31
bge_else.130673:
    lw r25 r29 8
    sw r1 r29 64
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r28 r0 0
    bne r1 r28 beq_else.130675
    lw r1 r29 12
    lw r2 r29 64
    sw r2 r1 0
    jr r31
beq_else.130675:
    lw r1 r29 64
    addi r1 r1 1
    slti r28 r1 60
    bne r0 r28 bge_else.130677
    jr r31
bge_else.130677:
    inint r2 r0
    #unknown instruction
    sw r1 r29 68
    addi r28 r0 -1
    bne r2 r28 beq_else.130679
    addi r1 r0 0
    j beq_cont.130680
beq_else.130679:
    inint r3 r0
    #unknown instruction
    inint r4 r0
    #unknown instruction
    inint r5 r0
    #unknown instruction
    addi r6 r0 3
    flui f0 0
    # 0.000000
    sw r2 r29 72
    sw r4 r29 76
    sw r3 r29 80
    sw r5 r29 84
    mv r1 r6
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 88
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.130681
    addi r2 r0 1
    j float_ble_cont.130682
float_ble_else.130681:
    addi r2 r0 0
float_ble_cont.130682:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 92
    sw r2 r29 96
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 84
    addi r28 r0 0
    bne r2 r28 beq_else.130683
    j beq_cont.130684
beq_else.130683:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.130684:
    lw r3 r29 80
    addi r28 r0 2
    bne r3 r28 beq_else.130685
    addi r4 r0 1
    j beq_cont.130686
beq_else.130685:
    lw r4 r29 96
beq_cont.130686:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 108
    sw r1 r29 112
    mv r1 r5
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 48
    sw r1 r2 40
    lw r1 r29 112
    sw r1 r2 36
    lw r3 r29 104
    sw r3 r2 32
    lw r3 r29 100
    sw r3 r2 28
    lw r3 r29 108
    sw r3 r2 24
    lw r3 r29 92
    sw r3 r2 20
    lw r3 r29 88
    sw r3 r2 16
    lw r4 r29 84
    sw r4 r2 12
    lw r5 r29 76
    sw r5 r2 8
    lw r5 r29 80
    sw r5 r2 4
    lw r6 r29 72
    sw r6 r2 0
    lw r6 r29 68
    sll r7 r6 2
    lw r8 r29 4
    add r27 r8 r7
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.130687
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.130689
    flui f0 0
    # 0.000000
    j float_eq0_cont.130690
float_eq0.130689:
    fcz f0
    bc1f float_eq0.130691
    flui f1 0
    # 0.000000
    j float_eq0_cont.130692
float_eq0.130691:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130693
    addi r2 r0 1
    j float_ble_cont.130694
float_ble_else.130693:
    addi r2 r0 0
float_ble_cont.130694:
    addi r28 r0 0
    bne r2 r28 beq_else.130695
    flui f1 -16512
    # -1.000000
    j beq_cont.130696
beq_else.130695:
    flui f1 16256
    # 1.000000
beq_cont.130696:
float_eq0_cont.130692:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130697
    j float_eq0_cont.130698
float_eq0.130697:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130698:
    fmul f0 f1 f0
float_eq0_cont.130690:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.130699
    flui f0 0
    # 0.000000
    j float_eq0_cont.130700
float_eq0.130699:
    fcz f0
    bc1f float_eq0.130701
    flui f1 0
    # 0.000000
    j float_eq0_cont.130702
float_eq0.130701:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130703
    addi r2 r0 1
    j float_ble_cont.130704
float_ble_else.130703:
    addi r2 r0 0
float_ble_cont.130704:
    addi r28 r0 0
    bne r2 r28 beq_else.130705
    flui f1 -16512
    # -1.000000
    j beq_cont.130706
beq_else.130705:
    flui f1 16256
    # 1.000000
beq_cont.130706:
float_eq0_cont.130702:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130707
    j float_eq0_cont.130708
float_eq0.130707:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130708:
    fmul f0 f1 f0
float_eq0_cont.130700:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.130709
    flui f0 0
    # 0.000000
    j float_eq0_cont.130710
float_eq0.130709:
    fcz f0
    bc1f float_eq0.130711
    flui f1 0
    # 0.000000
    j float_eq0_cont.130712
float_eq0.130711:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.130713
    addi r2 r0 1
    j float_ble_cont.130714
float_ble_else.130713:
    addi r2 r0 0
float_ble_cont.130714:
    addi r28 r0 0
    bne r2 r28 beq_else.130715
    flui f1 -16512
    # -1.000000
    j beq_cont.130716
beq_else.130715:
    flui f1 16256
    # 1.000000
beq_cont.130716:
float_eq0_cont.130712:
    fmul f0 f0 f0
    fcz f0
    bc1f float_eq0.130717
    j float_eq0_cont.130718
float_eq0.130717:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.130718:
    fmul f0 f1 f0
float_eq0_cont.130710:
    swcZ f0 r3 8
    j beq_cont.130688
beq_else.130687:
    addi r28 r0 2
    bne r5 r28 beq_else.130719
    lw r2 r29 96
    addi r28 r0 0
    bne r2 r28 beq_else.130721
    addi r2 r0 1
    j beq_cont.130722
beq_else.130721:
    addi r2 r0 0
beq_cont.130722:
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal vecunit_sgn.2648
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.130720
beq_else.130719:
beq_cont.130720:
beq_cont.130688:
    lw r1 r29 84
    addi r28 r0 0
    bne r1 r28 beq_else.130723
    j beq_cont.130724
beq_else.130723:
    lw r1 r29 88
    lw r2 r29 112
    sw r31 r29 116
    addi r29 r29 120
    jal rotate_quadratic_matrix.2753
    subi r29 r29 120
    lw r31 r29 116
beq_cont.130724:
    addi r1 r0 1
beq_cont.130680:
    addi r28 r0 0
    bne r1 r28 beq_else.130725
    lw r1 r29 12
    lw r2 r29 68
    sw r2 r1 0
    jr r31
beq_else.130725:
    lw r1 r29 68
    addi r1 r1 1
    slti r28 r1 60
    bne r0 r28 bge_else.130727
    jr r31
bge_else.130727:
    lw r25 r29 8
    sw r1 r29 116
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.130729
    lw r1 r29 12
    lw r2 r29 116
    sw r2 r1 0
    jr r31
beq_else.130729:
    lw r1 r29 116
    addi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
read_net_item.2762:
    inint r2 r0
    #unknown instruction
    addi r28 r0 -1
    bne r2 r28 beq_else.130731
    addi r1 r1 1
    addi r2 r0 -1
    j min_caml_create_array
beq_else.130731:
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 0
    sw r1 r29 4
    addi r28 r0 -1
    bne r4 r28 beq_else.130732
    addi r3 r3 1
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.130733
beq_else.130732:
    addi r5 r3 1
    inint r6 r0
    #unknown instruction
    sw r4 r29 8
    sw r3 r29 12
    addi r28 r0 -1
    bne r6 r28 beq_else.130734
    addi r5 r5 1
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.130735
beq_else.130734:
    addi r7 r5 1
    inint r8 r0
    #unknown instruction
    sw r6 r29 16
    sw r5 r29 20
    addi r28 r0 -1
    bne r8 r28 beq_else.130736
    addi r7 r7 1
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.130737
beq_else.130736:
    addi r9 r7 1
    inint r10 r0
    #unknown instruction
    sw r8 r29 24
    sw r7 r29 28
    addi r28 r0 -1
    bne r10 r28 beq_else.130738
    addi r9 r9 1
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.130739
beq_else.130738:
    addi r11 r9 1
    inint r12 r0
    #unknown instruction
    sw r10 r29 32
    sw r9 r29 36
    addi r28 r0 -1
    bne r12 r28 beq_else.130740
    addi r11 r11 1
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.130741
beq_else.130740:
    addi r13 r11 1
    inint r14 r0
    #unknown instruction
    sw r12 r29 40
    sw r11 r29 44
    addi r28 r0 -1
    bne r14 r28 beq_else.130742
    addi r13 r13 1
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.130743
beq_else.130742:
    addi r15 r13 1
    inint r16 r0
    #unknown instruction
    sw r14 r29 48
    sw r13 r29 52
    addi r28 r0 -1
    bne r16 r28 beq_else.130744
    addi r15 r15 1
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.130745
beq_else.130744:
    addi r17 r15 1
    inint r18 r0
    #unknown instruction
    sw r16 r29 56
    sw r15 r29 60
    addi r28 r0 -1
    bne r18 r28 beq_else.130746
    addi r17 r17 1
    addi r18 r0 -1
    mv r2 r18
    mv r1 r17
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.130747
beq_else.130746:
    addi r19 r17 1
    inint r20 r0
    #unknown instruction
    sw r18 r29 64
    sw r17 r29 68
    addi r28 r0 -1
    bne r20 r28 beq_else.130748
    addi r19 r19 1
    addi r20 r0 -1
    mv r2 r20
    mv r1 r19
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.130749
beq_else.130748:
    addi r21 r19 1
    inint r22 r0
    #unknown instruction
    sw r20 r29 72
    sw r19 r29 76
    addi r28 r0 -1
    bne r22 r28 beq_else.130750
    addi r21 r21 1
    addi r22 r0 -1
    mv r2 r22
    mv r1 r21
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.130751
beq_else.130750:
    addi r23 r21 1
    inint r24 r0
    #unknown instruction
    sw r22 r29 80
    sw r21 r29 84
    addi r28 r0 -1
    bne r24 r28 beq_else.130752
    addi r23 r23 1
    addi r24 r0 -1
    mv r2 r24
    mv r1 r23
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.130753
beq_else.130752:
    addi r25 r23 1
    inint r2 r0
    #unknown instruction
    sw r24 r29 88
    sw r23 r29 92
    addi r28 r0 -1
    bne r2 r28 beq_else.130754
    addi r2 r25 1
    addi r25 r0 -1
    mv r1 r2
    mv r2 r25
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.130755
beq_else.130754:
    addi r1 r25 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 96
    sw r25 r29 100
    addi r28 r0 -1
    bne r4 r28 beq_else.130756
    addi r1 r1 1
    addi r4 r0 -1
    mv r2 r4
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.130757
beq_else.130756:
    addi r3 r1 1
    inint r6 r0
    #unknown instruction
    sw r4 r29 104
    sw r1 r29 108
    addi r28 r0 -1
    bne r6 r28 beq_else.130758
    addi r3 r3 1
    addi r6 r0 -1
    mv r2 r6
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.130759
beq_else.130758:
    addi r5 r3 1
    inint r8 r0
    #unknown instruction
    sw r6 r29 112
    sw r3 r29 116
    addi r28 r0 -1
    bne r8 r28 beq_else.130760
    addi r5 r5 1
    addi r8 r0 -1
    mv r2 r8
    mv r1 r5
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.130761
beq_else.130760:
    addi r7 r5 1
    sw r8 r29 120
    sw r5 r29 124
    mv r1 r7
    sw r31 r29 132
    addi r29 r29 136
    jal read_net_item.2762
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 124
    sll r2 r2 2
    lw r3 r29 120
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130761:
    lw r2 r29 116
    sll r2 r2 2
    lw r3 r29 112
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130759:
    lw r2 r29 108
    sll r2 r2 2
    lw r3 r29 104
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130757:
    lw r2 r29 100
    sll r2 r2 2
    lw r3 r29 96
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130755:
    lw r2 r29 92
    sll r2 r2 2
    lw r3 r29 88
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130753:
    lw r2 r29 84
    sll r2 r2 2
    lw r3 r29 80
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130751:
    lw r2 r29 76
    sll r2 r2 2
    lw r3 r29 72
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130749:
    lw r2 r29 68
    sll r2 r2 2
    lw r3 r29 64
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130747:
    lw r2 r29 60
    sll r2 r2 2
    lw r3 r29 56
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130745:
    lw r2 r29 52
    sll r2 r2 2
    lw r3 r29 48
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130743:
    lw r2 r29 44
    sll r2 r2 2
    lw r3 r29 40
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130741:
    lw r2 r29 36
    sll r2 r2 2
    lw r3 r29 32
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130739:
    lw r2 r29 28
    sll r2 r2 2
    lw r3 r29 24
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130737:
    lw r2 r29 20
    sll r2 r2 2
    lw r3 r29 16
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130735:
    lw r2 r29 12
    sll r2 r2 2
    lw r3 r29 8
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130733:
    lw r2 r29 4
    sll r2 r2 2
    lw r3 r29 0
    add r27 r1 r2
    sw r3 r27 0
    jr r31
read_or_network.2764:
    inint r2 r0
    #unknown instruction
    sw r1 r29 0
    addi r28 r0 -1
    bne r2 r28 beq_else.130762
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    or r2 r0 r1
    j beq_cont.130763
beq_else.130762:
    inint r3 r0
    #unknown instruction
    sw r2 r29 4
    addi r28 r0 -1
    bne r3 r28 beq_else.130764
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.130765
beq_else.130764:
    inint r4 r0
    #unknown instruction
    sw r3 r29 8
    addi r28 r0 -1
    bne r4 r28 beq_else.130766
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.130767
beq_else.130766:
    inint r5 r0
    #unknown instruction
    sw r4 r29 12
    addi r28 r0 -1
    bne r5 r28 beq_else.130768
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.130769
beq_else.130768:
    inint r6 r0
    #unknown instruction
    sw r5 r29 16
    addi r28 r0 -1
    bne r6 r28 beq_else.130770
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.130771
beq_else.130770:
    inint r7 r0
    #unknown instruction
    sw r6 r29 20
    addi r28 r0 -1
    bne r7 r28 beq_else.130772
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.130773
beq_else.130772:
    inint r8 r0
    #unknown instruction
    sw r7 r29 24
    addi r28 r0 -1
    bne r8 r28 beq_else.130774
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.130775
beq_else.130774:
    inint r9 r0
    #unknown instruction
    sw r8 r29 28
    addi r28 r0 -1
    bne r9 r28 beq_else.130776
    addi r9 r0 8
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.130777
beq_else.130776:
    inint r10 r0
    #unknown instruction
    sw r9 r29 32
    addi r28 r0 -1
    bne r10 r28 beq_else.130778
    addi r10 r0 9
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.130779
beq_else.130778:
    inint r11 r0
    #unknown instruction
    sw r10 r29 36
    addi r28 r0 -1
    bne r11 r28 beq_else.130780
    addi r11 r0 10
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.130781
beq_else.130780:
    inint r12 r0
    #unknown instruction
    sw r11 r29 40
    addi r28 r0 -1
    bne r12 r28 beq_else.130782
    addi r12 r0 11
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.130783
beq_else.130782:
    inint r13 r0
    #unknown instruction
    sw r12 r29 44
    addi r28 r0 -1
    bne r13 r28 beq_else.130784
    addi r13 r0 12
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.130785
beq_else.130784:
    inint r14 r0
    #unknown instruction
    sw r13 r29 48
    addi r28 r0 -1
    bne r14 r28 beq_else.130786
    addi r14 r0 13
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.130787
beq_else.130786:
    inint r15 r0
    #unknown instruction
    sw r14 r29 52
    addi r28 r0 -1
    bne r15 r28 beq_else.130788
    addi r15 r0 14
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.130789
beq_else.130788:
    inint r16 r0
    #unknown instruction
    sw r15 r29 56
    addi r28 r0 -1
    bne r16 r28 beq_else.130790
    addi r16 r0 15
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.130791
beq_else.130790:
    addi r17 r0 15
    sw r16 r29 60
    mv r1 r17
    sw r31 r29 68
    addi r29 r29 72
    jal read_net_item.2762
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r2 r1 56
beq_cont.130791:
    lw r2 r29 56
    sw r2 r1 52
beq_cont.130789:
    lw r2 r29 52
    sw r2 r1 48
beq_cont.130787:
    lw r2 r29 48
    sw r2 r1 44
beq_cont.130785:
    lw r2 r29 44
    sw r2 r1 40
beq_cont.130783:
    lw r2 r29 40
    sw r2 r1 36
beq_cont.130781:
    lw r2 r29 36
    sw r2 r1 32
beq_cont.130779:
    lw r2 r29 32
    sw r2 r1 28
beq_cont.130777:
    lw r2 r29 28
    sw r2 r1 24
beq_cont.130775:
    lw r2 r29 24
    sw r2 r1 20
beq_cont.130773:
    lw r2 r29 20
    sw r2 r1 16
beq_cont.130771:
    lw r2 r29 16
    sw r2 r1 12
beq_cont.130769:
    lw r2 r29 12
    sw r2 r1 8
beq_cont.130767:
    lw r2 r29 8
    sw r2 r1 4
beq_cont.130765:
    lw r2 r29 4
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130763:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130792
    lw r1 r29 0
    addi r1 r1 1
    j min_caml_create_array
beq_else.130792:
    lw r1 r29 0
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 64
    sw r3 r29 68
    addi r28 r0 -1
    bne r4 r28 beq_else.130793
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    j beq_cont.130794
beq_else.130793:
    inint r5 r0
    #unknown instruction
    sw r4 r29 72
    addi r28 r0 -1
    bne r5 r28 beq_else.130795
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.130796
beq_else.130795:
    inint r6 r0
    #unknown instruction
    sw r5 r29 76
    addi r28 r0 -1
    bne r6 r28 beq_else.130797
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.130798
beq_else.130797:
    inint r7 r0
    #unknown instruction
    sw r6 r29 80
    addi r28 r0 -1
    bne r7 r28 beq_else.130799
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.130800
beq_else.130799:
    inint r8 r0
    #unknown instruction
    sw r7 r29 84
    addi r28 r0 -1
    bne r8 r28 beq_else.130801
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.130802
beq_else.130801:
    inint r9 r0
    #unknown instruction
    sw r8 r29 88
    addi r28 r0 -1
    bne r9 r28 beq_else.130803
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.130804
beq_else.130803:
    inint r10 r0
    #unknown instruction
    sw r9 r29 92
    addi r28 r0 -1
    bne r10 r28 beq_else.130805
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.130806
beq_else.130805:
    inint r11 r0
    #unknown instruction
    sw r10 r29 96
    addi r28 r0 -1
    bne r11 r28 beq_else.130807
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.130808
beq_else.130807:
    inint r12 r0
    #unknown instruction
    sw r11 r29 100
    addi r28 r0 -1
    bne r12 r28 beq_else.130809
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.130810
beq_else.130809:
    inint r13 r0
    #unknown instruction
    sw r12 r29 104
    addi r28 r0 -1
    bne r13 r28 beq_else.130811
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.130812
beq_else.130811:
    inint r14 r0
    #unknown instruction
    sw r13 r29 108
    addi r28 r0 -1
    bne r14 r28 beq_else.130813
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.130814
beq_else.130813:
    inint r15 r0
    #unknown instruction
    sw r14 r29 112
    addi r28 r0 -1
    bne r15 r28 beq_else.130815
    addi r15 r0 12
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.130816
beq_else.130815:
    inint r16 r0
    #unknown instruction
    sw r15 r29 116
    addi r28 r0 -1
    bne r16 r28 beq_else.130817
    addi r16 r0 13
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.130818
beq_else.130817:
    inint r17 r0
    #unknown instruction
    sw r16 r29 120
    addi r28 r0 -1
    bne r17 r28 beq_else.130819
    addi r17 r0 14
    addi r18 r0 -1
    mv r2 r18
    mv r1 r17
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.130820
beq_else.130819:
    addi r18 r0 14
    sw r17 r29 124
    mv r1 r18
    sw r31 r29 132
    addi r29 r29 136
    jal read_net_item.2762
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 124
    sw r2 r1 52
beq_cont.130820:
    lw r2 r29 120
    sw r2 r1 48
beq_cont.130818:
    lw r2 r29 116
    sw r2 r1 44
beq_cont.130816:
    lw r2 r29 112
    sw r2 r1 40
beq_cont.130814:
    lw r2 r29 108
    sw r2 r1 36
beq_cont.130812:
    lw r2 r29 104
    sw r2 r1 32
beq_cont.130810:
    lw r2 r29 100
    sw r2 r1 28
beq_cont.130808:
    lw r2 r29 96
    sw r2 r1 24
beq_cont.130806:
    lw r2 r29 92
    sw r2 r1 20
beq_cont.130804:
    lw r2 r29 88
    sw r2 r1 16
beq_cont.130802:
    lw r2 r29 84
    sw r2 r1 12
beq_cont.130800:
    lw r2 r29 80
    sw r2 r1 8
beq_cont.130798:
    lw r2 r29 76
    sw r2 r1 4
beq_cont.130796:
    lw r2 r29 72
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130794:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130821
    lw r1 r29 68
    addi r1 r1 1
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.130822
beq_else.130821:
    lw r1 r29 68
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 128
    sw r3 r29 132
    addi r28 r0 -1
    bne r4 r28 beq_else.130823
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    j beq_cont.130824
beq_else.130823:
    inint r5 r0
    #unknown instruction
    sw r4 r29 136
    addi r28 r0 -1
    bne r5 r28 beq_else.130825
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.130826
beq_else.130825:
    inint r6 r0
    #unknown instruction
    sw r5 r29 140
    addi r28 r0 -1
    bne r6 r28 beq_else.130827
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.130828
beq_else.130827:
    inint r7 r0
    #unknown instruction
    sw r6 r29 144
    addi r28 r0 -1
    bne r7 r28 beq_else.130829
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.130830
beq_else.130829:
    inint r8 r0
    #unknown instruction
    sw r7 r29 148
    addi r28 r0 -1
    bne r8 r28 beq_else.130831
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.130832
beq_else.130831:
    inint r9 r0
    #unknown instruction
    sw r8 r29 152
    addi r28 r0 -1
    bne r9 r28 beq_else.130833
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.130834
beq_else.130833:
    inint r10 r0
    #unknown instruction
    sw r9 r29 156
    addi r28 r0 -1
    bne r10 r28 beq_else.130835
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.130836
beq_else.130835:
    inint r11 r0
    #unknown instruction
    sw r10 r29 160
    addi r28 r0 -1
    bne r11 r28 beq_else.130837
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.130838
beq_else.130837:
    inint r12 r0
    #unknown instruction
    sw r11 r29 164
    addi r28 r0 -1
    bne r12 r28 beq_else.130839
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.130840
beq_else.130839:
    inint r13 r0
    #unknown instruction
    sw r12 r29 168
    addi r28 r0 -1
    bne r13 r28 beq_else.130841
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.130842
beq_else.130841:
    inint r14 r0
    #unknown instruction
    sw r13 r29 172
    addi r28 r0 -1
    bne r14 r28 beq_else.130843
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.130844
beq_else.130843:
    inint r15 r0
    #unknown instruction
    sw r14 r29 176
    addi r28 r0 -1
    bne r15 r28 beq_else.130845
    addi r15 r0 12
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.130846
beq_else.130845:
    inint r16 r0
    #unknown instruction
    sw r15 r29 180
    addi r28 r0 -1
    bne r16 r28 beq_else.130847
    addi r16 r0 13
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.130848
beq_else.130847:
    addi r17 r0 13
    sw r16 r29 184
    mv r1 r17
    sw r31 r29 188
    addi r29 r29 192
    jal read_net_item.2762
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    sw r2 r1 48
beq_cont.130848:
    lw r2 r29 180
    sw r2 r1 44
beq_cont.130846:
    lw r2 r29 176
    sw r2 r1 40
beq_cont.130844:
    lw r2 r29 172
    sw r2 r1 36
beq_cont.130842:
    lw r2 r29 168
    sw r2 r1 32
beq_cont.130840:
    lw r2 r29 164
    sw r2 r1 28
beq_cont.130838:
    lw r2 r29 160
    sw r2 r1 24
beq_cont.130836:
    lw r2 r29 156
    sw r2 r1 20
beq_cont.130834:
    lw r2 r29 152
    sw r2 r1 16
beq_cont.130832:
    lw r2 r29 148
    sw r2 r1 12
beq_cont.130830:
    lw r2 r29 144
    sw r2 r1 8
beq_cont.130828:
    lw r2 r29 140
    sw r2 r1 4
beq_cont.130826:
    lw r2 r29 136
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130824:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130849
    lw r1 r29 132
    addi r1 r1 1
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.130850
beq_else.130849:
    lw r1 r29 132
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 188
    sw r3 r29 192
    addi r28 r0 -1
    bne r4 r28 beq_else.130851
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r0 r1
    j beq_cont.130852
beq_else.130851:
    inint r5 r0
    #unknown instruction
    sw r4 r29 196
    addi r28 r0 -1
    bne r5 r28 beq_else.130853
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.130854
beq_else.130853:
    inint r6 r0
    #unknown instruction
    sw r5 r29 200
    addi r28 r0 -1
    bne r6 r28 beq_else.130855
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.130856
beq_else.130855:
    inint r7 r0
    #unknown instruction
    sw r6 r29 204
    addi r28 r0 -1
    bne r7 r28 beq_else.130857
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.130858
beq_else.130857:
    inint r8 r0
    #unknown instruction
    sw r7 r29 208
    addi r28 r0 -1
    bne r8 r28 beq_else.130859
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.130860
beq_else.130859:
    inint r9 r0
    #unknown instruction
    sw r8 r29 212
    addi r28 r0 -1
    bne r9 r28 beq_else.130861
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.130862
beq_else.130861:
    inint r10 r0
    #unknown instruction
    sw r9 r29 216
    addi r28 r0 -1
    bne r10 r28 beq_else.130863
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.130864
beq_else.130863:
    inint r11 r0
    #unknown instruction
    sw r10 r29 220
    addi r28 r0 -1
    bne r11 r28 beq_else.130865
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.130866
beq_else.130865:
    inint r12 r0
    #unknown instruction
    sw r11 r29 224
    addi r28 r0 -1
    bne r12 r28 beq_else.130867
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.130868
beq_else.130867:
    inint r13 r0
    #unknown instruction
    sw r12 r29 228
    addi r28 r0 -1
    bne r13 r28 beq_else.130869
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.130870
beq_else.130869:
    inint r14 r0
    #unknown instruction
    sw r13 r29 232
    addi r28 r0 -1
    bne r14 r28 beq_else.130871
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.130872
beq_else.130871:
    inint r15 r0
    #unknown instruction
    sw r14 r29 236
    addi r28 r0 -1
    bne r15 r28 beq_else.130873
    addi r15 r0 12
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.130874
beq_else.130873:
    addi r16 r0 12
    sw r15 r29 240
    mv r1 r16
    sw r31 r29 244
    addi r29 r29 248
    jal read_net_item.2762
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 240
    sw r2 r1 44
beq_cont.130874:
    lw r2 r29 236
    sw r2 r1 40
beq_cont.130872:
    lw r2 r29 232
    sw r2 r1 36
beq_cont.130870:
    lw r2 r29 228
    sw r2 r1 32
beq_cont.130868:
    lw r2 r29 224
    sw r2 r1 28
beq_cont.130866:
    lw r2 r29 220
    sw r2 r1 24
beq_cont.130864:
    lw r2 r29 216
    sw r2 r1 20
beq_cont.130862:
    lw r2 r29 212
    sw r2 r1 16
beq_cont.130860:
    lw r2 r29 208
    sw r2 r1 12
beq_cont.130858:
    lw r2 r29 204
    sw r2 r1 8
beq_cont.130856:
    lw r2 r29 200
    sw r2 r1 4
beq_cont.130854:
    lw r2 r29 196
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130852:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130875
    lw r1 r29 192
    addi r1 r1 1
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.130876
beq_else.130875:
    lw r1 r29 192
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 244
    sw r3 r29 248
    addi r28 r0 -1
    bne r4 r28 beq_else.130877
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r0 r1
    j beq_cont.130878
beq_else.130877:
    inint r5 r0
    #unknown instruction
    sw r4 r29 252
    addi r28 r0 -1
    bne r5 r28 beq_else.130879
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.130880
beq_else.130879:
    inint r6 r0
    #unknown instruction
    sw r5 r29 256
    addi r28 r0 -1
    bne r6 r28 beq_else.130881
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.130882
beq_else.130881:
    inint r7 r0
    #unknown instruction
    sw r6 r29 260
    addi r28 r0 -1
    bne r7 r28 beq_else.130883
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.130884
beq_else.130883:
    inint r8 r0
    #unknown instruction
    sw r7 r29 264
    addi r28 r0 -1
    bne r8 r28 beq_else.130885
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.130886
beq_else.130885:
    inint r9 r0
    #unknown instruction
    sw r8 r29 268
    addi r28 r0 -1
    bne r9 r28 beq_else.130887
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.130888
beq_else.130887:
    inint r10 r0
    #unknown instruction
    sw r9 r29 272
    addi r28 r0 -1
    bne r10 r28 beq_else.130889
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.130890
beq_else.130889:
    inint r11 r0
    #unknown instruction
    sw r10 r29 276
    addi r28 r0 -1
    bne r11 r28 beq_else.130891
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.130892
beq_else.130891:
    inint r12 r0
    #unknown instruction
    sw r11 r29 280
    addi r28 r0 -1
    bne r12 r28 beq_else.130893
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.130894
beq_else.130893:
    inint r13 r0
    #unknown instruction
    sw r12 r29 284
    addi r28 r0 -1
    bne r13 r28 beq_else.130895
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.130896
beq_else.130895:
    inint r14 r0
    #unknown instruction
    sw r13 r29 288
    addi r28 r0 -1
    bne r14 r28 beq_else.130897
    addi r14 r0 11
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.130898
beq_else.130897:
    addi r15 r0 11
    sw r14 r29 292
    mv r1 r15
    sw r31 r29 300
    addi r29 r29 304
    jal read_net_item.2762
    subi r29 r29 304
    lw r31 r29 300
    lw r2 r29 292
    sw r2 r1 40
beq_cont.130898:
    lw r2 r29 288
    sw r2 r1 36
beq_cont.130896:
    lw r2 r29 284
    sw r2 r1 32
beq_cont.130894:
    lw r2 r29 280
    sw r2 r1 28
beq_cont.130892:
    lw r2 r29 276
    sw r2 r1 24
beq_cont.130890:
    lw r2 r29 272
    sw r2 r1 20
beq_cont.130888:
    lw r2 r29 268
    sw r2 r1 16
beq_cont.130886:
    lw r2 r29 264
    sw r2 r1 12
beq_cont.130884:
    lw r2 r29 260
    sw r2 r1 8
beq_cont.130882:
    lw r2 r29 256
    sw r2 r1 4
beq_cont.130880:
    lw r2 r29 252
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130878:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130899
    lw r1 r29 248
    addi r1 r1 1
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    j beq_cont.130900
beq_else.130899:
    lw r1 r29 248
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 296
    sw r3 r29 300
    addi r28 r0 -1
    bne r4 r28 beq_else.130901
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    or r2 r0 r1
    j beq_cont.130902
beq_else.130901:
    inint r5 r0
    #unknown instruction
    sw r4 r29 304
    addi r28 r0 -1
    bne r5 r28 beq_else.130903
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    j beq_cont.130904
beq_else.130903:
    inint r6 r0
    #unknown instruction
    sw r5 r29 308
    addi r28 r0 -1
    bne r6 r28 beq_else.130905
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.130906
beq_else.130905:
    inint r7 r0
    #unknown instruction
    sw r6 r29 312
    addi r28 r0 -1
    bne r7 r28 beq_else.130907
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.130908
beq_else.130907:
    inint r8 r0
    #unknown instruction
    sw r7 r29 316
    addi r28 r0 -1
    bne r8 r28 beq_else.130909
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.130910
beq_else.130909:
    inint r9 r0
    #unknown instruction
    sw r8 r29 320
    addi r28 r0 -1
    bne r9 r28 beq_else.130911
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.130912
beq_else.130911:
    inint r10 r0
    #unknown instruction
    sw r9 r29 324
    addi r28 r0 -1
    bne r10 r28 beq_else.130913
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    j beq_cont.130914
beq_else.130913:
    inint r11 r0
    #unknown instruction
    sw r10 r29 328
    addi r28 r0 -1
    bne r11 r28 beq_else.130915
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    j beq_cont.130916
beq_else.130915:
    inint r12 r0
    #unknown instruction
    sw r11 r29 332
    addi r28 r0 -1
    bne r12 r28 beq_else.130917
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.130918
beq_else.130917:
    inint r13 r0
    #unknown instruction
    sw r12 r29 336
    addi r28 r0 -1
    bne r13 r28 beq_else.130919
    addi r13 r0 10
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.130920
beq_else.130919:
    addi r14 r0 10
    sw r13 r29 340
    mv r1 r14
    sw r31 r29 348
    addi r29 r29 352
    jal read_net_item.2762
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 340
    sw r2 r1 36
beq_cont.130920:
    lw r2 r29 336
    sw r2 r1 32
beq_cont.130918:
    lw r2 r29 332
    sw r2 r1 28
beq_cont.130916:
    lw r2 r29 328
    sw r2 r1 24
beq_cont.130914:
    lw r2 r29 324
    sw r2 r1 20
beq_cont.130912:
    lw r2 r29 320
    sw r2 r1 16
beq_cont.130910:
    lw r2 r29 316
    sw r2 r1 12
beq_cont.130908:
    lw r2 r29 312
    sw r2 r1 8
beq_cont.130906:
    lw r2 r29 308
    sw r2 r1 4
beq_cont.130904:
    lw r2 r29 304
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130902:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130921
    lw r1 r29 300
    addi r1 r1 1
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.130922
beq_else.130921:
    lw r1 r29 300
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 344
    sw r3 r29 348
    addi r28 r0 -1
    bne r4 r28 beq_else.130923
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r0 r1
    j beq_cont.130924
beq_else.130923:
    inint r5 r0
    #unknown instruction
    sw r4 r29 352
    addi r28 r0 -1
    bne r5 r28 beq_else.130925
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.130926
beq_else.130925:
    inint r6 r0
    #unknown instruction
    sw r5 r29 356
    addi r28 r0 -1
    bne r6 r28 beq_else.130927
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.130928
beq_else.130927:
    inint r7 r0
    #unknown instruction
    sw r6 r29 360
    addi r28 r0 -1
    bne r7 r28 beq_else.130929
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.130930
beq_else.130929:
    inint r8 r0
    #unknown instruction
    sw r7 r29 364
    addi r28 r0 -1
    bne r8 r28 beq_else.130931
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    j beq_cont.130932
beq_else.130931:
    inint r9 r0
    #unknown instruction
    sw r8 r29 368
    addi r28 r0 -1
    bne r9 r28 beq_else.130933
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    j beq_cont.130934
beq_else.130933:
    inint r10 r0
    #unknown instruction
    sw r9 r29 372
    addi r28 r0 -1
    bne r10 r28 beq_else.130935
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.130936
beq_else.130935:
    inint r11 r0
    #unknown instruction
    sw r10 r29 376
    addi r28 r0 -1
    bne r11 r28 beq_else.130937
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.130938
beq_else.130937:
    inint r12 r0
    #unknown instruction
    sw r11 r29 380
    addi r28 r0 -1
    bne r12 r28 beq_else.130939
    addi r12 r0 9
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.130940
beq_else.130939:
    addi r13 r0 9
    sw r12 r29 384
    mv r1 r13
    sw r31 r29 388
    addi r29 r29 392
    jal read_net_item.2762
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 384
    sw r2 r1 32
beq_cont.130940:
    lw r2 r29 380
    sw r2 r1 28
beq_cont.130938:
    lw r2 r29 376
    sw r2 r1 24
beq_cont.130936:
    lw r2 r29 372
    sw r2 r1 20
beq_cont.130934:
    lw r2 r29 368
    sw r2 r1 16
beq_cont.130932:
    lw r2 r29 364
    sw r2 r1 12
beq_cont.130930:
    lw r2 r29 360
    sw r2 r1 8
beq_cont.130928:
    lw r2 r29 356
    sw r2 r1 4
beq_cont.130926:
    lw r2 r29 352
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130924:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130941
    lw r1 r29 348
    addi r1 r1 1
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.130942
beq_else.130941:
    lw r1 r29 348
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 388
    sw r3 r29 392
    addi r28 r0 -1
    bne r4 r28 beq_else.130943
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    j beq_cont.130944
beq_else.130943:
    inint r5 r0
    #unknown instruction
    sw r4 r29 396
    addi r28 r0 -1
    bne r5 r28 beq_else.130945
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.130946
beq_else.130945:
    inint r6 r0
    #unknown instruction
    sw r5 r29 400
    addi r28 r0 -1
    bne r6 r28 beq_else.130947
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.130948
beq_else.130947:
    inint r7 r0
    #unknown instruction
    sw r6 r29 404
    addi r28 r0 -1
    bne r7 r28 beq_else.130949
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    j beq_cont.130950
beq_else.130949:
    inint r8 r0
    #unknown instruction
    sw r7 r29 408
    addi r28 r0 -1
    bne r8 r28 beq_else.130951
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    j beq_cont.130952
beq_else.130951:
    inint r9 r0
    #unknown instruction
    sw r8 r29 412
    addi r28 r0 -1
    bne r9 r28 beq_else.130953
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_array
    subi r29 r29 424
    lw r31 r29 420
    j beq_cont.130954
beq_else.130953:
    inint r10 r0
    #unknown instruction
    sw r9 r29 416
    addi r28 r0 -1
    bne r10 r28 beq_else.130955
    addi r10 r0 7
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_array
    subi r29 r29 424
    lw r31 r29 420
    j beq_cont.130956
beq_else.130955:
    inint r11 r0
    #unknown instruction
    sw r10 r29 420
    addi r28 r0 -1
    bne r11 r28 beq_else.130957
    addi r11 r0 8
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    j beq_cont.130958
beq_else.130957:
    addi r12 r0 8
    sw r11 r29 424
    mv r1 r12
    sw r31 r29 428
    addi r29 r29 432
    jal read_net_item.2762
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 424
    sw r2 r1 28
beq_cont.130958:
    lw r2 r29 420
    sw r2 r1 24
beq_cont.130956:
    lw r2 r29 416
    sw r2 r1 20
beq_cont.130954:
    lw r2 r29 412
    sw r2 r1 16
beq_cont.130952:
    lw r2 r29 408
    sw r2 r1 12
beq_cont.130950:
    lw r2 r29 404
    sw r2 r1 8
beq_cont.130948:
    lw r2 r29 400
    sw r2 r1 4
beq_cont.130946:
    lw r2 r29 396
    sw r2 r1 0
    or r2 r1 r0
beq_cont.130944:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.130959
    lw r1 r29 392
    addi r1 r1 1
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    j beq_cont.130960
beq_else.130959:
    lw r1 r29 392
    addi r3 r1 1
    sw r2 r29 428
    mv r1 r3
    sw r31 r29 436
    addi r29 r29 440
    jal read_or_network.2764
    subi r29 r29 440
    lw r31 r29 436
    lw r2 r29 392
    sll r2 r2 2
    lw r3 r29 428
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130960:
    lw r2 r29 348
    sll r2 r2 2
    lw r3 r29 388
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130942:
    lw r2 r29 300
    sll r2 r2 2
    lw r3 r29 344
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130922:
    lw r2 r29 248
    sll r2 r2 2
    lw r3 r29 296
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130900:
    lw r2 r29 192
    sll r2 r2 2
    lw r3 r29 244
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130876:
    lw r2 r29 132
    sll r2 r2 2
    lw r3 r29 188
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130850:
    lw r2 r29 68
    sll r2 r2 2
    lw r3 r29 128
    add r27 r1 r2
    sw r3 r27 0
beq_cont.130822:
    lw r2 r29 0
    sll r2 r2 2
    lw r3 r29 64
    add r27 r1 r2
    sw r3 r27 0
    jr r31
read_and_network.2766:
    lw r2 r25 4
    inint r3 r0
    #unknown instruction
    sw r25 r29 0
    sw r2 r29 4
    sw r1 r29 8
    addi r28 r0 -1
    bne r3 r28 beq_else.130961
    addi r3 r0 1
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.130962
beq_else.130961:
    inint r4 r0
    #unknown instruction
    sw r3 r29 12
    addi r28 r0 -1
    bne r4 r28 beq_else.130963
    addi r4 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.130964
beq_else.130963:
    inint r5 r0
    #unknown instruction
    sw r4 r29 16
    addi r28 r0 -1
    bne r5 r28 beq_else.130965
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.130966
beq_else.130965:
    inint r6 r0
    #unknown instruction
    sw r5 r29 20
    addi r28 r0 -1
    bne r6 r28 beq_else.130967
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.130968
beq_else.130967:
    inint r7 r0
    #unknown instruction
    sw r6 r29 24
    addi r28 r0 -1
    bne r7 r28 beq_else.130969
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.130970
beq_else.130969:
    inint r8 r0
    #unknown instruction
    sw r7 r29 28
    addi r28 r0 -1
    bne r8 r28 beq_else.130971
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.130972
beq_else.130971:
    inint r9 r0
    #unknown instruction
    sw r8 r29 32
    addi r28 r0 -1
    bne r9 r28 beq_else.130973
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.130974
beq_else.130973:
    inint r10 r0
    #unknown instruction
    sw r9 r29 36
    addi r28 r0 -1
    bne r10 r28 beq_else.130975
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.130976
beq_else.130975:
    inint r11 r0
    #unknown instruction
    sw r10 r29 40
    addi r28 r0 -1
    bne r11 r28 beq_else.130977
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.130978
beq_else.130977:
    inint r12 r0
    #unknown instruction
    sw r11 r29 44
    addi r28 r0 -1
    bne r12 r28 beq_else.130979
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.130980
beq_else.130979:
    inint r13 r0
    #unknown instruction
    sw r12 r29 48
    addi r28 r0 -1
    bne r13 r28 beq_else.130981
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.130982
beq_else.130981:
    inint r14 r0
    #unknown instruction
    sw r13 r29 52
    addi r28 r0 -1
    bne r14 r28 beq_else.130983
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.130984
beq_else.130983:
    inint r15 r0
    #unknown instruction
    sw r14 r29 56
    addi r28 r0 -1
    bne r15 r28 beq_else.130985
    addi r15 r0 13
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.130986
beq_else.130985:
    inint r16 r0
    #unknown instruction
    sw r15 r29 60
    addi r28 r0 -1
    bne r16 r28 beq_else.130987
    addi r16 r0 14
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.130988
beq_else.130987:
    inint r17 r0
    #unknown instruction
    sw r16 r29 64
    addi r28 r0 -1
    bne r17 r28 beq_else.130989
    addi r17 r0 15
    addi r18 r0 -1
    mv r2 r18
    mv r1 r17
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.130990
beq_else.130989:
    addi r18 r0 15
    sw r17 r29 68
    mv r1 r18
    sw r31 r29 76
    addi r29 r29 80
    jal read_net_item.2762
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 68
    sw r2 r1 56
beq_cont.130990:
    lw r2 r29 64
    sw r2 r1 52
beq_cont.130988:
    lw r2 r29 60
    sw r2 r1 48
beq_cont.130986:
    lw r2 r29 56
    sw r2 r1 44
beq_cont.130984:
    lw r2 r29 52
    sw r2 r1 40
beq_cont.130982:
    lw r2 r29 48
    sw r2 r1 36
beq_cont.130980:
    lw r2 r29 44
    sw r2 r1 32
beq_cont.130978:
    lw r2 r29 40
    sw r2 r1 28
beq_cont.130976:
    lw r2 r29 36
    sw r2 r1 24
beq_cont.130974:
    lw r2 r29 32
    sw r2 r1 20
beq_cont.130972:
    lw r2 r29 28
    sw r2 r1 16
beq_cont.130970:
    lw r2 r29 24
    sw r2 r1 12
beq_cont.130968:
    lw r2 r29 20
    sw r2 r1 8
beq_cont.130966:
    lw r2 r29 16
    sw r2 r1 4
beq_cont.130964:
    lw r2 r29 12
    sw r2 r1 0
beq_cont.130962:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.130991
    jr r31
beq_else.130991:
    lw r2 r29 8
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 72
    addi r28 r0 -1
    bne r2 r28 beq_else.130993
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.130994
beq_else.130993:
    inint r3 r0
    #unknown instruction
    sw r2 r29 76
    addi r28 r0 -1
    bne r3 r28 beq_else.130995
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.130996
beq_else.130995:
    inint r5 r0
    #unknown instruction
    sw r3 r29 80
    addi r28 r0 -1
    bne r5 r28 beq_else.130997
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.130998
beq_else.130997:
    inint r6 r0
    #unknown instruction
    sw r5 r29 84
    addi r28 r0 -1
    bne r6 r28 beq_else.130999
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.131000
beq_else.130999:
    inint r7 r0
    #unknown instruction
    sw r6 r29 88
    addi r28 r0 -1
    bne r7 r28 beq_else.131001
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.131002
beq_else.131001:
    inint r8 r0
    #unknown instruction
    sw r7 r29 92
    addi r28 r0 -1
    bne r8 r28 beq_else.131003
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.131004
beq_else.131003:
    inint r9 r0
    #unknown instruction
    sw r8 r29 96
    addi r28 r0 -1
    bne r9 r28 beq_else.131005
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.131006
beq_else.131005:
    inint r10 r0
    #unknown instruction
    sw r9 r29 100
    addi r28 r0 -1
    bne r10 r28 beq_else.131007
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.131008
beq_else.131007:
    inint r11 r0
    #unknown instruction
    sw r10 r29 104
    addi r28 r0 -1
    bne r11 r28 beq_else.131009
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.131010
beq_else.131009:
    inint r12 r0
    #unknown instruction
    sw r11 r29 108
    addi r28 r0 -1
    bne r12 r28 beq_else.131011
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.131012
beq_else.131011:
    inint r13 r0
    #unknown instruction
    sw r12 r29 112
    addi r28 r0 -1
    bne r13 r28 beq_else.131013
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.131014
beq_else.131013:
    inint r14 r0
    #unknown instruction
    sw r13 r29 116
    addi r28 r0 -1
    bne r14 r28 beq_else.131015
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.131016
beq_else.131015:
    inint r15 r0
    #unknown instruction
    sw r14 r29 120
    addi r28 r0 -1
    bne r15 r28 beq_else.131017
    addi r15 r0 13
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.131018
beq_else.131017:
    inint r16 r0
    #unknown instruction
    sw r15 r29 124
    addi r28 r0 -1
    bne r16 r28 beq_else.131019
    addi r16 r0 14
    addi r17 r0 -1
    mv r2 r17
    mv r1 r16
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.131020
beq_else.131019:
    addi r17 r0 14
    sw r16 r29 128
    mv r1 r17
    sw r31 r29 132
    addi r29 r29 136
    jal read_net_item.2762
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    sw r2 r1 52
beq_cont.131020:
    lw r2 r29 124
    sw r2 r1 48
beq_cont.131018:
    lw r2 r29 120
    sw r2 r1 44
beq_cont.131016:
    lw r2 r29 116
    sw r2 r1 40
beq_cont.131014:
    lw r2 r29 112
    sw r2 r1 36
beq_cont.131012:
    lw r2 r29 108
    sw r2 r1 32
beq_cont.131010:
    lw r2 r29 104
    sw r2 r1 28
beq_cont.131008:
    lw r2 r29 100
    sw r2 r1 24
beq_cont.131006:
    lw r2 r29 96
    sw r2 r1 20
beq_cont.131004:
    lw r2 r29 92
    sw r2 r1 16
beq_cont.131002:
    lw r2 r29 88
    sw r2 r1 12
beq_cont.131000:
    lw r2 r29 84
    sw r2 r1 8
beq_cont.130998:
    lw r2 r29 80
    sw r2 r1 4
beq_cont.130996:
    lw r2 r29 76
    sw r2 r1 0
beq_cont.130994:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.131021
    jr r31
beq_else.131021:
    lw r2 r29 72
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 132
    addi r28 r0 -1
    bne r2 r28 beq_else.131023
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.131024
beq_else.131023:
    inint r3 r0
    #unknown instruction
    sw r2 r29 136
    addi r28 r0 -1
    bne r3 r28 beq_else.131025
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.131026
beq_else.131025:
    inint r5 r0
    #unknown instruction
    sw r3 r29 140
    addi r28 r0 -1
    bne r5 r28 beq_else.131027
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.131028
beq_else.131027:
    inint r6 r0
    #unknown instruction
    sw r5 r29 144
    addi r28 r0 -1
    bne r6 r28 beq_else.131029
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.131030
beq_else.131029:
    inint r7 r0
    #unknown instruction
    sw r6 r29 148
    addi r28 r0 -1
    bne r7 r28 beq_else.131031
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.131032
beq_else.131031:
    inint r8 r0
    #unknown instruction
    sw r7 r29 152
    addi r28 r0 -1
    bne r8 r28 beq_else.131033
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.131034
beq_else.131033:
    inint r9 r0
    #unknown instruction
    sw r8 r29 156
    addi r28 r0 -1
    bne r9 r28 beq_else.131035
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.131036
beq_else.131035:
    inint r10 r0
    #unknown instruction
    sw r9 r29 160
    addi r28 r0 -1
    bne r10 r28 beq_else.131037
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.131038
beq_else.131037:
    inint r11 r0
    #unknown instruction
    sw r10 r29 164
    addi r28 r0 -1
    bne r11 r28 beq_else.131039
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.131040
beq_else.131039:
    inint r12 r0
    #unknown instruction
    sw r11 r29 168
    addi r28 r0 -1
    bne r12 r28 beq_else.131041
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_array
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.131042
beq_else.131041:
    inint r13 r0
    #unknown instruction
    sw r12 r29 172
    addi r28 r0 -1
    bne r13 r28 beq_else.131043
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.131044
beq_else.131043:
    inint r14 r0
    #unknown instruction
    sw r13 r29 176
    addi r28 r0 -1
    bne r14 r28 beq_else.131045
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.131046
beq_else.131045:
    inint r15 r0
    #unknown instruction
    sw r14 r29 180
    addi r28 r0 -1
    bne r15 r28 beq_else.131047
    addi r15 r0 13
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.131048
beq_else.131047:
    addi r16 r0 13
    sw r15 r29 184
    mv r1 r16
    sw r31 r29 188
    addi r29 r29 192
    jal read_net_item.2762
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    sw r2 r1 48
beq_cont.131048:
    lw r2 r29 180
    sw r2 r1 44
beq_cont.131046:
    lw r2 r29 176
    sw r2 r1 40
beq_cont.131044:
    lw r2 r29 172
    sw r2 r1 36
beq_cont.131042:
    lw r2 r29 168
    sw r2 r1 32
beq_cont.131040:
    lw r2 r29 164
    sw r2 r1 28
beq_cont.131038:
    lw r2 r29 160
    sw r2 r1 24
beq_cont.131036:
    lw r2 r29 156
    sw r2 r1 20
beq_cont.131034:
    lw r2 r29 152
    sw r2 r1 16
beq_cont.131032:
    lw r2 r29 148
    sw r2 r1 12
beq_cont.131030:
    lw r2 r29 144
    sw r2 r1 8
beq_cont.131028:
    lw r2 r29 140
    sw r2 r1 4
beq_cont.131026:
    lw r2 r29 136
    sw r2 r1 0
beq_cont.131024:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.131049
    jr r31
beq_else.131049:
    lw r2 r29 132
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 188
    addi r28 r0 -1
    bne r2 r28 beq_else.131051
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.131052
beq_else.131051:
    inint r3 r0
    #unknown instruction
    sw r2 r29 192
    addi r28 r0 -1
    bne r3 r28 beq_else.131053
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.131054
beq_else.131053:
    inint r5 r0
    #unknown instruction
    sw r3 r29 196
    addi r28 r0 -1
    bne r5 r28 beq_else.131055
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.131056
beq_else.131055:
    inint r6 r0
    #unknown instruction
    sw r5 r29 200
    addi r28 r0 -1
    bne r6 r28 beq_else.131057
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.131058
beq_else.131057:
    inint r7 r0
    #unknown instruction
    sw r6 r29 204
    addi r28 r0 -1
    bne r7 r28 beq_else.131059
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.131060
beq_else.131059:
    inint r8 r0
    #unknown instruction
    sw r7 r29 208
    addi r28 r0 -1
    bne r8 r28 beq_else.131061
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.131062
beq_else.131061:
    inint r9 r0
    #unknown instruction
    sw r8 r29 212
    addi r28 r0 -1
    bne r9 r28 beq_else.131063
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.131064
beq_else.131063:
    inint r10 r0
    #unknown instruction
    sw r9 r29 216
    addi r28 r0 -1
    bne r10 r28 beq_else.131065
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.131066
beq_else.131065:
    inint r11 r0
    #unknown instruction
    sw r10 r29 220
    addi r28 r0 -1
    bne r11 r28 beq_else.131067
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.131068
beq_else.131067:
    inint r12 r0
    #unknown instruction
    sw r11 r29 224
    addi r28 r0 -1
    bne r12 r28 beq_else.131069
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.131070
beq_else.131069:
    inint r13 r0
    #unknown instruction
    sw r12 r29 228
    addi r28 r0 -1
    bne r13 r28 beq_else.131071
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.131072
beq_else.131071:
    inint r14 r0
    #unknown instruction
    sw r13 r29 232
    addi r28 r0 -1
    bne r14 r28 beq_else.131073
    addi r14 r0 12
    addi r15 r0 -1
    mv r2 r15
    mv r1 r14
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.131074
beq_else.131073:
    addi r15 r0 12
    sw r14 r29 236
    mv r1 r15
    sw r31 r29 244
    addi r29 r29 248
    jal read_net_item.2762
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 236
    sw r2 r1 44
beq_cont.131074:
    lw r2 r29 232
    sw r2 r1 40
beq_cont.131072:
    lw r2 r29 228
    sw r2 r1 36
beq_cont.131070:
    lw r2 r29 224
    sw r2 r1 32
beq_cont.131068:
    lw r2 r29 220
    sw r2 r1 28
beq_cont.131066:
    lw r2 r29 216
    sw r2 r1 24
beq_cont.131064:
    lw r2 r29 212
    sw r2 r1 20
beq_cont.131062:
    lw r2 r29 208
    sw r2 r1 16
beq_cont.131060:
    lw r2 r29 204
    sw r2 r1 12
beq_cont.131058:
    lw r2 r29 200
    sw r2 r1 8
beq_cont.131056:
    lw r2 r29 196
    sw r2 r1 4
beq_cont.131054:
    lw r2 r29 192
    sw r2 r1 0
beq_cont.131052:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.131075
    jr r31
beq_else.131075:
    lw r2 r29 188
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 240
    addi r28 r0 -1
    bne r2 r28 beq_else.131077
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.131078
beq_else.131077:
    inint r3 r0
    #unknown instruction
    sw r2 r29 244
    addi r28 r0 -1
    bne r3 r28 beq_else.131079
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.131080
beq_else.131079:
    inint r5 r0
    #unknown instruction
    sw r3 r29 248
    addi r28 r0 -1
    bne r5 r28 beq_else.131081
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.131082
beq_else.131081:
    inint r6 r0
    #unknown instruction
    sw r5 r29 252
    addi r28 r0 -1
    bne r6 r28 beq_else.131083
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.131084
beq_else.131083:
    inint r7 r0
    #unknown instruction
    sw r6 r29 256
    addi r28 r0 -1
    bne r7 r28 beq_else.131085
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.131086
beq_else.131085:
    inint r8 r0
    #unknown instruction
    sw r7 r29 260
    addi r28 r0 -1
    bne r8 r28 beq_else.131087
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.131088
beq_else.131087:
    inint r9 r0
    #unknown instruction
    sw r8 r29 264
    addi r28 r0 -1
    bne r9 r28 beq_else.131089
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    j beq_cont.131090
beq_else.131089:
    inint r10 r0
    #unknown instruction
    sw r9 r29 268
    addi r28 r0 -1
    bne r10 r28 beq_else.131091
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.131092
beq_else.131091:
    inint r11 r0
    #unknown instruction
    sw r10 r29 272
    addi r28 r0 -1
    bne r11 r28 beq_else.131093
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.131094
beq_else.131093:
    inint r12 r0
    #unknown instruction
    sw r11 r29 276
    addi r28 r0 -1
    bne r12 r28 beq_else.131095
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.131096
beq_else.131095:
    inint r13 r0
    #unknown instruction
    sw r12 r29 280
    addi r28 r0 -1
    bne r13 r28 beq_else.131097
    addi r13 r0 11
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.131098
beq_else.131097:
    addi r14 r0 11
    sw r13 r29 284
    mv r1 r14
    sw r31 r29 292
    addi r29 r29 296
    jal read_net_item.2762
    subi r29 r29 296
    lw r31 r29 292
    lw r2 r29 284
    sw r2 r1 40
beq_cont.131098:
    lw r2 r29 280
    sw r2 r1 36
beq_cont.131096:
    lw r2 r29 276
    sw r2 r1 32
beq_cont.131094:
    lw r2 r29 272
    sw r2 r1 28
beq_cont.131092:
    lw r2 r29 268
    sw r2 r1 24
beq_cont.131090:
    lw r2 r29 264
    sw r2 r1 20
beq_cont.131088:
    lw r2 r29 260
    sw r2 r1 16
beq_cont.131086:
    lw r2 r29 256
    sw r2 r1 12
beq_cont.131084:
    lw r2 r29 252
    sw r2 r1 8
beq_cont.131082:
    lw r2 r29 248
    sw r2 r1 4
beq_cont.131080:
    lw r2 r29 244
    sw r2 r1 0
beq_cont.131078:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.131099
    jr r31
beq_else.131099:
    lw r2 r29 240
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 288
    addi r28 r0 -1
    bne r2 r28 beq_else.131101
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.131102
beq_else.131101:
    inint r3 r0
    #unknown instruction
    sw r2 r29 292
    addi r28 r0 -1
    bne r3 r28 beq_else.131103
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    j beq_cont.131104
beq_else.131103:
    inint r5 r0
    #unknown instruction
    sw r3 r29 296
    addi r28 r0 -1
    bne r5 r28 beq_else.131105
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    j beq_cont.131106
beq_else.131105:
    inint r6 r0
    #unknown instruction
    sw r5 r29 300
    addi r28 r0 -1
    bne r6 r28 beq_else.131107
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    j beq_cont.131108
beq_else.131107:
    inint r7 r0
    #unknown instruction
    sw r6 r29 304
    addi r28 r0 -1
    bne r7 r28 beq_else.131109
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    j beq_cont.131110
beq_else.131109:
    inint r8 r0
    #unknown instruction
    sw r7 r29 308
    addi r28 r0 -1
    bne r8 r28 beq_else.131111
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.131112
beq_else.131111:
    inint r9 r0
    #unknown instruction
    sw r8 r29 312
    addi r28 r0 -1
    bne r9 r28 beq_else.131113
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.131114
beq_else.131113:
    inint r10 r0
    #unknown instruction
    sw r9 r29 316
    addi r28 r0 -1
    bne r10 r28 beq_else.131115
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.131116
beq_else.131115:
    inint r11 r0
    #unknown instruction
    sw r10 r29 320
    addi r28 r0 -1
    bne r11 r28 beq_else.131117
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    j beq_cont.131118
beq_else.131117:
    inint r12 r0
    #unknown instruction
    sw r11 r29 324
    addi r28 r0 -1
    bne r12 r28 beq_else.131119
    addi r12 r0 10
    addi r13 r0 -1
    mv r2 r13
    mv r1 r12
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    j beq_cont.131120
beq_else.131119:
    addi r13 r0 10
    sw r12 r29 328
    mv r1 r13
    sw r31 r29 332
    addi r29 r29 336
    jal read_net_item.2762
    subi r29 r29 336
    lw r31 r29 332
    lw r2 r29 328
    sw r2 r1 36
beq_cont.131120:
    lw r2 r29 324
    sw r2 r1 32
beq_cont.131118:
    lw r2 r29 320
    sw r2 r1 28
beq_cont.131116:
    lw r2 r29 316
    sw r2 r1 24
beq_cont.131114:
    lw r2 r29 312
    sw r2 r1 20
beq_cont.131112:
    lw r2 r29 308
    sw r2 r1 16
beq_cont.131110:
    lw r2 r29 304
    sw r2 r1 12
beq_cont.131108:
    lw r2 r29 300
    sw r2 r1 8
beq_cont.131106:
    lw r2 r29 296
    sw r2 r1 4
beq_cont.131104:
    lw r2 r29 292
    sw r2 r1 0
beq_cont.131102:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.131121
    jr r31
beq_else.131121:
    lw r2 r29 288
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 332
    addi r28 r0 -1
    bne r2 r28 beq_else.131123
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.131124
beq_else.131123:
    inint r3 r0
    #unknown instruction
    sw r2 r29 336
    addi r28 r0 -1
    bne r3 r28 beq_else.131125
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    j beq_cont.131126
beq_else.131125:
    inint r5 r0
    #unknown instruction
    sw r3 r29 340
    addi r28 r0 -1
    bne r5 r28 beq_else.131127
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.131128
beq_else.131127:
    inint r6 r0
    #unknown instruction
    sw r5 r29 344
    addi r28 r0 -1
    bne r6 r28 beq_else.131129
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.131130
beq_else.131129:
    inint r7 r0
    #unknown instruction
    sw r6 r29 348
    addi r28 r0 -1
    bne r7 r28 beq_else.131131
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.131132
beq_else.131131:
    inint r8 r0
    #unknown instruction
    sw r7 r29 352
    addi r28 r0 -1
    bne r8 r28 beq_else.131133
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.131134
beq_else.131133:
    inint r9 r0
    #unknown instruction
    sw r8 r29 356
    addi r28 r0 -1
    bne r9 r28 beq_else.131135
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.131136
beq_else.131135:
    inint r10 r0
    #unknown instruction
    sw r9 r29 360
    addi r28 r0 -1
    bne r10 r28 beq_else.131137
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    j beq_cont.131138
beq_else.131137:
    inint r11 r0
    #unknown instruction
    sw r10 r29 364
    addi r28 r0 -1
    bne r11 r28 beq_else.131139
    addi r11 r0 9
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    j beq_cont.131140
beq_else.131139:
    addi r12 r0 9
    sw r11 r29 368
    mv r1 r12
    sw r31 r29 372
    addi r29 r29 376
    jal read_net_item.2762
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 368
    sw r2 r1 32
beq_cont.131140:
    lw r2 r29 364
    sw r2 r1 28
beq_cont.131138:
    lw r2 r29 360
    sw r2 r1 24
beq_cont.131136:
    lw r2 r29 356
    sw r2 r1 20
beq_cont.131134:
    lw r2 r29 352
    sw r2 r1 16
beq_cont.131132:
    lw r2 r29 348
    sw r2 r1 12
beq_cont.131130:
    lw r2 r29 344
    sw r2 r1 8
beq_cont.131128:
    lw r2 r29 340
    sw r2 r1 4
beq_cont.131126:
    lw r2 r29 336
    sw r2 r1 0
beq_cont.131124:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.131141
    jr r31
beq_else.131141:
    lw r2 r29 332
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 372
    addi r28 r0 -1
    bne r2 r28 beq_else.131143
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.131144
beq_else.131143:
    inint r3 r0
    #unknown instruction
    sw r2 r29 376
    addi r28 r0 -1
    bne r3 r28 beq_else.131145
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    j beq_cont.131146
beq_else.131145:
    inint r5 r0
    #unknown instruction
    sw r3 r29 380
    addi r28 r0 -1
    bne r5 r28 beq_else.131147
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.131148
beq_else.131147:
    inint r6 r0
    #unknown instruction
    sw r5 r29 384
    addi r28 r0 -1
    bne r6 r28 beq_else.131149
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    j beq_cont.131150
beq_else.131149:
    inint r7 r0
    #unknown instruction
    sw r6 r29 388
    addi r28 r0 -1
    bne r7 r28 beq_else.131151
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    j beq_cont.131152
beq_else.131151:
    inint r8 r0
    #unknown instruction
    sw r7 r29 392
    addi r28 r0 -1
    bne r8 r28 beq_else.131153
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    j beq_cont.131154
beq_else.131153:
    inint r9 r0
    #unknown instruction
    sw r8 r29 396
    addi r28 r0 -1
    bne r9 r28 beq_else.131155
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.131156
beq_else.131155:
    inint r10 r0
    #unknown instruction
    sw r9 r29 400
    addi r28 r0 -1
    bne r10 r28 beq_else.131157
    addi r10 r0 8
    addi r11 r0 -1
    mv r2 r11
    mv r1 r10
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    j beq_cont.131158
beq_else.131157:
    addi r11 r0 8
    sw r10 r29 404
    mv r1 r11
    sw r31 r29 412
    addi r29 r29 416
    jal read_net_item.2762
    subi r29 r29 416
    lw r31 r29 412
    lw r2 r29 404
    sw r2 r1 28
beq_cont.131158:
    lw r2 r29 400
    sw r2 r1 24
beq_cont.131156:
    lw r2 r29 396
    sw r2 r1 20
beq_cont.131154:
    lw r2 r29 392
    sw r2 r1 16
beq_cont.131152:
    lw r2 r29 388
    sw r2 r1 12
beq_cont.131150:
    lw r2 r29 384
    sw r2 r1 8
beq_cont.131148:
    lw r2 r29 380
    sw r2 r1 4
beq_cont.131146:
    lw r2 r29 376
    sw r2 r1 0
beq_cont.131144:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.131159
    jr r31
beq_else.131159:
    lw r2 r29 372
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solver_rect.2779:
    lw r3 r25 4
    addi r4 r0 2
    lwcZ f3 r2 0
    fcz f3
    bc1f float_eq0.131161
    addi r4 r0 0
    j float_eq0_cont.131162
float_eq0.131161:
    lw r5 r1 16
    lw r6 r1 24
    lwcZ f3 r2 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131163
    addi r7 r0 1
    j float_ble_cont.131164
float_ble_else.131163:
    addi r7 r0 0
float_ble_cont.131164:
    addi r28 r0 0
    bne r6 r28 beq_else.131165
    or r6 r7 r0
    j beq_cont.131166
beq_else.131165:
    addi r28 r0 0
    bne r7 r28 beq_else.131167
    addi r6 r0 1
    j beq_cont.131168
beq_else.131167:
    addi r6 r0 0
beq_cont.131168:
beq_cont.131166:
    lwcZ f3 r5 0
    addi r28 r0 0
    bne r6 r28 beq_else.131169
    fneg f3 f3
    j beq_cont.131170
beq_else.131169:
beq_cont.131170:
    fsub f3 f3 f0
    lwcZ f4 r2 0
    fcz f4
    bc1f float_eq0.131171
    j float_eq0_cont.131172
float_eq0.131171:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.131172:
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131173
    fneg f4 f4
    j float_ble_cont.131174
float_ble_else.131173:
float_ble_cont.131174:
    lwcZ f5 r5 4
    fclt f4 f5
    bc1f float_ble_else.131175
    sll r6 r4 2
    add r27 r2 r6
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131177
    fneg f4 f4
    j float_ble_cont.131178
float_ble_else.131177:
float_ble_cont.131178:
    sll r4 r4 2
    add r27 r5 r4
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131179
    addi r4 r0 0
    sll r4 r4 2
    add r27 r3 r4
    swcZ f3 r27 0
    addi r4 r0 1
    j float_ble_cont.131180
float_ble_else.131179:
    addi r4 r0 0
float_ble_cont.131180:
    j float_ble_cont.131176
float_ble_else.131175:
    addi r4 r0 0
float_ble_cont.131176:
float_eq0_cont.131162:
    addi r28 r0 0
    bne r4 r28 beq_else.131181
    addi r4 r0 0
    lwcZ f3 r2 4
    fcz f3
    bc1f float_eq0.131182
    addi r4 r0 0
    j float_eq0_cont.131183
float_eq0.131182:
    lw r5 r1 16
    lw r6 r1 24
    lwcZ f3 r2 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131184
    addi r7 r0 1
    j float_ble_cont.131185
float_ble_else.131184:
    addi r7 r0 0
float_ble_cont.131185:
    addi r28 r0 0
    bne r6 r28 beq_else.131186
    or r6 r7 r0
    j beq_cont.131187
beq_else.131186:
    addi r28 r0 0
    bne r7 r28 beq_else.131188
    addi r6 r0 1
    j beq_cont.131189
beq_else.131188:
    addi r6 r0 0
beq_cont.131189:
beq_cont.131187:
    lwcZ f3 r5 4
    addi r28 r0 0
    bne r6 r28 beq_else.131190
    fneg f3 f3
    j beq_cont.131191
beq_else.131190:
beq_cont.131191:
    fsub f3 f3 f1
    lwcZ f4 r2 4
    fcz f4
    bc1f float_eq0.131192
    j float_eq0_cont.131193
float_eq0.131192:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.131193:
    fmul f3 f3 f4
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131194
    fneg f4 f4
    j float_ble_cont.131195
float_ble_else.131194:
float_ble_cont.131195:
    lwcZ f5 r5 8
    fclt f4 f5
    bc1f float_ble_else.131196
    sll r6 r4 2
    add r27 r2 r6
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131198
    fneg f4 f4
    j float_ble_cont.131199
float_ble_else.131198:
float_ble_cont.131199:
    sll r4 r4 2
    add r27 r5 r4
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131200
    addi r4 r0 0
    sll r4 r4 2
    add r27 r3 r4
    swcZ f3 r27 0
    addi r4 r0 1
    j float_ble_cont.131201
float_ble_else.131200:
    addi r4 r0 0
float_ble_cont.131201:
    j float_ble_cont.131197
float_ble_else.131196:
    addi r4 r0 0
float_ble_cont.131197:
float_eq0_cont.131183:
    addi r28 r0 0
    bne r4 r28 beq_else.131202
    addi r4 r0 1
    lwcZ f3 r2 8
    fcz f3
    bc1f float_eq0.131203
    addi r1 r0 0
    j float_eq0_cont.131204
float_eq0.131203:
    lw r5 r1 16
    lw r1 r1 24
    lwcZ f3 r2 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131205
    addi r6 r0 1
    j float_ble_cont.131206
float_ble_else.131205:
    addi r6 r0 0
float_ble_cont.131206:
    addi r28 r0 0
    bne r1 r28 beq_else.131207
    or r1 r6 r0
    j beq_cont.131208
beq_else.131207:
    addi r28 r0 0
    bne r6 r28 beq_else.131209
    addi r1 r0 1
    j beq_cont.131210
beq_else.131209:
    addi r1 r0 0
beq_cont.131210:
beq_cont.131208:
    lwcZ f3 r5 8
    addi r28 r0 0
    bne r1 r28 beq_else.131211
    fneg f3 f3
    j beq_cont.131212
beq_else.131211:
beq_cont.131212:
    fsub f2 f3 f2
    lwcZ f3 r2 8
    fcz f3
    bc1f float_eq0.131213
    j float_eq0_cont.131214
float_eq0.131213:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.131214:
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.131215
    fneg f0 f0
    j float_ble_cont.131216
float_ble_else.131215:
float_ble_cont.131216:
    lwcZ f3 r5 0
    fclt f0 f3
    bc1f float_ble_else.131217
    sll r1 r4 2
    add r27 r2 r1
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131219
    fneg f0 f0
    j float_ble_cont.131220
float_ble_else.131219:
float_ble_cont.131220:
    sll r1 r4 2
    add r27 r5 r1
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.131221
    addi r1 r0 0
    sll r1 r1 2
    add r27 r3 r1
    swcZ f2 r27 0
    addi r1 r0 1
    j float_ble_cont.131222
float_ble_else.131221:
    addi r1 r0 0
float_ble_cont.131222:
    j float_ble_cont.131218
float_ble_else.131217:
    addi r1 r0 0
float_ble_cont.131218:
float_eq0_cont.131204:
    addi r28 r0 0
    bne r1 r28 beq_else.131223
    addi r1 r0 0
    jr r31
beq_else.131223:
    addi r1 r0 3
    jr r31
beq_else.131202:
    addi r1 r0 2
    jr r31
beq_else.131181:
    addi r1 r0 1
    jr r31
solver_second.2804:
    lw r3 r25 4
    lwcZ f3 r2 0
    lwcZ f4 r2 4
    lwcZ f5 r2 8
    fmul f6 f3 f3
    lw r4 r1 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r1 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r1 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r1 12
    addi r28 r0 0
    bne r4 r28 beq_else.131224
    fmv f3 f6
    j beq_cont.131225
beq_else.131224:
    fmul f7 f4 f5
    lw r4 r1 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r1 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r1 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.131225:
    fcz f3
    bc1f float_neq_0.131226
    addi r1 r0 0
    jr r31
float_neq_0.131226:
    lwcZ f4 r2 0
    lwcZ f5 r2 4
    lwcZ f6 r2 8
    fmul f7 f4 f0
    lw r2 r1 16
    lwcZ f8 r2 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r2 r1 16
    lwcZ f9 r2 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r2 r1 16
    lwcZ f9 r2 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r2 r1 12
    addi r28 r0 0
    bne r2 r28 beq_else.131227
    fmv f4 f7
    j beq_cont.131228
beq_else.131227:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r2 r1 36
    lwcZ f9 r2 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r2 r1 36
    lwcZ f9 r2 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r2 r1 36
    lwcZ f5 r2 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.131228:
    fmul f5 f0 f0
    lw r2 r1 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r1 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r1 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r1 12
    addi r28 r0 0
    bne r2 r28 beq_else.131229
    fmv f0 f5
    j beq_cont.131230
beq_else.131229:
    fmul f6 f1 f2
    lw r2 r1 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r1 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r1 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131230:
    lw r2 r1 4
    addi r28 r0 3
    bne r2 r28 beq_else.131231
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131232
beq_else.131231:
beq_cont.131232:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131233
    addi r2 r0 1
    j float_ble_cont.131234
float_ble_else.131233:
    addi r2 r0 0
float_ble_cont.131234:
    addi r28 r0 0
    bne r2 r28 beq_else.131235
    addi r1 r0 0
    jr r31
beq_else.131235:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131236
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131238
    j float_eq0_cont.131239
float_eq0.131238:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131239:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131240
    j float_eq0_cont.131241
float_eq0.131240:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131241:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131242
    j float_eq0_cont.131243
float_eq0.131242:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131243:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131244
    j float_eq0_cont.131245
float_eq0.131244:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131245:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131246
    j float_eq0_cont.131247
float_eq0.131246:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.131247:
    fmul f0 f0 f1
    j float_ble_cont.131237
float_ble_else.131236:
    flui f0 0
    # 0.000000
float_ble_cont.131237:
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.131248
    fneg f0 f0
    j beq_cont.131249
beq_else.131248:
beq_cont.131249:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.131250
    fmv f1 f3
    j float_eq0_cont.131251
float_eq0.131250:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.131251:
    fmul f0 f0 f1
    swcZ f0 r3 0
    addi r1 r0 1
    jr r31
solver.2810:
    lw r4 r25 8
    lw r5 r25 4
    sll r1 r1 2
    add r27 r5 r1
    lw r1 r27 0
    lwcZ f0 r3 0
    lw r5 r1 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r5 r1 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.131252
    addi r3 r0 2
    lwcZ f3 r2 0
    fcz f3
    bc1f float_eq0.131253
    addi r3 r0 0
    j float_eq0_cont.131254
float_eq0.131253:
    lw r5 r1 16
    lw r6 r1 24
    lwcZ f3 r2 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131255
    addi r7 r0 1
    j float_ble_cont.131256
float_ble_else.131255:
    addi r7 r0 0
float_ble_cont.131256:
    addi r28 r0 0
    bne r6 r28 beq_else.131257
    or r6 r7 r0
    j beq_cont.131258
beq_else.131257:
    addi r28 r0 0
    bne r7 r28 beq_else.131259
    addi r6 r0 1
    j beq_cont.131260
beq_else.131259:
    addi r6 r0 0
beq_cont.131260:
beq_cont.131258:
    lwcZ f3 r5 0
    addi r28 r0 0
    bne r6 r28 beq_else.131261
    fneg f3 f3
    j beq_cont.131262
beq_else.131261:
beq_cont.131262:
    fsub f3 f3 f0
    lwcZ f4 r2 0
    fcz f4
    bc1f float_eq0.131263
    j float_eq0_cont.131264
float_eq0.131263:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.131264:
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131265
    fneg f4 f4
    j float_ble_cont.131266
float_ble_else.131265:
float_ble_cont.131266:
    lwcZ f5 r5 4
    fclt f4 f5
    bc1f float_ble_else.131267
    sll r6 r3 2
    add r27 r2 r6
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131269
    fneg f4 f4
    j float_ble_cont.131270
float_ble_else.131269:
float_ble_cont.131270:
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131271
    addi r3 r0 0
    sll r3 r3 2
    add r27 r4 r3
    swcZ f3 r27 0
    addi r3 r0 1
    j float_ble_cont.131272
float_ble_else.131271:
    addi r3 r0 0
float_ble_cont.131272:
    j float_ble_cont.131268
float_ble_else.131267:
    addi r3 r0 0
float_ble_cont.131268:
float_eq0_cont.131254:
    addi r28 r0 0
    bne r3 r28 beq_else.131273
    addi r3 r0 0
    lwcZ f3 r2 4
    fcz f3
    bc1f float_eq0.131274
    addi r3 r0 0
    j float_eq0_cont.131275
float_eq0.131274:
    lw r5 r1 16
    lw r6 r1 24
    lwcZ f3 r2 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131276
    addi r7 r0 1
    j float_ble_cont.131277
float_ble_else.131276:
    addi r7 r0 0
float_ble_cont.131277:
    addi r28 r0 0
    bne r6 r28 beq_else.131278
    or r6 r7 r0
    j beq_cont.131279
beq_else.131278:
    addi r28 r0 0
    bne r7 r28 beq_else.131280
    addi r6 r0 1
    j beq_cont.131281
beq_else.131280:
    addi r6 r0 0
beq_cont.131281:
beq_cont.131279:
    lwcZ f3 r5 4
    addi r28 r0 0
    bne r6 r28 beq_else.131282
    fneg f3 f3
    j beq_cont.131283
beq_else.131282:
beq_cont.131283:
    fsub f3 f3 f1
    lwcZ f4 r2 4
    fcz f4
    bc1f float_eq0.131284
    j float_eq0_cont.131285
float_eq0.131284:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.131285:
    fmul f3 f3 f4
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131286
    fneg f4 f4
    j float_ble_cont.131287
float_ble_else.131286:
float_ble_cont.131287:
    lwcZ f5 r5 8
    fclt f4 f5
    bc1f float_ble_else.131288
    sll r6 r3 2
    add r27 r2 r6
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131290
    fneg f4 f4
    j float_ble_cont.131291
float_ble_else.131290:
float_ble_cont.131291:
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131292
    addi r3 r0 0
    sll r3 r3 2
    add r27 r4 r3
    swcZ f3 r27 0
    addi r3 r0 1
    j float_ble_cont.131293
float_ble_else.131292:
    addi r3 r0 0
float_ble_cont.131293:
    j float_ble_cont.131289
float_ble_else.131288:
    addi r3 r0 0
float_ble_cont.131289:
float_eq0_cont.131275:
    addi r28 r0 0
    bne r3 r28 beq_else.131294
    addi r3 r0 1
    lwcZ f3 r2 8
    fcz f3
    bc1f float_eq0.131295
    addi r1 r0 0
    j float_eq0_cont.131296
float_eq0.131295:
    lw r5 r1 16
    lw r1 r1 24
    lwcZ f3 r2 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131297
    addi r6 r0 1
    j float_ble_cont.131298
float_ble_else.131297:
    addi r6 r0 0
float_ble_cont.131298:
    addi r28 r0 0
    bne r1 r28 beq_else.131299
    or r1 r6 r0
    j beq_cont.131300
beq_else.131299:
    addi r28 r0 0
    bne r6 r28 beq_else.131301
    addi r1 r0 1
    j beq_cont.131302
beq_else.131301:
    addi r1 r0 0
beq_cont.131302:
beq_cont.131300:
    lwcZ f3 r5 8
    addi r28 r0 0
    bne r1 r28 beq_else.131303
    fneg f3 f3
    j beq_cont.131304
beq_else.131303:
beq_cont.131304:
    fsub f2 f3 f2
    lwcZ f3 r2 8
    fcz f3
    bc1f float_eq0.131305
    j float_eq0_cont.131306
float_eq0.131305:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.131306:
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.131307
    fneg f0 f0
    j float_ble_cont.131308
float_ble_else.131307:
float_ble_cont.131308:
    lwcZ f3 r5 0
    fclt f0 f3
    bc1f float_ble_else.131309
    sll r1 r3 2
    add r27 r2 r1
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131311
    fneg f0 f0
    j float_ble_cont.131312
float_ble_else.131311:
float_ble_cont.131312:
    sll r1 r3 2
    add r27 r5 r1
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.131313
    addi r1 r0 0
    sll r1 r1 2
    add r27 r4 r1
    swcZ f2 r27 0
    addi r1 r0 1
    j float_ble_cont.131314
float_ble_else.131313:
    addi r1 r0 0
float_ble_cont.131314:
    j float_ble_cont.131310
float_ble_else.131309:
    addi r1 r0 0
float_ble_cont.131310:
float_eq0_cont.131296:
    addi r28 r0 0
    bne r1 r28 beq_else.131315
    addi r1 r0 0
    jr r31
beq_else.131315:
    addi r1 r0 3
    jr r31
beq_else.131294:
    addi r1 r0 2
    jr r31
beq_else.131273:
    addi r1 r0 1
    jr r31
beq_else.131252:
    addi r28 r0 2
    bne r3 r28 beq_else.131316
    lw r1 r1 16
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.131317
    addi r2 r0 1
    j float_ble_cont.131318
float_ble_else.131317:
    addi r2 r0 0
float_ble_cont.131318:
    addi r28 r0 0
    bne r2 r28 beq_else.131319
    addi r1 r0 0
    jr r31
beq_else.131319:
    lwcZ f4 r1 0
    fmul f0 f4 f0
    lwcZ f4 r1 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r1 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.131320
    fmv f1 f3
    j float_eq0_cont.131321
float_eq0.131320:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.131321:
    fmul f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
beq_else.131316:
    lwcZ f3 r2 0
    lwcZ f4 r2 4
    lwcZ f5 r2 8
    fmul f6 f3 f3
    lw r3 r1 16
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r3 r1 16
    lwcZ f8 r3 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r3 r1 16
    lwcZ f8 r3 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r3 r1 12
    addi r28 r0 0
    bne r3 r28 beq_else.131322
    fmv f3 f6
    j beq_cont.131323
beq_else.131322:
    fmul f7 f4 f5
    lw r3 r1 36
    lwcZ f8 r3 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r3 r1 36
    lwcZ f4 r3 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.131323:
    fcz f3
    bc1f float_neq_0.131324
    addi r1 r0 0
    jr r31
float_neq_0.131324:
    lwcZ f4 r2 0
    lwcZ f5 r2 4
    lwcZ f6 r2 8
    fmul f7 f4 f0
    lw r2 r1 16
    lwcZ f8 r2 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r2 r1 16
    lwcZ f9 r2 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r2 r1 16
    lwcZ f9 r2 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r2 r1 12
    addi r28 r0 0
    bne r2 r28 beq_else.131325
    fmv f4 f7
    j beq_cont.131326
beq_else.131325:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r2 r1 36
    lwcZ f9 r2 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r2 r1 36
    lwcZ f9 r2 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r2 r1 36
    lwcZ f5 r2 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.131326:
    fmul f5 f0 f0
    lw r2 r1 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r1 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r1 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r1 12
    addi r28 r0 0
    bne r2 r28 beq_else.131327
    fmv f0 f5
    j beq_cont.131328
beq_else.131327:
    fmul f6 f1 f2
    lw r2 r1 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r1 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r1 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131328:
    lw r2 r1 4
    addi r28 r0 3
    bne r2 r28 beq_else.131329
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131330
beq_else.131329:
beq_cont.131330:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131331
    addi r2 r0 1
    j float_ble_cont.131332
float_ble_else.131331:
    addi r2 r0 0
float_ble_cont.131332:
    addi r28 r0 0
    bne r2 r28 beq_else.131333
    addi r1 r0 0
    jr r31
beq_else.131333:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131334
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131336
    j float_eq0_cont.131337
float_eq0.131336:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131337:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131338
    j float_eq0_cont.131339
float_eq0.131338:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131339:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131340
    j float_eq0_cont.131341
float_eq0.131340:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131341:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131342
    j float_eq0_cont.131343
float_eq0.131342:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.131343:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131344
    j float_eq0_cont.131345
float_eq0.131344:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.131345:
    fmul f0 f0 f1
    j float_ble_cont.131335
float_ble_else.131334:
    flui f0 0
    # 0.000000
float_ble_cont.131335:
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.131346
    fneg f0 f0
    j beq_cont.131347
beq_else.131346:
beq_cont.131347:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.131348
    fmv f1 f3
    j float_eq0_cont.131349
float_eq0.131348:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.131349:
    fmul f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
solver_second_fast.2827:
    lw r3 r25 4
    lwcZ f3 r2 0
    fcz f3
    bc1f float_neq_0.131350
    addi r1 r0 0
    jr r31
float_neq_0.131350:
    lwcZ f4 r2 4
    fmul f4 f4 f0
    lwcZ f5 r2 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r2 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r4 r1 16
    lwcZ f6 r4 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r4 r1 16
    lwcZ f7 r4 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r4 r1 16
    lwcZ f7 r4 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r4 r1 12
    addi r28 r0 0
    bne r4 r28 beq_else.131351
    fmv f0 f5
    j beq_cont.131352
beq_else.131351:
    fmul f6 f1 f2
    lw r4 r1 36
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r4 r1 36
    lwcZ f6 r4 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r4 r1 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131352:
    lw r4 r1 4
    addi r28 r0 3
    bne r4 r28 beq_else.131353
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131354
beq_else.131353:
beq_cont.131354:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131355
    addi r4 r0 1
    j float_ble_cont.131356
float_ble_else.131355:
    addi r4 r0 0
float_ble_cont.131356:
    addi r28 r0 0
    bne r4 r28 beq_else.131357
    addi r1 r0 0
    jr r31
beq_else.131357:
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.131358
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131360
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131362
    j float_eq0_cont.131363
float_eq0.131362:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131363:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131364
    j float_eq0_cont.131365
float_eq0.131364:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131365:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131366
    j float_eq0_cont.131367
float_eq0.131366:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131367:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131368
    j float_eq0_cont.131369
float_eq0.131368:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131369:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131370
    j float_eq0_cont.131371
float_eq0.131370:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131371:
    fmul f0 f0 f1
    j float_ble_cont.131361
float_ble_else.131360:
    flui f0 0
    # 0.000000
float_ble_cont.131361:
    fsub f0 f4 f0
    lwcZ f1 r2 16
    fmul f0 f0 f1
    swcZ f0 r3 0
    j beq_cont.131359
beq_else.131358:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131372
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131374
    j float_eq0_cont.131375
float_eq0.131374:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131375:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131376
    j float_eq0_cont.131377
float_eq0.131376:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131377:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131378
    j float_eq0_cont.131379
float_eq0.131378:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131379:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131380
    j float_eq0_cont.131381
float_eq0.131380:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131381:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131382
    j float_eq0_cont.131383
float_eq0.131382:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131383:
    fmul f0 f0 f1
    j float_ble_cont.131373
float_ble_else.131372:
    flui f0 0
    # 0.000000
float_ble_cont.131373:
    fadd f0 f4 f0
    lwcZ f1 r2 16
    fmul f0 f0 f1
    swcZ f0 r3 0
beq_cont.131359:
    addi r1 r0 1
    jr r31
solver_fast.2833:
    lw r4 r25 8
    lw r5 r25 4
    sll r6 r1 2
    add r27 r5 r6
    lw r5 r27 0
    lwcZ f0 r3 0
    lw r6 r5 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r6 r5 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r3 r5 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r2 4
    sll r1 r1 2
    add r27 r3 r1
    lw r1 r27 0
    lw r3 r5 4
    addi r28 r0 1
    bne r3 r28 beq_else.131384
    lw r2 r2 0
    lwcZ f3 r1 0
    fsub f3 f3 f0
    lwcZ f4 r1 4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131385
    fneg f4 f4
    j float_ble_cont.131386
float_ble_else.131385:
float_ble_cont.131386:
    lw r3 r5 16
    lwcZ f5 r3 4
    fclt f4 f5
    bc1f float_ble_else.131387
    addi r3 r0 2
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131389
    fneg f4 f4
    j float_ble_cont.131390
float_ble_else.131389:
float_ble_cont.131390:
    lw r3 r5 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r3 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131391
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.131393
    addi r3 r0 0
    j float_eq0_cont.131394
float_eq0.131393:
    addi r3 r0 1
float_eq0_cont.131394:
    j float_ble_cont.131392
float_ble_else.131391:
    addi r3 r0 0
float_ble_cont.131392:
    j float_ble_cont.131388
float_ble_else.131387:
    addi r3 r0 0
float_ble_cont.131388:
    addi r28 r0 0
    bne r3 r28 beq_else.131395
    lwcZ f3 r1 8
    fsub f3 f3 f1
    lwcZ f4 r1 12
    fmul f3 f3 f4
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131396
    fneg f4 f4
    j float_ble_cont.131397
float_ble_else.131396:
float_ble_cont.131397:
    lw r3 r5 16
    lwcZ f5 r3 0
    fclt f4 f5
    bc1f float_ble_else.131398
    addi r3 r0 2
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131400
    fneg f4 f4
    j float_ble_cont.131401
float_ble_else.131400:
float_ble_cont.131401:
    lw r3 r5 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r3 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131402
    addi r3 r0 3
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.131404
    addi r3 r0 0
    j float_eq0_cont.131405
float_eq0.131404:
    addi r3 r0 1
float_eq0_cont.131405:
    j float_ble_cont.131403
float_ble_else.131402:
    addi r3 r0 0
float_ble_cont.131403:
    j float_ble_cont.131399
float_ble_else.131398:
    addi r3 r0 0
float_ble_cont.131399:
    addi r28 r0 0
    bne r3 r28 beq_else.131406
    lwcZ f3 r1 16
    fsub f2 f3 f2
    lwcZ f3 r1 20
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.131407
    fneg f0 f0
    j float_ble_cont.131408
float_ble_else.131407:
float_ble_cont.131408:
    lw r3 r5 16
    lwcZ f3 r3 0
    fclt f0 f3
    bc1f float_ble_else.131409
    addi r3 r0 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131411
    fneg f0 f0
    j float_ble_cont.131412
float_ble_else.131411:
float_ble_cont.131412:
    lw r2 r5 16
    addi r3 r0 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.131413
    addi r2 r0 5
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.131415
    addi r1 r0 0
    j float_eq0_cont.131416
float_eq0.131415:
    addi r1 r0 1
float_eq0_cont.131416:
    j float_ble_cont.131414
float_ble_else.131413:
    addi r1 r0 0
float_ble_cont.131414:
    j float_ble_cont.131410
float_ble_else.131409:
    addi r1 r0 0
float_ble_cont.131410:
    addi r28 r0 0
    bne r1 r28 beq_else.131417
    addi r1 r0 0
    jr r31
beq_else.131417:
    swcZ f2 r4 0
    addi r1 r0 3
    jr r31
beq_else.131406:
    swcZ f3 r4 0
    addi r1 r0 2
    jr r31
beq_else.131395:
    swcZ f3 r4 0
    addi r1 r0 1
    jr r31
beq_else.131384:
    addi r28 r0 2
    bne r3 r28 beq_else.131418
    lwcZ f3 r1 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131419
    addi r2 r0 1
    j float_ble_cont.131420
float_ble_else.131419:
    addi r2 r0 0
float_ble_cont.131420:
    addi r28 r0 0
    bne r2 r28 beq_else.131421
    addi r1 r0 0
    jr r31
beq_else.131421:
    lwcZ f3 r1 4
    fmul f0 f3 f0
    lwcZ f3 r1 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r1 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
beq_else.131418:
    lwcZ f3 r1 0
    fcz f3
    bc1f float_neq_0.131422
    addi r1 r0 0
    jr r31
float_neq_0.131422:
    lwcZ f4 r1 4
    fmul f4 f4 f0
    lwcZ f5 r1 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r1 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r2 r5 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r5 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r5 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r5 12
    addi r28 r0 0
    bne r2 r28 beq_else.131423
    fmv f0 f5
    j beq_cont.131424
beq_else.131423:
    fmul f6 f1 f2
    lw r2 r5 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r5 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r5 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131424:
    lw r2 r5 4
    addi r28 r0 3
    bne r2 r28 beq_else.131425
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131426
beq_else.131425:
beq_cont.131426:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131427
    addi r2 r0 1
    j float_ble_cont.131428
float_ble_else.131427:
    addi r2 r0 0
float_ble_cont.131428:
    addi r28 r0 0
    bne r2 r28 beq_else.131429
    addi r1 r0 0
    jr r31
beq_else.131429:
    lw r2 r5 24
    addi r28 r0 0
    bne r2 r28 beq_else.131430
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131432
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131434
    j float_eq0_cont.131435
float_eq0.131434:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131435:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131436
    j float_eq0_cont.131437
float_eq0.131436:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131437:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131438
    j float_eq0_cont.131439
float_eq0.131438:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131439:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131440
    j float_eq0_cont.131441
float_eq0.131440:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131441:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131442
    j float_eq0_cont.131443
float_eq0.131442:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131443:
    fmul f0 f0 f1
    j float_ble_cont.131433
float_ble_else.131432:
    flui f0 0
    # 0.000000
float_ble_cont.131433:
    fsub f0 f4 f0
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r4 0
    j beq_cont.131431
beq_else.131430:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131444
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131446
    j float_eq0_cont.131447
float_eq0.131446:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131447:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131448
    j float_eq0_cont.131449
float_eq0.131448:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131449:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131450
    j float_eq0_cont.131451
float_eq0.131450:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131451:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131452
    j float_eq0_cont.131453
float_eq0.131452:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.131453:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.131454
    j float_eq0_cont.131455
float_eq0.131454:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131455:
    fmul f0 f0 f1
    j float_ble_cont.131445
float_ble_else.131444:
    flui f0 0
    # 0.000000
float_ble_cont.131445:
    fadd f0 f4 f0
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r4 0
beq_cont.131431:
    addi r1 r0 1
    jr r31
solver_second_fast2.2844:
    lw r4 r25 4
    lwcZ f3 r2 0
    fcz f3
    bc1f float_neq_0.131456
    addi r1 r0 0
    jr r31
float_neq_0.131456:
    lwcZ f4 r2 4
    fmul f0 f4 f0
    lwcZ f4 r2 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r2 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.131457
    addi r3 r0 1
    j float_ble_cont.131458
float_ble_else.131457:
    addi r3 r0 0
float_ble_cont.131458:
    addi r28 r0 0
    bne r3 r28 beq_else.131459
    addi r1 r0 0
    jr r31
beq_else.131459:
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.131460
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.131462
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131464
    j float_eq0_cont.131465
float_eq0.131464:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131465:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131466
    j float_eq0_cont.131467
float_eq0.131466:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131467:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131468
    j float_eq0_cont.131469
float_eq0.131468:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131469:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131470
    j float_eq0_cont.131471
float_eq0.131470:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131471:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131472
    j float_eq0_cont.131473
float_eq0.131472:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.131473:
    fmul f1 f1 f2
    j float_ble_cont.131463
float_ble_else.131462:
    flui f1 0
    # 0.000000
float_ble_cont.131463:
    fsub f0 f0 f1
    lwcZ f1 r2 16
    fmul f0 f0 f1
    swcZ f0 r4 0
    j beq_cont.131461
beq_else.131460:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.131474
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131476
    j float_eq0_cont.131477
float_eq0.131476:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131477:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131478
    j float_eq0_cont.131479
float_eq0.131478:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131479:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131480
    j float_eq0_cont.131481
float_eq0.131480:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131481:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131482
    j float_eq0_cont.131483
float_eq0.131482:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131483:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131484
    j float_eq0_cont.131485
float_eq0.131484:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.131485:
    fmul f1 f1 f2
    j float_ble_cont.131475
float_ble_else.131474:
    flui f1 0
    # 0.000000
float_ble_cont.131475:
    fadd f0 f0 f1
    lwcZ f1 r2 16
    fmul f0 f0 f1
    swcZ f0 r4 0
beq_cont.131461:
    addi r1 r0 1
    jr r31
solver_fast2.2851:
    lw r3 r25 8
    lw r4 r25 4
    sll r5 r1 2
    add r27 r4 r5
    lw r4 r27 0
    lw r5 r4 40
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lw r6 r2 4
    sll r1 r1 2
    add r27 r6 r1
    lw r1 r27 0
    lw r6 r4 4
    addi r28 r0 1
    bne r6 r28 beq_else.131486
    lw r2 r2 0
    lwcZ f3 r1 0
    fsub f3 f3 f0
    lwcZ f4 r1 4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131487
    fneg f4 f4
    j float_ble_cont.131488
float_ble_else.131487:
float_ble_cont.131488:
    lw r5 r4 16
    lwcZ f5 r5 4
    fclt f4 f5
    bc1f float_ble_else.131489
    addi r5 r0 2
    sll r5 r5 2
    add r27 r2 r5
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131491
    fneg f4 f4
    j float_ble_cont.131492
float_ble_else.131491:
float_ble_cont.131492:
    lw r5 r4 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131493
    addi r5 r0 1
    sll r5 r5 2
    add r27 r1 r5
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.131495
    addi r5 r0 0
    j float_eq0_cont.131496
float_eq0.131495:
    addi r5 r0 1
float_eq0_cont.131496:
    j float_ble_cont.131494
float_ble_else.131493:
    addi r5 r0 0
float_ble_cont.131494:
    j float_ble_cont.131490
float_ble_else.131489:
    addi r5 r0 0
float_ble_cont.131490:
    addi r28 r0 0
    bne r5 r28 beq_else.131497
    lwcZ f3 r1 8
    fsub f3 f3 f1
    lwcZ f4 r1 12
    fmul f3 f3 f4
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131498
    fneg f4 f4
    j float_ble_cont.131499
float_ble_else.131498:
float_ble_cont.131499:
    lw r5 r4 16
    lwcZ f5 r5 0
    fclt f4 f5
    bc1f float_ble_else.131500
    addi r5 r0 2
    sll r5 r5 2
    add r27 r2 r5
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131502
    fneg f4 f4
    j float_ble_cont.131503
float_ble_else.131502:
float_ble_cont.131503:
    lw r5 r4 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131504
    addi r5 r0 3
    sll r5 r5 2
    add r27 r1 r5
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.131506
    addi r5 r0 0
    j float_eq0_cont.131507
float_eq0.131506:
    addi r5 r0 1
float_eq0_cont.131507:
    j float_ble_cont.131505
float_ble_else.131504:
    addi r5 r0 0
float_ble_cont.131505:
    j float_ble_cont.131501
float_ble_else.131500:
    addi r5 r0 0
float_ble_cont.131501:
    addi r28 r0 0
    bne r5 r28 beq_else.131508
    lwcZ f3 r1 16
    fsub f2 f3 f2
    lwcZ f3 r1 20
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.131509
    fneg f0 f0
    j float_ble_cont.131510
float_ble_else.131509:
float_ble_cont.131510:
    lw r5 r4 16
    lwcZ f3 r5 0
    fclt f0 f3
    bc1f float_ble_else.131511
    addi r5 r0 1
    sll r5 r5 2
    add r27 r2 r5
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131513
    fneg f0 f0
    j float_ble_cont.131514
float_ble_else.131513:
float_ble_cont.131514:
    lw r2 r4 16
    addi r4 r0 1
    sll r4 r4 2
    add r27 r2 r4
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.131515
    addi r2 r0 5
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.131517
    addi r1 r0 0
    j float_eq0_cont.131518
float_eq0.131517:
    addi r1 r0 1
float_eq0_cont.131518:
    j float_ble_cont.131516
float_ble_else.131515:
    addi r1 r0 0
float_ble_cont.131516:
    j float_ble_cont.131512
float_ble_else.131511:
    addi r1 r0 0
float_ble_cont.131512:
    addi r28 r0 0
    bne r1 r28 beq_else.131519
    addi r1 r0 0
    jr r31
beq_else.131519:
    swcZ f2 r3 0
    addi r1 r0 3
    jr r31
beq_else.131508:
    swcZ f3 r3 0
    addi r1 r0 2
    jr r31
beq_else.131497:
    swcZ f3 r3 0
    addi r1 r0 1
    jr r31
beq_else.131486:
    addi r28 r0 2
    bne r6 r28 beq_else.131520
    lwcZ f0 r1 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131521
    addi r2 r0 1
    j float_ble_cont.131522
float_ble_else.131521:
    addi r2 r0 0
float_ble_cont.131522:
    addi r28 r0 0
    bne r2 r28 beq_else.131523
    addi r1 r0 0
    jr r31
beq_else.131523:
    lwcZ f0 r1 0
    lwcZ f1 r5 12
    fmul f0 f0 f1
    swcZ f0 r3 0
    addi r1 r0 1
    jr r31
beq_else.131520:
    lwcZ f3 r1 0
    fcz f3
    bc1f float_neq_0.131524
    addi r1 r0 0
    jr r31
float_neq_0.131524:
    lwcZ f4 r1 4
    fmul f0 f4 f0
    lwcZ f4 r1 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r1 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r5 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.131525
    addi r2 r0 1
    j float_ble_cont.131526
float_ble_else.131525:
    addi r2 r0 0
float_ble_cont.131526:
    addi r28 r0 0
    bne r2 r28 beq_else.131527
    addi r1 r0 0
    jr r31
beq_else.131527:
    lw r2 r4 24
    addi r28 r0 0
    bne r2 r28 beq_else.131528
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.131530
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131532
    j float_eq0_cont.131533
float_eq0.131532:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131533:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131534
    j float_eq0_cont.131535
float_eq0.131534:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131535:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131536
    j float_eq0_cont.131537
float_eq0.131536:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131537:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131538
    j float_eq0_cont.131539
float_eq0.131538:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131539:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131540
    j float_eq0_cont.131541
float_eq0.131540:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.131541:
    fmul f1 f1 f2
    j float_ble_cont.131531
float_ble_else.131530:
    flui f1 0
    # 0.000000
float_ble_cont.131531:
    fsub f0 f0 f1
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r3 0
    j beq_cont.131529
beq_else.131528:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.131542
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131544
    j float_eq0_cont.131545
float_eq0.131544:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131545:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131546
    j float_eq0_cont.131547
float_eq0.131546:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131547:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131548
    j float_eq0_cont.131549
float_eq0.131548:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131549:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131550
    j float_eq0_cont.131551
float_eq0.131550:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.131551:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.131552
    j float_eq0_cont.131553
float_eq0.131552:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.131553:
    fmul f1 f1 f2
    j float_ble_cont.131543
float_ble_else.131542:
    flui f1 0
    # 0.000000
float_ble_cont.131543:
    fadd f0 f0 f1
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r3 0
beq_cont.131529:
    addi r1 r0 1
    jr r31
iter_setup_dirvec_constants.2863:
    lw r3 r25 4
    slti r28 r2 0
    bne r0 r28 bge_else.131554
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r1 4
    lw r6 r1 0
    lw r7 r4 4
    sw r25 r29 0
    sw r1 r29 4
    sw r3 r29 8
    addi r28 r0 1
    bne r7 r28 beq_else.131555
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.131557
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.131558
float_eq0.131557:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131559
    addi r5 r0 1
    j float_ble_cont.131560
float_ble_else.131559:
    addi r5 r0 0
float_ble_cont.131560:
    addi r28 r0 0
    bne r4 r28 beq_else.131561
    or r4 r5 r0
    j beq_cont.131562
beq_else.131561:
    addi r28 r0 0
    bne r5 r28 beq_else.131563
    addi r4 r0 1
    j beq_cont.131564
beq_else.131563:
    addi r4 r0 0
beq_cont.131564:
beq_cont.131562:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.131565
    fneg f0 f0
    j beq_cont.131566
beq_else.131565:
beq_cont.131566:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.131567
    j float_eq0_cont.131568
float_eq0.131567:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131568:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.131558:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.131569
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.131570
float_eq0.131569:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131571
    addi r5 r0 1
    j float_ble_cont.131572
float_ble_else.131571:
    addi r5 r0 0
float_ble_cont.131572:
    addi r28 r0 0
    bne r4 r28 beq_else.131573
    or r4 r5 r0
    j beq_cont.131574
beq_else.131573:
    addi r28 r0 0
    bne r5 r28 beq_else.131575
    addi r4 r0 1
    j beq_cont.131576
beq_else.131575:
    addi r4 r0 0
beq_cont.131576:
beq_cont.131574:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.131577
    fneg f0 f0
    j beq_cont.131578
beq_else.131577:
beq_cont.131578:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.131579
    j float_eq0_cont.131580
float_eq0.131579:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131580:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.131570:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.131581
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.131582
float_eq0.131581:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131583
    addi r5 r0 1
    j float_ble_cont.131584
float_ble_else.131583:
    addi r5 r0 0
float_ble_cont.131584:
    addi r28 r0 0
    bne r4 r28 beq_else.131585
    or r4 r5 r0
    j beq_cont.131586
beq_else.131585:
    addi r28 r0 0
    bne r5 r28 beq_else.131587
    addi r4 r0 1
    j beq_cont.131588
beq_else.131587:
    addi r4 r0 0
beq_cont.131588:
beq_cont.131586:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.131589
    fneg f0 f0
    j beq_cont.131590
beq_else.131589:
beq_cont.131590:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.131591
    j float_eq0_cont.131592
float_eq0.131591:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131592:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.131582:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.131556
beq_else.131555:
    addi r28 r0 2
    bne r7 r28 beq_else.131593
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    lw r3 r29 20
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131595
    addi r2 r0 1
    j float_ble_cont.131596
float_ble_else.131595:
    addi r2 r0 0
float_ble_cont.131596:
    addi r28 r0 0
    bne r2 r28 beq_else.131597
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.131598
beq_else.131597:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.131599
    fmv f2 f0
    j float_eq0_cont.131600
float_eq0.131599:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131600:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.131601
    fmv f2 f0
    j float_eq0_cont.131602
float_eq0.131601:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131602:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.131603
    fmv f2 f0
    j float_eq0_cont.131604
float_eq0.131603:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131604:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.131605
    j float_eq0_cont.131606
float_eq0.131605:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.131606:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.131598:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.131594
beq_else.131593:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 20
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.131607
    fmv f0 f3
    j beq_cont.131608
beq_else.131607:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131608:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.131609
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.131610
beq_else.131609:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.131610:
    fcz f0
    bc1f float_eq0.131611
    j float_eq0_cont.131612
float_eq0.131611:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.131613
    j float_eq0_cont.131614
float_eq0.131613:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.131614:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.131612:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
beq_cont.131594:
beq_cont.131556:
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.131615
    sll r2 r1 2
    lw r3 r29 8
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 4
    lw r4 r3 4
    lw r5 r3 0
    lw r6 r2 4
    addi r28 r0 1
    bne r6 r28 beq_else.131616
    addi r6 r0 6
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.131618
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.131619
float_eq0.131618:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131620
    addi r5 r0 1
    j float_ble_cont.131621
float_ble_else.131620:
    addi r5 r0 0
float_ble_cont.131621:
    addi r28 r0 0
    bne r4 r28 beq_else.131622
    or r4 r5 r0
    j beq_cont.131623
beq_else.131622:
    addi r28 r0 0
    bne r5 r28 beq_else.131624
    addi r4 r0 1
    j beq_cont.131625
beq_else.131624:
    addi r4 r0 0
beq_cont.131625:
beq_cont.131623:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.131626
    fneg f0 f0
    j beq_cont.131627
beq_else.131626:
beq_cont.131627:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.131628
    j float_eq0_cont.131629
float_eq0.131628:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131629:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.131619:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.131630
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.131631
float_eq0.131630:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131632
    addi r5 r0 1
    j float_ble_cont.131633
float_ble_else.131632:
    addi r5 r0 0
float_ble_cont.131633:
    addi r28 r0 0
    bne r4 r28 beq_else.131634
    or r4 r5 r0
    j beq_cont.131635
beq_else.131634:
    addi r28 r0 0
    bne r5 r28 beq_else.131636
    addi r4 r0 1
    j beq_cont.131637
beq_else.131636:
    addi r4 r0 0
beq_cont.131637:
beq_cont.131635:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.131638
    fneg f0 f0
    j beq_cont.131639
beq_else.131638:
beq_cont.131639:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.131640
    j float_eq0_cont.131641
float_eq0.131640:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131641:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.131631:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.131642
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.131643
float_eq0.131642:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131644
    addi r5 r0 1
    j float_ble_cont.131645
float_ble_else.131644:
    addi r5 r0 0
float_ble_cont.131645:
    addi r28 r0 0
    bne r4 r28 beq_else.131646
    or r4 r5 r0
    j beq_cont.131647
beq_else.131646:
    addi r28 r0 0
    bne r5 r28 beq_else.131648
    addi r4 r0 1
    j beq_cont.131649
beq_else.131648:
    addi r4 r0 0
beq_cont.131649:
beq_cont.131647:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.131650
    fneg f0 f0
    j beq_cont.131651
beq_else.131650:
beq_cont.131651:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.131652
    j float_eq0_cont.131653
float_eq0.131652:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131653:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.131643:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.131617
beq_else.131616:
    addi r28 r0 2
    bne r6 r28 beq_else.131654
    addi r6 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    lw r3 r29 36
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131656
    addi r2 r0 1
    j float_ble_cont.131657
float_ble_else.131656:
    addi r2 r0 0
float_ble_cont.131657:
    addi r28 r0 0
    bne r2 r28 beq_else.131658
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.131659
beq_else.131658:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.131660
    fmv f2 f0
    j float_eq0_cont.131661
float_eq0.131660:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131661:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.131662
    fmv f2 f0
    j float_eq0_cont.131663
float_eq0.131662:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131663:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.131664
    fmv f2 f0
    j float_eq0_cont.131665
float_eq0.131664:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131665:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.131666
    j float_eq0_cont.131667
float_eq0.131666:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.131667:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.131659:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.131655
beq_else.131654:
    addi r6 r0 5
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 36
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.131668
    fmv f0 f3
    j beq_cont.131669
beq_else.131668:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131669:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.131670
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.131671
beq_else.131670:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.131671:
    fcz f0
    bc1f float_eq0.131672
    j float_eq0_cont.131673
float_eq0.131672:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.131674
    j float_eq0_cont.131675
float_eq0.131674:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.131675:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.131673:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
beq_cont.131655:
beq_cont.131617:
    subi r2 r2 1
    lw r1 r29 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.131615:
    jr r31
bge_else.131554:
    jr r31
setup_dirvec_constants.2866:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    lw r3 r3 0
    subi r3 r3 1
    slti r28 r3 0
    bne r0 r28 bge_else.131678
    sll r5 r3 2
    add r27 r2 r5
    lw r2 r27 0
    lw r5 r1 4
    lw r6 r1 0
    lw r7 r2 4
    sw r1 r29 0
    sw r4 r29 4
    addi r28 r0 1
    bne r7 r28 beq_else.131679
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 20
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.131681
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.131682
float_eq0.131681:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131683
    addi r5 r0 1
    j float_ble_cont.131684
float_ble_else.131683:
    addi r5 r0 0
float_ble_cont.131684:
    addi r28 r0 0
    bne r4 r28 beq_else.131685
    or r4 r5 r0
    j beq_cont.131686
beq_else.131685:
    addi r28 r0 0
    bne r5 r28 beq_else.131687
    addi r4 r0 1
    j beq_cont.131688
beq_else.131687:
    addi r4 r0 0
beq_cont.131688:
beq_cont.131686:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.131689
    fneg f0 f0
    j beq_cont.131690
beq_else.131689:
beq_cont.131690:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.131691
    j float_eq0_cont.131692
float_eq0.131691:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131692:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.131682:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.131693
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.131694
float_eq0.131693:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131695
    addi r5 r0 1
    j float_ble_cont.131696
float_ble_else.131695:
    addi r5 r0 0
float_ble_cont.131696:
    addi r28 r0 0
    bne r4 r28 beq_else.131697
    or r4 r5 r0
    j beq_cont.131698
beq_else.131697:
    addi r28 r0 0
    bne r5 r28 beq_else.131699
    addi r4 r0 1
    j beq_cont.131700
beq_else.131699:
    addi r4 r0 0
beq_cont.131700:
beq_cont.131698:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.131701
    fneg f0 f0
    j beq_cont.131702
beq_else.131701:
beq_cont.131702:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.131703
    j float_eq0_cont.131704
float_eq0.131703:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131704:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.131694:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.131705
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.131706
float_eq0.131705:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.131707
    addi r5 r0 1
    j float_ble_cont.131708
float_ble_else.131707:
    addi r5 r0 0
float_ble_cont.131708:
    addi r28 r0 0
    bne r4 r28 beq_else.131709
    or r4 r5 r0
    j beq_cont.131710
beq_else.131709:
    addi r28 r0 0
    bne r5 r28 beq_else.131711
    addi r4 r0 1
    j beq_cont.131712
beq_else.131711:
    addi r4 r0 0
beq_cont.131712:
beq_cont.131710:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.131713
    fneg f0 f0
    j beq_cont.131714
beq_else.131713:
beq_cont.131714:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.131715
    j float_eq0_cont.131716
float_eq0.131715:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.131716:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.131706:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.131680
beq_else.131679:
    addi r28 r0 2
    bne r7 r28 beq_else.131717
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 20
    lwcZ f0 r2 0
    lw r3 r29 16
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.131719
    addi r2 r0 1
    j float_ble_cont.131720
float_ble_else.131719:
    addi r2 r0 0
float_ble_cont.131720:
    addi r28 r0 0
    bne r2 r28 beq_else.131721
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.131722
beq_else.131721:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.131723
    fmv f2 f0
    j float_eq0_cont.131724
float_eq0.131723:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131724:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.131725
    fmv f2 f0
    j float_eq0_cont.131726
float_eq0.131725:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131726:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.131727
    fmv f2 f0
    j float_eq0_cont.131728
float_eq0.131727:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.131728:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.131729
    j float_eq0_cont.131730
float_eq0.131729:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.131730:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.131722:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.131718
beq_else.131717:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 20
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 16
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.131731
    fmv f0 f3
    j beq_cont.131732
beq_else.131731:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131732:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.131733
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.131734
beq_else.131733:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.131734:
    fcz f0
    bc1f float_eq0.131735
    j float_eq0_cont.131736
float_eq0.131735:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.131737
    j float_eq0_cont.131738
float_eq0.131737:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.131738:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.131736:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
beq_cont.131718:
beq_cont.131680:
    subi r2 r2 1
    lw r1 r29 0
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.131678:
    jr r31
setup_startp_constants.2868:
    lw r3 r25 4
    slti r28 r2 0
    bne r0 r28 bge_else.131740
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.131741
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.131742
beq_else.131741:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.131743
    j ble_cont.131744
ble_else.131743:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    addi r28 r0 0
    bne r7 r28 beq_else.131745
    fmv f0 f3
    j beq_cont.131746
beq_else.131745:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131746:
    addi r28 r0 3
    bne r6 r28 beq_else.131747
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131748
beq_else.131747:
beq_cont.131748:
    swcZ f0 r5 12
ble_cont.131744:
beq_cont.131742:
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.131749
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.131750
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.131751
beq_else.131750:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.131752
    j ble_cont.131753
ble_else.131752:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    addi r28 r0 0
    bne r7 r28 beq_else.131754
    fmv f0 f3
    j beq_cont.131755
beq_else.131754:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131755:
    addi r28 r0 3
    bne r6 r28 beq_else.131756
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131757
beq_else.131756:
beq_cont.131757:
    swcZ f0 r5 12
ble_cont.131753:
beq_cont.131751:
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.131758
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.131759
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.131760
beq_else.131759:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.131761
    j ble_cont.131762
ble_else.131761:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    addi r28 r0 0
    bne r7 r28 beq_else.131763
    fmv f0 f3
    j beq_cont.131764
beq_else.131763:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131764:
    addi r28 r0 3
    bne r6 r28 beq_else.131765
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131766
beq_else.131765:
beq_cont.131766:
    swcZ f0 r5 12
ble_cont.131762:
beq_cont.131760:
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.131767
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    lw r4 r3 40
    lw r5 r3 4
    lwcZ f0 r1 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    swcZ f0 r4 0
    lwcZ f0 r1 4
    lw r6 r3 20
    lwcZ f1 r6 4
    fsub f0 f0 f1
    swcZ f0 r4 4
    lwcZ f0 r1 8
    lw r6 r3 20
    lwcZ f1 r6 8
    fsub f0 f0 f1
    swcZ f0 r4 8
    addi r28 r0 2
    bne r5 r28 beq_else.131768
    lw r3 r3 16
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    lwcZ f3 r3 0
    fmul f0 f3 f0
    lwcZ f3 r3 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 12
    j beq_cont.131769
beq_else.131768:
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.131770
    j ble_cont.131771
ble_else.131770:
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    fmul f3 f0 f0
    lw r6 r3 16
    lwcZ f4 r6 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r6 r3 16
    lwcZ f5 r6 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r3 12
    addi r28 r0 0
    bne r6 r28 beq_else.131772
    fmv f0 f3
    j beq_cont.131773
beq_else.131772:
    fmul f4 f1 f2
    lw r6 r3 36
    lwcZ f5 r6 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r6 r3 36
    lwcZ f4 r6 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r3 r3 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131773:
    addi r28 r0 3
    bne r5 r28 beq_else.131774
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131775
beq_else.131774:
beq_cont.131775:
    swcZ f0 r4 12
ble_cont.131771:
beq_cont.131769:
    subi r2 r2 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.131767:
    jr r31
bge_else.131758:
    jr r31
bge_else.131749:
    jr r31
bge_else.131740:
    jr r31
setup_startp.2871:
    lw r2 r25 16
    lw r3 r25 12
    lw r4 r25 8
    lw r5 r25 4
    lwcZ f0 r1 0
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r2 r5 0
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.131780
    sll r5 r2 2
    add r27 r4 r5
    lw r5 r27 0
    lw r6 r5 40
    lw r7 r5 4
    lwcZ f0 r1 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r1 4
    lw r8 r5 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r1 8
    lw r8 r5 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.131781
    lw r5 r5 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.131782
beq_else.131781:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.131783
    j ble_cont.131784
ble_else.131783:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r5 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r5 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r5 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r5 12
    addi r28 r0 0
    bne r8 r28 beq_else.131785
    fmv f0 f3
    j beq_cont.131786
beq_else.131785:
    fmul f4 f1 f2
    lw r8 r5 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131786:
    addi r28 r0 3
    bne r7 r28 beq_else.131787
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131788
beq_else.131787:
beq_cont.131788:
    swcZ f0 r6 12
ble_cont.131784:
beq_cont.131782:
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.131789
    sll r5 r2 2
    add r27 r4 r5
    lw r5 r27 0
    lw r6 r5 40
    lw r7 r5 4
    lwcZ f0 r1 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r1 4
    lw r8 r5 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r1 8
    lw r8 r5 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.131790
    lw r5 r5 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.131791
beq_else.131790:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.131792
    j ble_cont.131793
ble_else.131792:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r5 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r5 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r5 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r5 12
    addi r28 r0 0
    bne r8 r28 beq_else.131794
    fmv f0 f3
    j beq_cont.131795
beq_else.131794:
    fmul f4 f1 f2
    lw r8 r5 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131795:
    addi r28 r0 3
    bne r7 r28 beq_else.131796
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131797
beq_else.131796:
beq_cont.131797:
    swcZ f0 r6 12
ble_cont.131793:
beq_cont.131791:
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.131798
    sll r5 r2 2
    add r27 r4 r5
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.131799
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.131800
beq_else.131799:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.131801
    j ble_cont.131802
ble_else.131801:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    addi r28 r0 0
    bne r7 r28 beq_else.131803
    fmv f0 f3
    j beq_cont.131804
beq_else.131803:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.131804:
    addi r28 r0 3
    bne r6 r28 beq_else.131805
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.131806
beq_else.131805:
beq_cont.131806:
    swcZ f0 r5 12
ble_cont.131802:
beq_cont.131800:
    subi r2 r2 1
    mv r25 r3
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.131798:
    jr r31
bge_else.131789:
    jr r31
bge_else.131780:
    jr r31
check_all_inside.2893:
    lw r3 r25 4
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.131810
    addi r1 r0 1
    jr r31
beq_else.131810:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.131811
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.131813
    fneg f3 f3
    j float_ble_cont.131814
float_ble_else.131813:
float_ble_cont.131814:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.131815
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.131817
    fneg f3 f4
    j float_ble_cont.131818
float_ble_else.131817:
    fmv f3 f4
float_ble_cont.131818:
    lw r5 r4 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131819
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.131821
    fneg f3 f5
    j float_ble_cont.131822
float_ble_else.131821:
    fmv f3 f5
float_ble_cont.131822:
    lw r5 r4 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131823
    addi r5 r0 1
    j float_ble_cont.131824
float_ble_else.131823:
    addi r5 r0 0
float_ble_cont.131824:
    j float_ble_cont.131820
float_ble_else.131819:
    addi r5 r0 0
float_ble_cont.131820:
    j float_ble_cont.131816
float_ble_else.131815:
    addi r5 r0 0
float_ble_cont.131816:
    addi r28 r0 0
    bne r5 r28 beq_else.131825
    lw r4 r4 24
    addi r28 r0 0
    bne r4 r28 beq_else.131827
    addi r4 r0 1
    j beq_cont.131828
beq_else.131827:
    addi r4 r0 0
beq_cont.131828:
    j beq_cont.131826
beq_else.131825:
    lw r4 r4 24
beq_cont.131826:
    j beq_cont.131812
beq_else.131811:
    addi r28 r0 2
    bne r5 r28 beq_else.131829
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131831
    addi r5 r0 1
    j float_ble_cont.131832
float_ble_else.131831:
    addi r5 r0 0
float_ble_cont.131832:
    addi r28 r0 0
    bne r4 r28 beq_else.131833
    or r4 r5 r0
    j beq_cont.131834
beq_else.131833:
    addi r28 r0 0
    bne r5 r28 beq_else.131835
    addi r4 r0 1
    j beq_cont.131836
beq_else.131835:
    addi r4 r0 0
beq_cont.131836:
beq_cont.131834:
    addi r28 r0 0
    bne r4 r28 beq_else.131837
    addi r4 r0 1
    j beq_cont.131838
beq_else.131837:
    addi r4 r0 0
beq_cont.131838:
    j beq_cont.131830
beq_else.131829:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    addi r28 r0 0
    bne r5 r28 beq_else.131839
    fmv f3 f6
    j beq_cont.131840
beq_else.131839:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.131840:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.131841
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.131842
beq_else.131841:
beq_cont.131842:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131843
    addi r5 r0 1
    j float_ble_cont.131844
float_ble_else.131843:
    addi r5 r0 0
float_ble_cont.131844:
    addi r28 r0 0
    bne r4 r28 beq_else.131845
    or r4 r5 r0
    j beq_cont.131846
beq_else.131845:
    addi r28 r0 0
    bne r5 r28 beq_else.131847
    addi r4 r0 1
    j beq_cont.131848
beq_else.131847:
    addi r4 r0 0
beq_cont.131848:
beq_cont.131846:
    addi r28 r0 0
    bne r4 r28 beq_else.131849
    addi r4 r0 1
    j beq_cont.131850
beq_else.131849:
    addi r4 r0 0
beq_cont.131850:
beq_cont.131830:
beq_cont.131812:
    addi r28 r0 0
    bne r4 r28 beq_else.131851
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.131852
    addi r1 r0 1
    jr r31
beq_else.131852:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.131853
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.131855
    fneg f3 f3
    j float_ble_cont.131856
float_ble_else.131855:
float_ble_cont.131856:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.131857
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.131859
    fneg f3 f4
    j float_ble_cont.131860
float_ble_else.131859:
    fmv f3 f4
float_ble_cont.131860:
    lw r5 r4 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131861
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.131863
    fneg f3 f5
    j float_ble_cont.131864
float_ble_else.131863:
    fmv f3 f5
float_ble_cont.131864:
    lw r5 r4 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131865
    addi r5 r0 1
    j float_ble_cont.131866
float_ble_else.131865:
    addi r5 r0 0
float_ble_cont.131866:
    j float_ble_cont.131862
float_ble_else.131861:
    addi r5 r0 0
float_ble_cont.131862:
    j float_ble_cont.131858
float_ble_else.131857:
    addi r5 r0 0
float_ble_cont.131858:
    addi r28 r0 0
    bne r5 r28 beq_else.131867
    lw r4 r4 24
    addi r28 r0 0
    bne r4 r28 beq_else.131869
    addi r4 r0 1
    j beq_cont.131870
beq_else.131869:
    addi r4 r0 0
beq_cont.131870:
    j beq_cont.131868
beq_else.131867:
    lw r4 r4 24
beq_cont.131868:
    j beq_cont.131854
beq_else.131853:
    addi r28 r0 2
    bne r5 r28 beq_else.131871
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131873
    addi r5 r0 1
    j float_ble_cont.131874
float_ble_else.131873:
    addi r5 r0 0
float_ble_cont.131874:
    addi r28 r0 0
    bne r4 r28 beq_else.131875
    or r4 r5 r0
    j beq_cont.131876
beq_else.131875:
    addi r28 r0 0
    bne r5 r28 beq_else.131877
    addi r4 r0 1
    j beq_cont.131878
beq_else.131877:
    addi r4 r0 0
beq_cont.131878:
beq_cont.131876:
    addi r28 r0 0
    bne r4 r28 beq_else.131879
    addi r4 r0 1
    j beq_cont.131880
beq_else.131879:
    addi r4 r0 0
beq_cont.131880:
    j beq_cont.131872
beq_else.131871:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    addi r28 r0 0
    bne r5 r28 beq_else.131881
    fmv f3 f6
    j beq_cont.131882
beq_else.131881:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.131882:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.131883
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.131884
beq_else.131883:
beq_cont.131884:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131885
    addi r5 r0 1
    j float_ble_cont.131886
float_ble_else.131885:
    addi r5 r0 0
float_ble_cont.131886:
    addi r28 r0 0
    bne r4 r28 beq_else.131887
    or r4 r5 r0
    j beq_cont.131888
beq_else.131887:
    addi r28 r0 0
    bne r5 r28 beq_else.131889
    addi r4 r0 1
    j beq_cont.131890
beq_else.131889:
    addi r4 r0 0
beq_cont.131890:
beq_cont.131888:
    addi r28 r0 0
    bne r4 r28 beq_else.131891
    addi r4 r0 1
    j beq_cont.131892
beq_else.131891:
    addi r4 r0 0
beq_cont.131892:
beq_cont.131872:
beq_cont.131854:
    addi r28 r0 0
    bne r4 r28 beq_else.131893
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.131894
    addi r1 r0 1
    jr r31
beq_else.131894:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.131895
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.131897
    fneg f3 f3
    j float_ble_cont.131898
float_ble_else.131897:
float_ble_cont.131898:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.131899
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.131901
    fneg f3 f4
    j float_ble_cont.131902
float_ble_else.131901:
    fmv f3 f4
float_ble_cont.131902:
    lw r5 r4 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131903
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.131905
    fneg f3 f5
    j float_ble_cont.131906
float_ble_else.131905:
    fmv f3 f5
float_ble_cont.131906:
    lw r5 r4 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131907
    addi r5 r0 1
    j float_ble_cont.131908
float_ble_else.131907:
    addi r5 r0 0
float_ble_cont.131908:
    j float_ble_cont.131904
float_ble_else.131903:
    addi r5 r0 0
float_ble_cont.131904:
    j float_ble_cont.131900
float_ble_else.131899:
    addi r5 r0 0
float_ble_cont.131900:
    addi r28 r0 0
    bne r5 r28 beq_else.131909
    lw r4 r4 24
    addi r28 r0 0
    bne r4 r28 beq_else.131911
    addi r4 r0 1
    j beq_cont.131912
beq_else.131911:
    addi r4 r0 0
beq_cont.131912:
    j beq_cont.131910
beq_else.131909:
    lw r4 r4 24
beq_cont.131910:
    j beq_cont.131896
beq_else.131895:
    addi r28 r0 2
    bne r5 r28 beq_else.131913
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131915
    addi r5 r0 1
    j float_ble_cont.131916
float_ble_else.131915:
    addi r5 r0 0
float_ble_cont.131916:
    addi r28 r0 0
    bne r4 r28 beq_else.131917
    or r4 r5 r0
    j beq_cont.131918
beq_else.131917:
    addi r28 r0 0
    bne r5 r28 beq_else.131919
    addi r4 r0 1
    j beq_cont.131920
beq_else.131919:
    addi r4 r0 0
beq_cont.131920:
beq_cont.131918:
    addi r28 r0 0
    bne r4 r28 beq_else.131921
    addi r4 r0 1
    j beq_cont.131922
beq_else.131921:
    addi r4 r0 0
beq_cont.131922:
    j beq_cont.131914
beq_else.131913:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    addi r28 r0 0
    bne r5 r28 beq_else.131923
    fmv f3 f6
    j beq_cont.131924
beq_else.131923:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.131924:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.131925
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.131926
beq_else.131925:
beq_cont.131926:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131927
    addi r5 r0 1
    j float_ble_cont.131928
float_ble_else.131927:
    addi r5 r0 0
float_ble_cont.131928:
    addi r28 r0 0
    bne r4 r28 beq_else.131929
    or r4 r5 r0
    j beq_cont.131930
beq_else.131929:
    addi r28 r0 0
    bne r5 r28 beq_else.131931
    addi r4 r0 1
    j beq_cont.131932
beq_else.131931:
    addi r4 r0 0
beq_cont.131932:
beq_cont.131930:
    addi r28 r0 0
    bne r4 r28 beq_else.131933
    addi r4 r0 1
    j beq_cont.131934
beq_else.131933:
    addi r4 r0 0
beq_cont.131934:
beq_cont.131914:
beq_cont.131896:
    addi r28 r0 0
    bne r4 r28 beq_else.131935
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.131936
    addi r1 r0 1
    jr r31
beq_else.131936:
    sll r4 r4 2
    add r27 r3 r4
    lw r3 r27 0
    lw r4 r3 20
    lwcZ f3 r4 0
    fsub f3 f0 f3
    lw r4 r3 20
    lwcZ f4 r4 4
    fsub f4 f1 f4
    lw r4 r3 20
    lwcZ f5 r4 8
    fsub f5 f2 f5
    lw r4 r3 4
    addi r28 r0 1
    bne r4 r28 beq_else.131937
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.131939
    fneg f3 f3
    j float_ble_cont.131940
float_ble_else.131939:
float_ble_cont.131940:
    lw r4 r3 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.131941
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.131943
    fneg f3 f4
    j float_ble_cont.131944
float_ble_else.131943:
    fmv f3 f4
float_ble_cont.131944:
    lw r4 r3 16
    addi r5 r0 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131945
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.131947
    fneg f3 f5
    j float_ble_cont.131948
float_ble_else.131947:
    fmv f3 f5
float_ble_cont.131948:
    lw r4 r3 16
    addi r5 r0 2
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.131949
    addi r4 r0 1
    j float_ble_cont.131950
float_ble_else.131949:
    addi r4 r0 0
float_ble_cont.131950:
    j float_ble_cont.131946
float_ble_else.131945:
    addi r4 r0 0
float_ble_cont.131946:
    j float_ble_cont.131942
float_ble_else.131941:
    addi r4 r0 0
float_ble_cont.131942:
    addi r28 r0 0
    bne r4 r28 beq_else.131951
    lw r3 r3 24
    addi r28 r0 0
    bne r3 r28 beq_else.131953
    addi r3 r0 1
    j beq_cont.131954
beq_else.131953:
    addi r3 r0 0
beq_cont.131954:
    j beq_cont.131952
beq_else.131951:
    lw r3 r3 24
beq_cont.131952:
    j beq_cont.131938
beq_else.131937:
    addi r28 r0 2
    bne r4 r28 beq_else.131955
    lw r4 r3 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131957
    addi r4 r0 1
    j float_ble_cont.131958
float_ble_else.131957:
    addi r4 r0 0
float_ble_cont.131958:
    addi r28 r0 0
    bne r3 r28 beq_else.131959
    or r3 r4 r0
    j beq_cont.131960
beq_else.131959:
    addi r28 r0 0
    bne r4 r28 beq_else.131961
    addi r3 r0 1
    j beq_cont.131962
beq_else.131961:
    addi r3 r0 0
beq_cont.131962:
beq_cont.131960:
    addi r28 r0 0
    bne r3 r28 beq_else.131963
    addi r3 r0 1
    j beq_cont.131964
beq_else.131963:
    addi r3 r0 0
beq_cont.131964:
    j beq_cont.131956
beq_else.131955:
    fmul f6 f3 f3
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r3 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.131965
    fmv f3 f6
    j beq_cont.131966
beq_else.131965:
    fmul f7 f4 f5
    lw r4 r3 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r3 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r3 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.131966:
    lw r4 r3 4
    addi r28 r0 3
    bne r4 r28 beq_else.131967
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.131968
beq_else.131967:
beq_cont.131968:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.131969
    addi r4 r0 1
    j float_ble_cont.131970
float_ble_else.131969:
    addi r4 r0 0
float_ble_cont.131970:
    addi r28 r0 0
    bne r3 r28 beq_else.131971
    or r3 r4 r0
    j beq_cont.131972
beq_else.131971:
    addi r28 r0 0
    bne r4 r28 beq_else.131973
    addi r3 r0 1
    j beq_cont.131974
beq_else.131973:
    addi r3 r0 0
beq_cont.131974:
beq_cont.131972:
    addi r28 r0 0
    bne r3 r28 beq_else.131975
    addi r3 r0 1
    j beq_cont.131976
beq_else.131975:
    addi r3 r0 0
beq_cont.131976:
beq_cont.131956:
beq_cont.131938:
    addi r28 r0 0
    bne r3 r28 beq_else.131977
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.131977:
    addi r1 r0 0
    jr r31
beq_else.131935:
    addi r1 r0 0
    jr r31
beq_else.131893:
    addi r1 r0 0
    jr r31
beq_else.131851:
    addi r1 r0 0
    jr r31
shadow_check_and_group.2899:
    lw r3 r25 36
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.131978
    addi r1 r0 0
    jr r31
beq_else.131978:
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    sll r13 r12 2
    add r27 r6 r13
    lw r13 r27 0
    lwcZ f0 r9 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r9 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r9 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    sll r14 r12 2
    add r27 r10 r14
    lw r10 r27 0
    lw r14 r13 4
    addi r28 r0 1
    bne r14 r28 beq_else.131979
    lwcZ f3 r10 0
    fsub f3 f3 f0
    lwcZ f4 r10 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131981
    fneg f4 f4
    j float_ble_cont.131982
float_ble_else.131981:
float_ble_cont.131982:
    lw r14 r13 16
    lwcZ f5 r14 4
    fclt f4 f5
    bc1f float_ble_else.131983
    addi r14 r0 2
    sll r14 r14 2
    add r27 r3 r14
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131985
    fneg f4 f4
    j float_ble_cont.131986
float_ble_else.131985:
float_ble_cont.131986:
    lw r14 r13 16
    addi r15 r0 2
    sll r15 r15 2
    add r27 r14 r15
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131987
    addi r14 r0 1
    sll r14 r14 2
    add r27 r10 r14
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.131989
    addi r14 r0 0
    j float_eq0_cont.131990
float_eq0.131989:
    addi r14 r0 1
float_eq0_cont.131990:
    j float_ble_cont.131988
float_ble_else.131987:
    addi r14 r0 0
float_ble_cont.131988:
    j float_ble_cont.131984
float_ble_else.131983:
    addi r14 r0 0
float_ble_cont.131984:
    addi r28 r0 0
    bne r14 r28 beq_else.131991
    lwcZ f3 r10 8
    fsub f3 f3 f1
    lwcZ f4 r10 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131993
    fneg f4 f4
    j float_ble_cont.131994
float_ble_else.131993:
float_ble_cont.131994:
    lw r14 r13 16
    lwcZ f5 r14 0
    fclt f4 f5
    bc1f float_ble_else.131995
    addi r14 r0 2
    sll r14 r14 2
    add r27 r3 r14
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.131997
    fneg f4 f4
    j float_ble_cont.131998
float_ble_else.131997:
float_ble_cont.131998:
    lw r14 r13 16
    addi r15 r0 2
    sll r15 r15 2
    add r27 r14 r15
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.131999
    addi r14 r0 3
    sll r14 r14 2
    add r27 r10 r14
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132001
    addi r14 r0 0
    j float_eq0_cont.132002
float_eq0.132001:
    addi r14 r0 1
float_eq0_cont.132002:
    j float_ble_cont.132000
float_ble_else.131999:
    addi r14 r0 0
float_ble_cont.132000:
    j float_ble_cont.131996
float_ble_else.131995:
    addi r14 r0 0
float_ble_cont.131996:
    addi r28 r0 0
    bne r14 r28 beq_else.132003
    lwcZ f3 r10 16
    fsub f2 f3 f2
    lwcZ f3 r10 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.132005
    fneg f0 f0
    j float_ble_cont.132006
float_ble_else.132005:
float_ble_cont.132006:
    lw r14 r13 16
    lwcZ f3 r14 0
    fclt f0 f3
    bc1f float_ble_else.132007
    addi r14 r0 1
    sll r14 r14 2
    add r27 r3 r14
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.132009
    fneg f0 f0
    j float_ble_cont.132010
float_ble_else.132009:
float_ble_cont.132010:
    lw r3 r13 16
    addi r13 r0 1
    sll r13 r13 2
    add r27 r3 r13
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.132011
    addi r3 r0 5
    sll r3 r3 2
    add r27 r10 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.132013
    addi r3 r0 0
    j float_eq0_cont.132014
float_eq0.132013:
    addi r3 r0 1
float_eq0_cont.132014:
    j float_ble_cont.132012
float_ble_else.132011:
    addi r3 r0 0
float_ble_cont.132012:
    j float_ble_cont.132008
float_ble_else.132007:
    addi r3 r0 0
float_ble_cont.132008:
    addi r28 r0 0
    bne r3 r28 beq_else.132015
    addi r3 r0 0
    j beq_cont.132016
beq_else.132015:
    swcZ f2 r5 0
    addi r3 r0 3
beq_cont.132016:
    j beq_cont.132004
beq_else.132003:
    swcZ f3 r5 0
    addi r3 r0 2
beq_cont.132004:
    j beq_cont.131992
beq_else.131991:
    swcZ f3 r5 0
    addi r3 r0 1
beq_cont.131992:
    j beq_cont.131980
beq_else.131979:
    addi r28 r0 2
    bne r14 r28 beq_else.132017
    lwcZ f3 r10 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132019
    addi r3 r0 1
    j float_ble_cont.132020
float_ble_else.132019:
    addi r3 r0 0
float_ble_cont.132020:
    addi r28 r0 0
    bne r3 r28 beq_else.132021
    addi r3 r0 0
    j beq_cont.132022
beq_else.132021:
    lwcZ f3 r10 4
    fmul f0 f3 f0
    lwcZ f3 r10 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r10 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    addi r3 r0 1
beq_cont.132022:
    j beq_cont.132018
beq_else.132017:
    lwcZ f3 r10 0
    fcz f3
    bc1f float_eq0.132023
    addi r3 r0 0
    j float_eq0_cont.132024
float_eq0.132023:
    lwcZ f4 r10 4
    fmul f4 f4 f0
    lwcZ f5 r10 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r10 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r3 r13 16
    lwcZ f6 r3 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r3 r13 16
    lwcZ f7 r3 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r3 r13 16
    lwcZ f7 r3 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r3 r13 12
    addi r28 r0 0
    bne r3 r28 beq_else.132025
    fmv f0 f5
    j beq_cont.132026
beq_else.132025:
    fmul f6 f1 f2
    lw r3 r13 36
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r3 r13 36
    lwcZ f6 r3 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r3 r13 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.132026:
    lw r3 r13 4
    addi r28 r0 3
    bne r3 r28 beq_else.132027
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.132028
beq_else.132027:
beq_cont.132028:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.132029
    addi r3 r0 1
    j float_ble_cont.132030
float_ble_else.132029:
    addi r3 r0 0
float_ble_cont.132030:
    addi r28 r0 0
    bne r3 r28 beq_else.132031
    addi r3 r0 0
    j beq_cont.132032
beq_else.132031:
    lw r3 r13 24
    addi r28 r0 0
    bne r3 r28 beq_else.132033
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.132035
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132037
    j float_eq0_cont.132038
float_eq0.132037:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132038:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132039
    j float_eq0_cont.132040
float_eq0.132039:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132040:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132041
    j float_eq0_cont.132042
float_eq0.132041:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132042:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132043
    j float_eq0_cont.132044
float_eq0.132043:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132044:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132045
    j float_eq0_cont.132046
float_eq0.132045:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.132046:
    fmul f0 f0 f1
    j float_ble_cont.132036
float_ble_else.132035:
    flui f0 0
    # 0.000000
float_ble_cont.132036:
    fsub f0 f4 f0
    lwcZ f1 r10 16
    fmul f0 f0 f1
    swcZ f0 r5 0
    j beq_cont.132034
beq_else.132033:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.132047
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132049
    j float_eq0_cont.132050
float_eq0.132049:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132050:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132051
    j float_eq0_cont.132052
float_eq0.132051:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132052:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132053
    j float_eq0_cont.132054
float_eq0.132053:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132054:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132055
    j float_eq0_cont.132056
float_eq0.132055:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132056:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132057
    j float_eq0_cont.132058
float_eq0.132057:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.132058:
    fmul f0 f0 f1
    j float_ble_cont.132048
float_ble_else.132047:
    flui f0 0
    # 0.000000
float_ble_cont.132048:
    fadd f0 f4 f0
    lwcZ f1 r10 16
    fmul f0 f0 f1
    swcZ f0 r5 0
beq_cont.132034:
    addi r3 r0 1
beq_cont.132032:
float_eq0_cont.132024:
beq_cont.132018:
beq_cont.131980:
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r3 r28 beq_else.132059
    addi r3 r0 0
    j beq_cont.132060
beq_else.132059:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132061
    addi r3 r0 1
    j float_ble_cont.132062
float_ble_else.132061:
    addi r3 r0 0
float_ble_cont.132062:
beq_cont.132060:
    addi r28 r0 0
    bne r3 r28 beq_else.132063
    sll r3 r12 2
    add r27 r6 r3
    lw r3 r27 0
    lw r3 r3 24
    addi r28 r0 0
    bne r3 r28 beq_else.132064
    addi r1 r0 0
    jr r31
beq_else.132064:
    addi r1 r1 1
    sll r3 r1 2
    add r27 r2 r3
    lw r3 r27 0
    addi r28 r0 -1
    bne r3 r28 beq_else.132065
    addi r1 r0 0
    jr r31
beq_else.132065:
    sll r3 r1 2
    add r27 r2 r3
    lw r3 r27 0
    sw r11 r29 0
    sw r9 r29 4
    sw r8 r29 8
    sw r2 r29 12
    sw r25 r29 16
    sw r1 r29 20
    sw r6 r29 24
    sw r3 r29 28
    sw r5 r29 32
    mv r2 r7
    mv r1 r3
    mv r25 r4
    mv r3 r9
    sw r31 r29 36
    addi r29 r29 40
    lw r26 r25 0
    jalr r26
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 32
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.132066
    addi r1 r0 0
    j beq_cont.132067
beq_else.132066:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132068
    addi r1 r0 1
    j float_ble_cont.132069
float_ble_else.132068:
    addi r1 r0 0
float_ble_cont.132069:
beq_cont.132067:
    addi r28 r0 0
    bne r1 r28 beq_else.132070
    lw r1 r29 28
    sll r1 r1 2
    lw r2 r29 24
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132071
    addi r1 r0 0
    jr r31
beq_else.132071:
    lw r1 r29 20
    addi r1 r1 1
    lw r2 r29 12
    lw r25 r29 16
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132070:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 4
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 12
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.132072
    addi r1 r0 1
    j beq_cont.132073
beq_else.132072:
    sll r1 r1 2
    lw r3 r29 24
    add r27 r3 r1
    lw r1 r27 0
    lw r4 r1 20
    lwcZ f3 r4 0
    fsub f3 f1 f3
    lw r4 r1 20
    lwcZ f4 r4 4
    fsub f4 f2 f4
    lw r4 r1 20
    lwcZ f5 r4 8
    fsub f5 f0 f5
    lw r4 r1 4
    addi r28 r0 1
    bne r4 r28 beq_else.132074
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132076
    fneg f3 f3
    j float_ble_cont.132077
float_ble_else.132076:
float_ble_cont.132077:
    lw r4 r1 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.132078
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132080
    fneg f3 f4
    j float_ble_cont.132081
float_ble_else.132080:
    fmv f3 f4
float_ble_cont.132081:
    lw r4 r1 16
    addi r5 r0 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132082
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132084
    fneg f3 f5
    j float_ble_cont.132085
float_ble_else.132084:
    fmv f3 f5
float_ble_cont.132085:
    lw r4 r1 16
    addi r5 r0 2
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132086
    addi r4 r0 1
    j float_ble_cont.132087
float_ble_else.132086:
    addi r4 r0 0
float_ble_cont.132087:
    j float_ble_cont.132083
float_ble_else.132082:
    addi r4 r0 0
float_ble_cont.132083:
    j float_ble_cont.132079
float_ble_else.132078:
    addi r4 r0 0
float_ble_cont.132079:
    addi r28 r0 0
    bne r4 r28 beq_else.132088
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132090
    addi r1 r0 1
    j beq_cont.132091
beq_else.132090:
    addi r1 r0 0
beq_cont.132091:
    j beq_cont.132089
beq_else.132088:
    lw r1 r1 24
beq_cont.132089:
    j beq_cont.132075
beq_else.132074:
    addi r28 r0 2
    bne r4 r28 beq_else.132092
    lw r4 r1 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132094
    addi r4 r0 1
    j float_ble_cont.132095
float_ble_else.132094:
    addi r4 r0 0
float_ble_cont.132095:
    addi r28 r0 0
    bne r1 r28 beq_else.132096
    or r1 r4 r0
    j beq_cont.132097
beq_else.132096:
    addi r28 r0 0
    bne r4 r28 beq_else.132098
    addi r1 r0 1
    j beq_cont.132099
beq_else.132098:
    addi r1 r0 0
beq_cont.132099:
beq_cont.132097:
    addi r28 r0 0
    bne r1 r28 beq_else.132100
    addi r1 r0 1
    j beq_cont.132101
beq_else.132100:
    addi r1 r0 0
beq_cont.132101:
    j beq_cont.132093
beq_else.132092:
    fmul f6 f3 f3
    lw r4 r1 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r1 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r1 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r1 12
    addi r28 r0 0
    bne r4 r28 beq_else.132102
    fmv f3 f6
    j beq_cont.132103
beq_else.132102:
    fmul f7 f4 f5
    lw r4 r1 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r1 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r1 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132103:
    lw r4 r1 4
    addi r28 r0 3
    bne r4 r28 beq_else.132104
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132105
beq_else.132104:
beq_cont.132105:
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132106
    addi r4 r0 1
    j float_ble_cont.132107
float_ble_else.132106:
    addi r4 r0 0
float_ble_cont.132107:
    addi r28 r0 0
    bne r1 r28 beq_else.132108
    or r1 r4 r0
    j beq_cont.132109
beq_else.132108:
    addi r28 r0 0
    bne r4 r28 beq_else.132110
    addi r1 r0 1
    j beq_cont.132111
beq_else.132110:
    addi r1 r0 0
beq_cont.132111:
beq_cont.132109:
    addi r28 r0 0
    bne r1 r28 beq_else.132112
    addi r1 r0 1
    j beq_cont.132113
beq_else.132112:
    addi r1 r0 0
beq_cont.132113:
beq_cont.132093:
beq_cont.132075:
    addi r28 r0 0
    bne r1 r28 beq_else.132114
    lw r1 r2 4
    addi r28 r0 -1
    bne r1 r28 beq_else.132116
    addi r1 r0 1
    j beq_cont.132117
beq_else.132116:
    sll r1 r1 2
    add r27 r3 r1
    lw r1 r27 0
    lw r3 r1 20
    lwcZ f3 r3 0
    fsub f3 f1 f3
    lw r3 r1 20
    lwcZ f4 r3 4
    fsub f4 f2 f4
    lw r3 r1 20
    lwcZ f5 r3 8
    fsub f5 f0 f5
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.132118
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132120
    fneg f3 f3
    j float_ble_cont.132121
float_ble_else.132120:
float_ble_cont.132121:
    lw r3 r1 16
    lwcZ f6 r3 0
    fclt f3 f6
    bc1f float_ble_else.132122
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132124
    fneg f3 f4
    j float_ble_cont.132125
float_ble_else.132124:
    fmv f3 f4
float_ble_cont.132125:
    lw r3 r1 16
    addi r4 r0 1
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132126
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132128
    fneg f3 f5
    j float_ble_cont.132129
float_ble_else.132128:
    fmv f3 f5
float_ble_cont.132129:
    lw r3 r1 16
    addi r4 r0 2
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132130
    addi r3 r0 1
    j float_ble_cont.132131
float_ble_else.132130:
    addi r3 r0 0
float_ble_cont.132131:
    j float_ble_cont.132127
float_ble_else.132126:
    addi r3 r0 0
float_ble_cont.132127:
    j float_ble_cont.132123
float_ble_else.132122:
    addi r3 r0 0
float_ble_cont.132123:
    addi r28 r0 0
    bne r3 r28 beq_else.132132
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132134
    addi r1 r0 1
    j beq_cont.132135
beq_else.132134:
    addi r1 r0 0
beq_cont.132135:
    j beq_cont.132133
beq_else.132132:
    lw r1 r1 24
beq_cont.132133:
    j beq_cont.132119
beq_else.132118:
    addi r28 r0 2
    bne r3 r28 beq_else.132136
    lw r3 r1 16
    lwcZ f6 r3 0
    fmul f3 f6 f3
    lwcZ f6 r3 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132138
    addi r3 r0 1
    j float_ble_cont.132139
float_ble_else.132138:
    addi r3 r0 0
float_ble_cont.132139:
    addi r28 r0 0
    bne r1 r28 beq_else.132140
    or r1 r3 r0
    j beq_cont.132141
beq_else.132140:
    addi r28 r0 0
    bne r3 r28 beq_else.132142
    addi r1 r0 1
    j beq_cont.132143
beq_else.132142:
    addi r1 r0 0
beq_cont.132143:
beq_cont.132141:
    addi r28 r0 0
    bne r1 r28 beq_else.132144
    addi r1 r0 1
    j beq_cont.132145
beq_else.132144:
    addi r1 r0 0
beq_cont.132145:
    j beq_cont.132137
beq_else.132136:
    fmul f6 f3 f3
    lw r3 r1 16
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r3 r1 16
    lwcZ f8 r3 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r3 r1 16
    lwcZ f8 r3 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r3 r1 12
    addi r28 r0 0
    bne r3 r28 beq_else.132146
    fmv f3 f6
    j beq_cont.132147
beq_else.132146:
    fmul f7 f4 f5
    lw r3 r1 36
    lwcZ f8 r3 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r3 r1 36
    lwcZ f4 r3 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132147:
    lw r3 r1 4
    addi r28 r0 3
    bne r3 r28 beq_else.132148
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132149
beq_else.132148:
beq_cont.132149:
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132150
    addi r3 r0 1
    j float_ble_cont.132151
float_ble_else.132150:
    addi r3 r0 0
float_ble_cont.132151:
    addi r28 r0 0
    bne r1 r28 beq_else.132152
    or r1 r3 r0
    j beq_cont.132153
beq_else.132152:
    addi r28 r0 0
    bne r3 r28 beq_else.132154
    addi r1 r0 1
    j beq_cont.132155
beq_else.132154:
    addi r1 r0 0
beq_cont.132155:
beq_cont.132153:
    addi r28 r0 0
    bne r1 r28 beq_else.132156
    addi r1 r0 1
    j beq_cont.132157
beq_else.132156:
    addi r1 r0 0
beq_cont.132157:
beq_cont.132137:
beq_cont.132119:
    addi r28 r0 0
    bne r1 r28 beq_else.132158
    addi r1 r0 2
    lw r25 r29 0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 36
    addi r29 r29 40
    lw r26 r25 0
    jalr r26
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.132159
beq_else.132158:
    addi r1 r0 0
beq_cont.132159:
beq_cont.132117:
    j beq_cont.132115
beq_else.132114:
    addi r1 r0 0
beq_cont.132115:
beq_cont.132073:
    addi r28 r0 0
    bne r1 r28 beq_else.132160
    lw r1 r29 20
    addi r1 r1 1
    lw r2 r29 12
    lw r25 r29 16
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132160:
    addi r1 r0 1
    jr r31
beq_else.132063:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r8 0
    fmul f1 f1 f0
    lwcZ f2 r9 0
    fadd f1 f1 f2
    lwcZ f2 r8 4
    fmul f2 f2 f0
    lwcZ f3 r9 4
    fadd f2 f2 f3
    lwcZ f3 r8 8
    fmul f0 f3 f0
    lwcZ f3 r9 8
    fadd f0 f0 f3
    lw r3 r2 0
    sw r11 r29 0
    sw r8 r29 8
    sw r25 r29 16
    sw r6 r29 24
    sw r5 r29 32
    sw r9 r29 4
    sw r7 r29 36
    sw r4 r29 40
    sw r2 r29 12
    sw r1 r29 44
    addi r28 r0 -1
    bne r3 r28 beq_else.132161
    addi r1 r0 1
    j beq_cont.132162
beq_else.132161:
    sll r3 r3 2
    add r27 r6 r3
    lw r3 r27 0
    lw r10 r3 20
    lwcZ f3 r10 0
    fsub f3 f1 f3
    lw r10 r3 20
    lwcZ f4 r10 4
    fsub f4 f2 f4
    lw r10 r3 20
    lwcZ f5 r10 8
    fsub f5 f0 f5
    lw r10 r3 4
    addi r28 r0 1
    bne r10 r28 beq_else.132163
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132165
    fneg f3 f3
    j float_ble_cont.132166
float_ble_else.132165:
float_ble_cont.132166:
    lw r10 r3 16
    lwcZ f6 r10 0
    fclt f3 f6
    bc1f float_ble_else.132167
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132169
    fneg f3 f4
    j float_ble_cont.132170
float_ble_else.132169:
    fmv f3 f4
float_ble_cont.132170:
    lw r10 r3 16
    addi r12 r0 1
    sll r12 r12 2
    add r27 r10 r12
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132171
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132173
    fneg f3 f5
    j float_ble_cont.132174
float_ble_else.132173:
    fmv f3 f5
float_ble_cont.132174:
    lw r10 r3 16
    addi r12 r0 2
    sll r12 r12 2
    add r27 r10 r12
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132175
    addi r10 r0 1
    j float_ble_cont.132176
float_ble_else.132175:
    addi r10 r0 0
float_ble_cont.132176:
    j float_ble_cont.132172
float_ble_else.132171:
    addi r10 r0 0
float_ble_cont.132172:
    j float_ble_cont.132168
float_ble_else.132167:
    addi r10 r0 0
float_ble_cont.132168:
    addi r28 r0 0
    bne r10 r28 beq_else.132177
    lw r3 r3 24
    addi r28 r0 0
    bne r3 r28 beq_else.132179
    addi r3 r0 1
    j beq_cont.132180
beq_else.132179:
    addi r3 r0 0
beq_cont.132180:
    j beq_cont.132178
beq_else.132177:
    lw r3 r3 24
beq_cont.132178:
    j beq_cont.132164
beq_else.132163:
    addi r28 r0 2
    bne r10 r28 beq_else.132181
    lw r10 r3 16
    lwcZ f6 r10 0
    fmul f3 f6 f3
    lwcZ f6 r10 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r10 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132183
    addi r10 r0 1
    j float_ble_cont.132184
float_ble_else.132183:
    addi r10 r0 0
float_ble_cont.132184:
    addi r28 r0 0
    bne r3 r28 beq_else.132185
    or r3 r10 r0
    j beq_cont.132186
beq_else.132185:
    addi r28 r0 0
    bne r10 r28 beq_else.132187
    addi r3 r0 1
    j beq_cont.132188
beq_else.132187:
    addi r3 r0 0
beq_cont.132188:
beq_cont.132186:
    addi r28 r0 0
    bne r3 r28 beq_else.132189
    addi r3 r0 1
    j beq_cont.132190
beq_else.132189:
    addi r3 r0 0
beq_cont.132190:
    j beq_cont.132182
beq_else.132181:
    fmul f6 f3 f3
    lw r10 r3 16
    lwcZ f7 r10 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r10 r3 16
    lwcZ f8 r10 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r10 r3 16
    lwcZ f8 r10 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r10 r3 12
    addi r28 r0 0
    bne r10 r28 beq_else.132191
    fmv f3 f6
    j beq_cont.132192
beq_else.132191:
    fmul f7 f4 f5
    lw r10 r3 36
    lwcZ f8 r10 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r10 r3 36
    lwcZ f7 r10 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r10 r3 36
    lwcZ f4 r10 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132192:
    lw r10 r3 4
    addi r28 r0 3
    bne r10 r28 beq_else.132193
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132194
beq_else.132193:
beq_cont.132194:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132195
    addi r10 r0 1
    j float_ble_cont.132196
float_ble_else.132195:
    addi r10 r0 0
float_ble_cont.132196:
    addi r28 r0 0
    bne r3 r28 beq_else.132197
    or r3 r10 r0
    j beq_cont.132198
beq_else.132197:
    addi r28 r0 0
    bne r10 r28 beq_else.132199
    addi r3 r0 1
    j beq_cont.132200
beq_else.132199:
    addi r3 r0 0
beq_cont.132200:
beq_cont.132198:
    addi r28 r0 0
    bne r3 r28 beq_else.132201
    addi r3 r0 1
    j beq_cont.132202
beq_else.132201:
    addi r3 r0 0
beq_cont.132202:
beq_cont.132182:
beq_cont.132164:
    addi r28 r0 0
    bne r3 r28 beq_else.132203
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.132205
    addi r1 r0 1
    j beq_cont.132206
beq_else.132205:
    sll r3 r3 2
    add r27 r6 r3
    lw r3 r27 0
    lw r10 r3 20
    lwcZ f3 r10 0
    fsub f3 f1 f3
    lw r10 r3 20
    lwcZ f4 r10 4
    fsub f4 f2 f4
    lw r10 r3 20
    lwcZ f5 r10 8
    fsub f5 f0 f5
    lw r10 r3 4
    addi r28 r0 1
    bne r10 r28 beq_else.132207
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132209
    fneg f3 f3
    j float_ble_cont.132210
float_ble_else.132209:
float_ble_cont.132210:
    lw r10 r3 16
    lwcZ f6 r10 0
    fclt f3 f6
    bc1f float_ble_else.132211
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132213
    fneg f3 f4
    j float_ble_cont.132214
float_ble_else.132213:
    fmv f3 f4
float_ble_cont.132214:
    lw r10 r3 16
    addi r12 r0 1
    sll r12 r12 2
    add r27 r10 r12
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132215
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132217
    fneg f3 f5
    j float_ble_cont.132218
float_ble_else.132217:
    fmv f3 f5
float_ble_cont.132218:
    lw r10 r3 16
    addi r12 r0 2
    sll r12 r12 2
    add r27 r10 r12
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132219
    addi r10 r0 1
    j float_ble_cont.132220
float_ble_else.132219:
    addi r10 r0 0
float_ble_cont.132220:
    j float_ble_cont.132216
float_ble_else.132215:
    addi r10 r0 0
float_ble_cont.132216:
    j float_ble_cont.132212
float_ble_else.132211:
    addi r10 r0 0
float_ble_cont.132212:
    addi r28 r0 0
    bne r10 r28 beq_else.132221
    lw r3 r3 24
    addi r28 r0 0
    bne r3 r28 beq_else.132223
    addi r3 r0 1
    j beq_cont.132224
beq_else.132223:
    addi r3 r0 0
beq_cont.132224:
    j beq_cont.132222
beq_else.132221:
    lw r3 r3 24
beq_cont.132222:
    j beq_cont.132208
beq_else.132207:
    addi r28 r0 2
    bne r10 r28 beq_else.132225
    lw r10 r3 16
    lwcZ f6 r10 0
    fmul f3 f6 f3
    lwcZ f6 r10 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r10 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132227
    addi r10 r0 1
    j float_ble_cont.132228
float_ble_else.132227:
    addi r10 r0 0
float_ble_cont.132228:
    addi r28 r0 0
    bne r3 r28 beq_else.132229
    or r3 r10 r0
    j beq_cont.132230
beq_else.132229:
    addi r28 r0 0
    bne r10 r28 beq_else.132231
    addi r3 r0 1
    j beq_cont.132232
beq_else.132231:
    addi r3 r0 0
beq_cont.132232:
beq_cont.132230:
    addi r28 r0 0
    bne r3 r28 beq_else.132233
    addi r3 r0 1
    j beq_cont.132234
beq_else.132233:
    addi r3 r0 0
beq_cont.132234:
    j beq_cont.132226
beq_else.132225:
    fmul f6 f3 f3
    lw r10 r3 16
    lwcZ f7 r10 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r10 r3 16
    lwcZ f8 r10 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r10 r3 16
    lwcZ f8 r10 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r10 r3 12
    addi r28 r0 0
    bne r10 r28 beq_else.132235
    fmv f3 f6
    j beq_cont.132236
beq_else.132235:
    fmul f7 f4 f5
    lw r10 r3 36
    lwcZ f8 r10 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r10 r3 36
    lwcZ f7 r10 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r10 r3 36
    lwcZ f4 r10 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132236:
    lw r10 r3 4
    addi r28 r0 3
    bne r10 r28 beq_else.132237
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132238
beq_else.132237:
beq_cont.132238:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132239
    addi r10 r0 1
    j float_ble_cont.132240
float_ble_else.132239:
    addi r10 r0 0
float_ble_cont.132240:
    addi r28 r0 0
    bne r3 r28 beq_else.132241
    or r3 r10 r0
    j beq_cont.132242
beq_else.132241:
    addi r28 r0 0
    bne r10 r28 beq_else.132243
    addi r3 r0 1
    j beq_cont.132244
beq_else.132243:
    addi r3 r0 0
beq_cont.132244:
beq_cont.132242:
    addi r28 r0 0
    bne r3 r28 beq_else.132245
    addi r3 r0 1
    j beq_cont.132246
beq_else.132245:
    addi r3 r0 0
beq_cont.132246:
beq_cont.132226:
beq_cont.132208:
    addi r28 r0 0
    bne r3 r28 beq_else.132247
    lw r3 r2 8
    addi r28 r0 -1
    bne r3 r28 beq_else.132249
    addi r1 r0 1
    j beq_cont.132250
beq_else.132249:
    sll r3 r3 2
    add r27 r6 r3
    lw r3 r27 0
    lw r10 r3 20
    lwcZ f3 r10 0
    fsub f3 f1 f3
    lw r10 r3 20
    lwcZ f4 r10 4
    fsub f4 f2 f4
    lw r10 r3 20
    lwcZ f5 r10 8
    fsub f5 f0 f5
    lw r10 r3 4
    addi r28 r0 1
    bne r10 r28 beq_else.132251
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132253
    fneg f3 f3
    j float_ble_cont.132254
float_ble_else.132253:
float_ble_cont.132254:
    lw r10 r3 16
    lwcZ f6 r10 0
    fclt f3 f6
    bc1f float_ble_else.132255
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132257
    fneg f3 f4
    j float_ble_cont.132258
float_ble_else.132257:
    fmv f3 f4
float_ble_cont.132258:
    lw r10 r3 16
    addi r12 r0 1
    sll r12 r12 2
    add r27 r10 r12
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132259
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132261
    fneg f3 f5
    j float_ble_cont.132262
float_ble_else.132261:
    fmv f3 f5
float_ble_cont.132262:
    lw r10 r3 16
    addi r12 r0 2
    sll r12 r12 2
    add r27 r10 r12
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132263
    addi r10 r0 1
    j float_ble_cont.132264
float_ble_else.132263:
    addi r10 r0 0
float_ble_cont.132264:
    j float_ble_cont.132260
float_ble_else.132259:
    addi r10 r0 0
float_ble_cont.132260:
    j float_ble_cont.132256
float_ble_else.132255:
    addi r10 r0 0
float_ble_cont.132256:
    addi r28 r0 0
    bne r10 r28 beq_else.132265
    lw r3 r3 24
    addi r28 r0 0
    bne r3 r28 beq_else.132267
    addi r3 r0 1
    j beq_cont.132268
beq_else.132267:
    addi r3 r0 0
beq_cont.132268:
    j beq_cont.132266
beq_else.132265:
    lw r3 r3 24
beq_cont.132266:
    j beq_cont.132252
beq_else.132251:
    addi r28 r0 2
    bne r10 r28 beq_else.132269
    lw r10 r3 16
    lwcZ f6 r10 0
    fmul f3 f6 f3
    lwcZ f6 r10 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r10 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132271
    addi r10 r0 1
    j float_ble_cont.132272
float_ble_else.132271:
    addi r10 r0 0
float_ble_cont.132272:
    addi r28 r0 0
    bne r3 r28 beq_else.132273
    or r3 r10 r0
    j beq_cont.132274
beq_else.132273:
    addi r28 r0 0
    bne r10 r28 beq_else.132275
    addi r3 r0 1
    j beq_cont.132276
beq_else.132275:
    addi r3 r0 0
beq_cont.132276:
beq_cont.132274:
    addi r28 r0 0
    bne r3 r28 beq_else.132277
    addi r3 r0 1
    j beq_cont.132278
beq_else.132277:
    addi r3 r0 0
beq_cont.132278:
    j beq_cont.132270
beq_else.132269:
    fmul f6 f3 f3
    lw r10 r3 16
    lwcZ f7 r10 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r10 r3 16
    lwcZ f8 r10 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r10 r3 16
    lwcZ f8 r10 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r10 r3 12
    addi r28 r0 0
    bne r10 r28 beq_else.132279
    fmv f3 f6
    j beq_cont.132280
beq_else.132279:
    fmul f7 f4 f5
    lw r10 r3 36
    lwcZ f8 r10 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r10 r3 36
    lwcZ f7 r10 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r10 r3 36
    lwcZ f4 r10 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132280:
    lw r10 r3 4
    addi r28 r0 3
    bne r10 r28 beq_else.132281
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132282
beq_else.132281:
beq_cont.132282:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132283
    addi r10 r0 1
    j float_ble_cont.132284
float_ble_else.132283:
    addi r10 r0 0
float_ble_cont.132284:
    addi r28 r0 0
    bne r3 r28 beq_else.132285
    or r3 r10 r0
    j beq_cont.132286
beq_else.132285:
    addi r28 r0 0
    bne r10 r28 beq_else.132287
    addi r3 r0 1
    j beq_cont.132288
beq_else.132287:
    addi r3 r0 0
beq_cont.132288:
beq_cont.132286:
    addi r28 r0 0
    bne r3 r28 beq_else.132289
    addi r3 r0 1
    j beq_cont.132290
beq_else.132289:
    addi r3 r0 0
beq_cont.132290:
beq_cont.132270:
beq_cont.132252:
    addi r28 r0 0
    bne r3 r28 beq_else.132291
    addi r3 r0 3
    mv r1 r3
    mv r25 r11
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.132292
beq_else.132291:
    addi r1 r0 0
beq_cont.132292:
beq_cont.132250:
    j beq_cont.132248
beq_else.132247:
    addi r1 r0 0
beq_cont.132248:
beq_cont.132206:
    j beq_cont.132204
beq_else.132203:
    addi r1 r0 0
beq_cont.132204:
beq_cont.132162:
    addi r28 r0 0
    bne r1 r28 beq_else.132293
    lw r1 r29 44
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 12
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.132294
    addi r1 r0 0
    jr r31
beq_else.132294:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 36
    lw r5 r29 4
    lw r25 r29 40
    sw r1 r29 48
    sw r2 r29 52
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 32
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.132295
    addi r1 r0 0
    j beq_cont.132296
beq_else.132295:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132297
    addi r1 r0 1
    j float_ble_cont.132298
float_ble_else.132297:
    addi r1 r0 0
float_ble_cont.132298:
beq_cont.132296:
    addi r28 r0 0
    bne r1 r28 beq_else.132299
    lw r1 r29 52
    sll r1 r1 2
    lw r2 r29 24
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132300
    addi r1 r0 0
    jr r31
beq_else.132300:
    lw r1 r29 48
    addi r1 r1 1
    lw r2 r29 12
    lw r25 r29 16
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132299:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 4
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 12
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.132301
    addi r1 r0 1
    j beq_cont.132302
beq_else.132301:
    sll r1 r1 2
    lw r3 r29 24
    add r27 r3 r1
    lw r1 r27 0
    lw r4 r1 20
    lwcZ f3 r4 0
    fsub f3 f1 f3
    lw r4 r1 20
    lwcZ f4 r4 4
    fsub f4 f2 f4
    lw r4 r1 20
    lwcZ f5 r4 8
    fsub f5 f0 f5
    lw r4 r1 4
    addi r28 r0 1
    bne r4 r28 beq_else.132303
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132305
    fneg f3 f3
    j float_ble_cont.132306
float_ble_else.132305:
float_ble_cont.132306:
    lw r4 r1 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.132307
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132309
    fneg f3 f4
    j float_ble_cont.132310
float_ble_else.132309:
    fmv f3 f4
float_ble_cont.132310:
    lw r4 r1 16
    addi r5 r0 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132311
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132313
    fneg f3 f5
    j float_ble_cont.132314
float_ble_else.132313:
    fmv f3 f5
float_ble_cont.132314:
    lw r4 r1 16
    addi r5 r0 2
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132315
    addi r4 r0 1
    j float_ble_cont.132316
float_ble_else.132315:
    addi r4 r0 0
float_ble_cont.132316:
    j float_ble_cont.132312
float_ble_else.132311:
    addi r4 r0 0
float_ble_cont.132312:
    j float_ble_cont.132308
float_ble_else.132307:
    addi r4 r0 0
float_ble_cont.132308:
    addi r28 r0 0
    bne r4 r28 beq_else.132317
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132319
    addi r1 r0 1
    j beq_cont.132320
beq_else.132319:
    addi r1 r0 0
beq_cont.132320:
    j beq_cont.132318
beq_else.132317:
    lw r1 r1 24
beq_cont.132318:
    j beq_cont.132304
beq_else.132303:
    addi r28 r0 2
    bne r4 r28 beq_else.132321
    lw r4 r1 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132323
    addi r4 r0 1
    j float_ble_cont.132324
float_ble_else.132323:
    addi r4 r0 0
float_ble_cont.132324:
    addi r28 r0 0
    bne r1 r28 beq_else.132325
    or r1 r4 r0
    j beq_cont.132326
beq_else.132325:
    addi r28 r0 0
    bne r4 r28 beq_else.132327
    addi r1 r0 1
    j beq_cont.132328
beq_else.132327:
    addi r1 r0 0
beq_cont.132328:
beq_cont.132326:
    addi r28 r0 0
    bne r1 r28 beq_else.132329
    addi r1 r0 1
    j beq_cont.132330
beq_else.132329:
    addi r1 r0 0
beq_cont.132330:
    j beq_cont.132322
beq_else.132321:
    fmul f6 f3 f3
    lw r4 r1 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r1 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r1 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r1 12
    addi r28 r0 0
    bne r4 r28 beq_else.132331
    fmv f3 f6
    j beq_cont.132332
beq_else.132331:
    fmul f7 f4 f5
    lw r4 r1 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r1 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r1 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132332:
    lw r4 r1 4
    addi r28 r0 3
    bne r4 r28 beq_else.132333
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132334
beq_else.132333:
beq_cont.132334:
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132335
    addi r4 r0 1
    j float_ble_cont.132336
float_ble_else.132335:
    addi r4 r0 0
float_ble_cont.132336:
    addi r28 r0 0
    bne r1 r28 beq_else.132337
    or r1 r4 r0
    j beq_cont.132338
beq_else.132337:
    addi r28 r0 0
    bne r4 r28 beq_else.132339
    addi r1 r0 1
    j beq_cont.132340
beq_else.132339:
    addi r1 r0 0
beq_cont.132340:
beq_cont.132338:
    addi r28 r0 0
    bne r1 r28 beq_else.132341
    addi r1 r0 1
    j beq_cont.132342
beq_else.132341:
    addi r1 r0 0
beq_cont.132342:
beq_cont.132322:
beq_cont.132304:
    addi r28 r0 0
    bne r1 r28 beq_else.132343
    lw r1 r2 4
    addi r28 r0 -1
    bne r1 r28 beq_else.132345
    addi r1 r0 1
    j beq_cont.132346
beq_else.132345:
    sll r1 r1 2
    add r27 r3 r1
    lw r1 r27 0
    lw r3 r1 20
    lwcZ f3 r3 0
    fsub f3 f1 f3
    lw r3 r1 20
    lwcZ f4 r3 4
    fsub f4 f2 f4
    lw r3 r1 20
    lwcZ f5 r3 8
    fsub f5 f0 f5
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.132347
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132349
    fneg f3 f3
    j float_ble_cont.132350
float_ble_else.132349:
float_ble_cont.132350:
    lw r3 r1 16
    lwcZ f6 r3 0
    fclt f3 f6
    bc1f float_ble_else.132351
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132353
    fneg f3 f4
    j float_ble_cont.132354
float_ble_else.132353:
    fmv f3 f4
float_ble_cont.132354:
    lw r3 r1 16
    addi r4 r0 1
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132355
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132357
    fneg f3 f5
    j float_ble_cont.132358
float_ble_else.132357:
    fmv f3 f5
float_ble_cont.132358:
    lw r3 r1 16
    addi r4 r0 2
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132359
    addi r3 r0 1
    j float_ble_cont.132360
float_ble_else.132359:
    addi r3 r0 0
float_ble_cont.132360:
    j float_ble_cont.132356
float_ble_else.132355:
    addi r3 r0 0
float_ble_cont.132356:
    j float_ble_cont.132352
float_ble_else.132351:
    addi r3 r0 0
float_ble_cont.132352:
    addi r28 r0 0
    bne r3 r28 beq_else.132361
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132363
    addi r1 r0 1
    j beq_cont.132364
beq_else.132363:
    addi r1 r0 0
beq_cont.132364:
    j beq_cont.132362
beq_else.132361:
    lw r1 r1 24
beq_cont.132362:
    j beq_cont.132348
beq_else.132347:
    addi r28 r0 2
    bne r3 r28 beq_else.132365
    lw r3 r1 16
    lwcZ f6 r3 0
    fmul f3 f6 f3
    lwcZ f6 r3 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132367
    addi r3 r0 1
    j float_ble_cont.132368
float_ble_else.132367:
    addi r3 r0 0
float_ble_cont.132368:
    addi r28 r0 0
    bne r1 r28 beq_else.132369
    or r1 r3 r0
    j beq_cont.132370
beq_else.132369:
    addi r28 r0 0
    bne r3 r28 beq_else.132371
    addi r1 r0 1
    j beq_cont.132372
beq_else.132371:
    addi r1 r0 0
beq_cont.132372:
beq_cont.132370:
    addi r28 r0 0
    bne r1 r28 beq_else.132373
    addi r1 r0 1
    j beq_cont.132374
beq_else.132373:
    addi r1 r0 0
beq_cont.132374:
    j beq_cont.132366
beq_else.132365:
    fmul f6 f3 f3
    lw r3 r1 16
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r3 r1 16
    lwcZ f8 r3 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r3 r1 16
    lwcZ f8 r3 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r3 r1 12
    addi r28 r0 0
    bne r3 r28 beq_else.132375
    fmv f3 f6
    j beq_cont.132376
beq_else.132375:
    fmul f7 f4 f5
    lw r3 r1 36
    lwcZ f8 r3 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r3 r1 36
    lwcZ f4 r3 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132376:
    lw r3 r1 4
    addi r28 r0 3
    bne r3 r28 beq_else.132377
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132378
beq_else.132377:
beq_cont.132378:
    lw r1 r1 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132379
    addi r3 r0 1
    j float_ble_cont.132380
float_ble_else.132379:
    addi r3 r0 0
float_ble_cont.132380:
    addi r28 r0 0
    bne r1 r28 beq_else.132381
    or r1 r3 r0
    j beq_cont.132382
beq_else.132381:
    addi r28 r0 0
    bne r3 r28 beq_else.132383
    addi r1 r0 1
    j beq_cont.132384
beq_else.132383:
    addi r1 r0 0
beq_cont.132384:
beq_cont.132382:
    addi r28 r0 0
    bne r1 r28 beq_else.132385
    addi r1 r0 1
    j beq_cont.132386
beq_else.132385:
    addi r1 r0 0
beq_cont.132386:
beq_cont.132366:
beq_cont.132348:
    addi r28 r0 0
    bne r1 r28 beq_else.132387
    addi r1 r0 2
    lw r25 r29 0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.132388
beq_else.132387:
    addi r1 r0 0
beq_cont.132388:
beq_cont.132346:
    j beq_cont.132344
beq_else.132343:
    addi r1 r0 0
beq_cont.132344:
beq_cont.132302:
    addi r28 r0 0
    bne r1 r28 beq_else.132389
    lw r1 r29 48
    addi r1 r1 1
    lw r2 r29 12
    lw r25 r29 16
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132389:
    addi r1 r0 1
    jr r31
beq_else.132293:
    addi r1 r0 1
    jr r31
shadow_check_one_or_group.2902:
    lw r3 r25 36
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.132390
    addi r1 r0 0
    jr r31
beq_else.132390:
    sll r12 r12 2
    add r27 r11 r12
    lw r12 r27 0
    lw r13 r12 0
    sw r25 r29 0
    sw r10 r29 4
    sw r8 r29 8
    sw r6 r29 12
    sw r4 r29 16
    sw r9 r29 20
    sw r7 r29 24
    sw r3 r29 28
    sw r5 r29 32
    sw r11 r29 36
    sw r2 r29 40
    sw r1 r29 44
    addi r28 r0 -1
    bne r13 r28 beq_else.132391
    addi r1 r0 0
    j beq_cont.132392
beq_else.132391:
    lw r13 r12 0
    sw r12 r29 48
    sw r13 r29 52
    mv r2 r7
    mv r1 r13
    mv r25 r3
    mv r3 r9
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 16
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.132393
    addi r1 r0 0
    j beq_cont.132394
beq_else.132393:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132395
    addi r1 r0 1
    j float_ble_cont.132396
float_ble_else.132395:
    addi r1 r0 0
float_ble_cont.132396:
beq_cont.132394:
    addi r28 r0 0
    bne r1 r28 beq_else.132397
    lw r1 r29 52
    sll r1 r1 2
    lw r3 r29 12
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132399
    addi r1 r0 0
    j beq_cont.132400
beq_else.132399:
    addi r1 r0 1
    lw r4 r29 48
    lw r25 r29 32
    mv r2 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.132400:
    j beq_cont.132398
beq_else.132397:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 20
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 48
    lw r5 r4 0
    addi r28 r0 -1
    bne r5 r28 beq_else.132401
    addi r1 r0 1
    j beq_cont.132402
beq_else.132401:
    sll r5 r5 2
    lw r6 r29 12
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.132403
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132405
    fneg f3 f3
    j float_ble_cont.132406
float_ble_else.132405:
float_ble_cont.132406:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.132407
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132409
    fneg f3 f4
    j float_ble_cont.132410
float_ble_else.132409:
    fmv f3 f4
float_ble_cont.132410:
    lw r7 r5 16
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132411
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132413
    fneg f3 f5
    j float_ble_cont.132414
float_ble_else.132413:
    fmv f3 f5
float_ble_cont.132414:
    lw r7 r5 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132415
    addi r7 r0 1
    j float_ble_cont.132416
float_ble_else.132415:
    addi r7 r0 0
float_ble_cont.132416:
    j float_ble_cont.132412
float_ble_else.132411:
    addi r7 r0 0
float_ble_cont.132412:
    j float_ble_cont.132408
float_ble_else.132407:
    addi r7 r0 0
float_ble_cont.132408:
    addi r28 r0 0
    bne r7 r28 beq_else.132417
    lw r5 r5 24
    addi r28 r0 0
    bne r5 r28 beq_else.132419
    addi r5 r0 1
    j beq_cont.132420
beq_else.132419:
    addi r5 r0 0
beq_cont.132420:
    j beq_cont.132418
beq_else.132417:
    lw r5 r5 24
beq_cont.132418:
    j beq_cont.132404
beq_else.132403:
    addi r28 r0 2
    bne r7 r28 beq_else.132421
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132423
    addi r7 r0 1
    j float_ble_cont.132424
float_ble_else.132423:
    addi r7 r0 0
float_ble_cont.132424:
    addi r28 r0 0
    bne r5 r28 beq_else.132425
    or r5 r7 r0
    j beq_cont.132426
beq_else.132425:
    addi r28 r0 0
    bne r7 r28 beq_else.132427
    addi r5 r0 1
    j beq_cont.132428
beq_else.132427:
    addi r5 r0 0
beq_cont.132428:
beq_cont.132426:
    addi r28 r0 0
    bne r5 r28 beq_else.132429
    addi r5 r0 1
    j beq_cont.132430
beq_else.132429:
    addi r5 r0 0
beq_cont.132430:
    j beq_cont.132422
beq_else.132421:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    addi r28 r0 0
    bne r7 r28 beq_else.132431
    fmv f3 f6
    j beq_cont.132432
beq_else.132431:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132432:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.132433
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132434
beq_else.132433:
beq_cont.132434:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132435
    addi r7 r0 1
    j float_ble_cont.132436
float_ble_else.132435:
    addi r7 r0 0
float_ble_cont.132436:
    addi r28 r0 0
    bne r5 r28 beq_else.132437
    or r5 r7 r0
    j beq_cont.132438
beq_else.132437:
    addi r28 r0 0
    bne r7 r28 beq_else.132439
    addi r5 r0 1
    j beq_cont.132440
beq_else.132439:
    addi r5 r0 0
beq_cont.132440:
beq_cont.132438:
    addi r28 r0 0
    bne r5 r28 beq_else.132441
    addi r5 r0 1
    j beq_cont.132442
beq_else.132441:
    addi r5 r0 0
beq_cont.132442:
beq_cont.132422:
beq_cont.132404:
    addi r28 r0 0
    bne r5 r28 beq_else.132443
    lw r5 r4 4
    addi r28 r0 -1
    bne r5 r28 beq_else.132445
    addi r1 r0 1
    j beq_cont.132446
beq_else.132445:
    sll r5 r5 2
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 20
    lwcZ f3 r7 0
    fsub f3 f1 f3
    lw r7 r5 20
    lwcZ f4 r7 4
    fsub f4 f2 f4
    lw r7 r5 20
    lwcZ f5 r7 8
    fsub f5 f0 f5
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.132447
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.132449
    fneg f3 f3
    j float_ble_cont.132450
float_ble_else.132449:
float_ble_cont.132450:
    lw r7 r5 16
    lwcZ f6 r7 0
    fclt f3 f6
    bc1f float_ble_else.132451
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.132453
    fneg f3 f4
    j float_ble_cont.132454
float_ble_else.132453:
    fmv f3 f4
float_ble_cont.132454:
    lw r7 r5 16
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132455
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.132457
    fneg f3 f5
    j float_ble_cont.132458
float_ble_else.132457:
    fmv f3 f5
float_ble_cont.132458:
    lw r7 r5 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fclt f3 f4
    bc1f float_ble_else.132459
    addi r7 r0 1
    j float_ble_cont.132460
float_ble_else.132459:
    addi r7 r0 0
float_ble_cont.132460:
    j float_ble_cont.132456
float_ble_else.132455:
    addi r7 r0 0
float_ble_cont.132456:
    j float_ble_cont.132452
float_ble_else.132451:
    addi r7 r0 0
float_ble_cont.132452:
    addi r28 r0 0
    bne r7 r28 beq_else.132461
    lw r5 r5 24
    addi r28 r0 0
    bne r5 r28 beq_else.132463
    addi r5 r0 1
    j beq_cont.132464
beq_else.132463:
    addi r5 r0 0
beq_cont.132464:
    j beq_cont.132462
beq_else.132461:
    lw r5 r5 24
beq_cont.132462:
    j beq_cont.132448
beq_else.132447:
    addi r28 r0 2
    bne r7 r28 beq_else.132465
    lw r7 r5 16
    lwcZ f6 r7 0
    fmul f3 f6 f3
    lwcZ f6 r7 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132467
    addi r7 r0 1
    j float_ble_cont.132468
float_ble_else.132467:
    addi r7 r0 0
float_ble_cont.132468:
    addi r28 r0 0
    bne r5 r28 beq_else.132469
    or r5 r7 r0
    j beq_cont.132470
beq_else.132469:
    addi r28 r0 0
    bne r7 r28 beq_else.132471
    addi r5 r0 1
    j beq_cont.132472
beq_else.132471:
    addi r5 r0 0
beq_cont.132472:
beq_cont.132470:
    addi r28 r0 0
    bne r5 r28 beq_else.132473
    addi r5 r0 1
    j beq_cont.132474
beq_else.132473:
    addi r5 r0 0
beq_cont.132474:
    j beq_cont.132466
beq_else.132465:
    fmul f6 f3 f3
    lw r7 r5 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r5 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r5 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r5 12
    addi r28 r0 0
    bne r7 r28 beq_else.132475
    fmv f3 f6
    j beq_cont.132476
beq_else.132475:
    fmul f7 f4 f5
    lw r7 r5 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r5 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r5 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.132476:
    lw r7 r5 4
    addi r28 r0 3
    bne r7 r28 beq_else.132477
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.132478
beq_else.132477:
beq_cont.132478:
    lw r5 r5 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132479
    addi r7 r0 1
    j float_ble_cont.132480
float_ble_else.132479:
    addi r7 r0 0
float_ble_cont.132480:
    addi r28 r0 0
    bne r5 r28 beq_else.132481
    or r5 r7 r0
    j beq_cont.132482
beq_else.132481:
    addi r28 r0 0
    bne r7 r28 beq_else.132483
    addi r5 r0 1
    j beq_cont.132484
beq_else.132483:
    addi r5 r0 0
beq_cont.132484:
beq_cont.132482:
    addi r28 r0 0
    bne r5 r28 beq_else.132485
    addi r5 r0 1
    j beq_cont.132486
beq_else.132485:
    addi r5 r0 0
beq_cont.132486:
beq_cont.132466:
beq_cont.132448:
    addi r28 r0 0
    bne r5 r28 beq_else.132487
    addi r5 r0 2
    lw r25 r29 4
    mv r2 r4
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.132488
beq_else.132487:
    addi r1 r0 0
beq_cont.132488:
beq_cont.132446:
    j beq_cont.132444
beq_else.132443:
    addi r1 r0 0
beq_cont.132444:
beq_cont.132402:
    addi r28 r0 0
    bne r1 r28 beq_else.132489
    addi r1 r0 1
    lw r2 r29 48
    lw r25 r29 32
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.132490
beq_else.132489:
    addi r1 r0 1
beq_cont.132490:
beq_cont.132398:
beq_cont.132392:
    addi r28 r0 0
    bne r1 r28 beq_else.132491
    lw r1 r29 44
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.132492
    addi r1 r0 0
    jr r31
beq_else.132492:
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 32
    sw r1 r29 56
    mv r1 r5
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    addi r28 r0 0
    bne r1 r28 beq_else.132493
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.132494
    addi r1 r0 0
    jr r31
beq_else.132494:
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r2 0
    sw r1 r29 60
    addi r28 r0 -1
    bne r5 r28 beq_else.132495
    addi r1 r0 0
    j beq_cont.132496
beq_else.132495:
    lw r5 r2 0
    lw r6 r29 24
    lw r7 r29 20
    lw r25 r29 28
    sw r2 r29 64
    sw r5 r29 68
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 16
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.132497
    addi r1 r0 0
    j beq_cont.132498
beq_else.132497:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132499
    addi r1 r0 1
    j float_ble_cont.132500
float_ble_else.132499:
    addi r1 r0 0
float_ble_cont.132500:
beq_cont.132498:
    addi r28 r0 0
    bne r1 r28 beq_else.132501
    lw r1 r29 68
    sll r1 r1 2
    lw r2 r29 12
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132503
    addi r1 r0 0
    j beq_cont.132504
beq_else.132503:
    addi r1 r0 1
    lw r2 r29 64
    lw r25 r29 32
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.132504:
    j beq_cont.132502
beq_else.132501:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 20
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    addi r1 r0 0
    lw r2 r29 64
    lw r25 r29 4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r28 r0 0
    bne r1 r28 beq_else.132505
    addi r1 r0 1
    lw r2 r29 64
    lw r25 r29 32
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.132506
beq_else.132505:
    addi r1 r0 1
beq_cont.132506:
beq_cont.132502:
beq_cont.132496:
    addi r28 r0 0
    bne r1 r28 beq_else.132507
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.132508
    addi r1 r0 0
    jr r31
beq_else.132508:
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 32
    sw r1 r29 72
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r28 r0 0
    bne r1 r28 beq_else.132509
    lw r1 r29 72
    addi r1 r1 1
    lw r2 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132509:
    addi r1 r0 1
    jr r31
beq_else.132507:
    addi r1 r0 1
    jr r31
beq_else.132493:
    addi r1 r0 1
    jr r31
beq_else.132491:
    addi r1 r0 1
    jr r31
shadow_check_one_or_matrix.2905:
    lw r3 r25 52
    lw r4 r25 48
    lw r5 r25 44
    lw r6 r25 40
    lw r7 r25 36
    lw r8 r25 32
    lw r9 r25 28
    lw r10 r25 24
    lw r11 r25 20
    lw r12 r25 16
    lw r13 r25 12
    lw r14 r25 8
    lw r15 r25 4
    sll r16 r1 2
    add r27 r2 r16
    lw r16 r27 0
    lw r17 r16 0
    addi r28 r0 -1
    bne r17 r28 beq_else.132510
    addi r1 r0 0
    jr r31
beq_else.132510:
    sw r16 r29 0
    sw r25 r29 4
    sw r4 r29 8
    sw r3 r29 12
    sw r13 r29 16
    sw r7 r29 20
    sw r14 r29 24
    sw r11 r29 28
    sw r8 r29 32
    sw r9 r29 36
    sw r15 r29 40
    sw r6 r29 44
    sw r12 r29 48
    sw r10 r29 52
    sw r5 r29 56
    sw r2 r29 60
    sw r1 r29 64
    addi r28 r0 99
    bne r17 r28 beq_else.132511
    addi r1 r0 1
    j beq_cont.132512
beq_else.132511:
    sll r18 r17 2
    add r27 r9 r18
    lw r18 r27 0
    lwcZ f0 r12 0
    lw r19 r18 20
    lwcZ f1 r19 0
    fsub f0 f0 f1
    lwcZ f1 r12 4
    lw r19 r18 20
    lwcZ f2 r19 4
    fsub f1 f1 f2
    lwcZ f2 r12 8
    lw r19 r18 20
    lwcZ f3 r19 8
    fsub f2 f2 f3
    sll r17 r17 2
    add r27 r13 r17
    lw r17 r27 0
    lw r19 r18 4
    addi r28 r0 1
    bne r19 r28 beq_else.132513
    lwcZ f3 r17 0
    fsub f3 f3 f0
    lwcZ f4 r17 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132515
    fneg f4 f4
    j float_ble_cont.132516
float_ble_else.132515:
float_ble_cont.132516:
    lw r19 r18 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.132517
    addi r19 r0 2
    sll r19 r19 2
    add r27 r3 r19
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132519
    fneg f4 f4
    j float_ble_cont.132520
float_ble_else.132519:
float_ble_cont.132520:
    lw r19 r18 16
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132521
    addi r19 r0 1
    sll r19 r19 2
    add r27 r17 r19
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132523
    addi r19 r0 0
    j float_eq0_cont.132524
float_eq0.132523:
    addi r19 r0 1
float_eq0_cont.132524:
    j float_ble_cont.132522
float_ble_else.132521:
    addi r19 r0 0
float_ble_cont.132522:
    j float_ble_cont.132518
float_ble_else.132517:
    addi r19 r0 0
float_ble_cont.132518:
    addi r28 r0 0
    bne r19 r28 beq_else.132525
    lwcZ f3 r17 8
    fsub f3 f3 f1
    lwcZ f4 r17 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132527
    fneg f4 f4
    j float_ble_cont.132528
float_ble_else.132527:
float_ble_cont.132528:
    lw r19 r18 16
    lwcZ f5 r19 0
    fclt f4 f5
    bc1f float_ble_else.132529
    addi r19 r0 2
    sll r19 r19 2
    add r27 r3 r19
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132531
    fneg f4 f4
    j float_ble_cont.132532
float_ble_else.132531:
float_ble_cont.132532:
    lw r19 r18 16
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132533
    addi r19 r0 3
    sll r19 r19 2
    add r27 r17 r19
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132535
    addi r19 r0 0
    j float_eq0_cont.132536
float_eq0.132535:
    addi r19 r0 1
float_eq0_cont.132536:
    j float_ble_cont.132534
float_ble_else.132533:
    addi r19 r0 0
float_ble_cont.132534:
    j float_ble_cont.132530
float_ble_else.132529:
    addi r19 r0 0
float_ble_cont.132530:
    addi r28 r0 0
    bne r19 r28 beq_else.132537
    lwcZ f3 r17 16
    fsub f2 f3 f2
    lwcZ f3 r17 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.132539
    fneg f0 f0
    j float_ble_cont.132540
float_ble_else.132539:
float_ble_cont.132540:
    lw r19 r18 16
    lwcZ f3 r19 0
    fclt f0 f3
    bc1f float_ble_else.132541
    addi r19 r0 1
    sll r19 r19 2
    add r27 r3 r19
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.132543
    fneg f0 f0
    j float_ble_cont.132544
float_ble_else.132543:
float_ble_cont.132544:
    lw r18 r18 16
    addi r19 r0 1
    sll r19 r19 2
    add r27 r18 r19
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.132545
    addi r18 r0 5
    sll r18 r18 2
    add r27 r17 r18
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.132547
    addi r17 r0 0
    j float_eq0_cont.132548
float_eq0.132547:
    addi r17 r0 1
float_eq0_cont.132548:
    j float_ble_cont.132546
float_ble_else.132545:
    addi r17 r0 0
float_ble_cont.132546:
    j float_ble_cont.132542
float_ble_else.132541:
    addi r17 r0 0
float_ble_cont.132542:
    addi r28 r0 0
    bne r17 r28 beq_else.132549
    addi r17 r0 0
    j beq_cont.132550
beq_else.132549:
    swcZ f2 r6 0
    addi r17 r0 3
beq_cont.132550:
    j beq_cont.132538
beq_else.132537:
    swcZ f3 r6 0
    addi r17 r0 2
beq_cont.132538:
    j beq_cont.132526
beq_else.132525:
    swcZ f3 r6 0
    addi r17 r0 1
beq_cont.132526:
    j beq_cont.132514
beq_else.132513:
    addi r28 r0 2
    bne r19 r28 beq_else.132551
    lwcZ f3 r17 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132553
    addi r18 r0 1
    j float_ble_cont.132554
float_ble_else.132553:
    addi r18 r0 0
float_ble_cont.132554:
    addi r28 r0 0
    bne r18 r28 beq_else.132555
    addi r17 r0 0
    j beq_cont.132556
beq_else.132555:
    lwcZ f3 r17 4
    fmul f0 f3 f0
    lwcZ f3 r17 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r17 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.132556:
    j beq_cont.132552
beq_else.132551:
    lwcZ f3 r17 0
    fcz f3
    bc1f float_eq0.132557
    addi r17 r0 0
    j float_eq0_cont.132558
float_eq0.132557:
    lwcZ f4 r17 4
    fmul f4 f4 f0
    lwcZ f5 r17 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r17 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r19 r18 16
    lwcZ f6 r19 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r19 r18 16
    lwcZ f7 r19 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r19 r18 16
    lwcZ f7 r19 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r19 r18 12
    addi r28 r0 0
    bne r19 r28 beq_else.132559
    fmv f0 f5
    j beq_cont.132560
beq_else.132559:
    fmul f6 f1 f2
    lw r19 r18 36
    lwcZ f7 r19 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r19 r18 36
    lwcZ f6 r19 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r19 r18 36
    lwcZ f1 r19 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.132560:
    lw r19 r18 4
    addi r28 r0 3
    bne r19 r28 beq_else.132561
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.132562
beq_else.132561:
beq_cont.132562:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.132563
    addi r19 r0 1
    j float_ble_cont.132564
float_ble_else.132563:
    addi r19 r0 0
float_ble_cont.132564:
    addi r28 r0 0
    bne r19 r28 beq_else.132565
    addi r17 r0 0
    j beq_cont.132566
beq_else.132565:
    lw r18 r18 24
    addi r28 r0 0
    bne r18 r28 beq_else.132567
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.132569
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132571
    j float_eq0_cont.132572
float_eq0.132571:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132572:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132573
    j float_eq0_cont.132574
float_eq0.132573:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132574:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132575
    j float_eq0_cont.132576
float_eq0.132575:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132576:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132577
    j float_eq0_cont.132578
float_eq0.132577:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132578:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132579
    j float_eq0_cont.132580
float_eq0.132579:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.132580:
    fmul f0 f0 f1
    j float_ble_cont.132570
float_ble_else.132569:
    flui f0 0
    # 0.000000
float_ble_cont.132570:
    fsub f0 f4 f0
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.132568
beq_else.132567:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.132581
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132583
    j float_eq0_cont.132584
float_eq0.132583:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132584:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132585
    j float_eq0_cont.132586
float_eq0.132585:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132586:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132587
    j float_eq0_cont.132588
float_eq0.132587:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132588:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132589
    j float_eq0_cont.132590
float_eq0.132589:
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
float_eq0_cont.132590:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.132591
    j float_eq0_cont.132592
float_eq0.132591:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.132592:
    fmul f0 f0 f1
    j float_ble_cont.132582
float_ble_else.132581:
    flui f0 0
    # 0.000000
float_ble_cont.132582:
    fadd f0 f4 f0
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.132568:
    addi r17 r0 1
beq_cont.132566:
float_eq0_cont.132558:
beq_cont.132552:
beq_cont.132514:
    addi r28 r0 0
    bne r17 r28 beq_else.132593
    addi r1 r0 0
    j beq_cont.132594
beq_else.132593:
    lwcZ f0 r6 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132595
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lw r17 r27 0
    addi r18 r0 -1
    bne r17 r18 beq_else.132597
    addi r1 r0 0
    j beq_cont.132598
beq_else.132597:
    sll r17 r17 2
    add r27 r15 r17
    lw r17 r27 0
    addi r18 r0 0
    mv r2 r17
    mv r1 r18
    mv r25 r8
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 0
    bne r1 r2 beq_else.132599
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 0
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.132601
    addi r1 r0 0
    j beq_cont.132602
beq_else.132601:
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    sll r5 r4 2
    add r27 r1 r5
    lw r5 r27 0
    addi r6 r0 -1
    bne r5 r6 beq_else.132603
    addi r1 r0 0
    j beq_cont.132604
beq_else.132603:
    sll r4 r4 2
    add r27 r1 r4
    lw r4 r27 0
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    sw r1 r29 68
    sw r4 r29 72
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 44
    add r27 r3 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    bne r1 r2 beq_else.132605
    addi r1 r0 0
    j beq_cont.132606
beq_else.132605:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132607
    addi r1 r0 1
    j float_ble_cont.132608
float_ble_else.132607:
    addi r1 r0 0
float_ble_cont.132608:
beq_cont.132606:
    addi r2 r0 0
    bne r1 r2 beq_else.132609
    lw r1 r29 72
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r4 r0 0
    bne r1 r4 beq_else.132611
    addi r1 r0 0
    j beq_cont.132612
beq_else.132611:
    addi r1 r0 1
    lw r4 r29 68
    lw r25 r29 32
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.132612:
    j beq_cont.132610
beq_else.132609:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 28
    add r27 r2 r1
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 48
    add r27 r4 r1
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    fmul f0 f3 f0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f0 f0 f3
    addi r1 r0 0
    lw r5 r29 68
    lw r25 r29 24
    mv r2 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 0
    bne r1 r2 beq_else.132613
    addi r1 r0 1
    lw r2 r29 68
    lw r25 r29 32
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.132614
beq_else.132613:
    addi r1 r0 1
beq_cont.132614:
beq_cont.132610:
beq_cont.132604:
    addi r2 r0 0
    bne r1 r2 beq_else.132615
    addi r1 r0 3
    sll r1 r1 2
    lw r2 r29 0
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.132617
    addi r1 r0 0
    j beq_cont.132618
beq_else.132617:
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r25 r29 32
    mv r2 r1
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 0
    bne r1 r2 beq_else.132619
    addi r1 r0 4
    lw r2 r29 0
    lw r25 r29 20
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.132620
beq_else.132619:
    addi r1 r0 1
beq_cont.132620:
beq_cont.132618:
    j beq_cont.132616
beq_else.132615:
    addi r1 r0 1
beq_cont.132616:
beq_cont.132602:
    j beq_cont.132600
beq_else.132599:
    addi r1 r0 1
beq_cont.132600:
beq_cont.132598:
    addi r2 r0 0
    bne r1 r2 beq_else.132621
    addi r1 r0 0
    j beq_cont.132622
beq_else.132621:
    addi r1 r0 1
beq_cont.132622:
    j float_ble_cont.132596
float_ble_else.132595:
    addi r1 r0 0
float_ble_cont.132596:
beq_cont.132594:
beq_cont.132512:
    addi r28 r0 0
    bne r1 r28 beq_else.132623
    lw r1 r29 64
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132624
    addi r1 r0 0
    jr r31
beq_else.132624:
    sw r2 r29 76
    sw r1 r29 80
    addi r28 r0 99
    bne r4 r28 beq_else.132625
    addi r1 r0 1
    j beq_cont.132626
beq_else.132625:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    addi r28 r0 0
    bne r1 r28 beq_else.132627
    addi r1 r0 0
    j beq_cont.132628
beq_else.132627:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132629
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 76
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.132631
    addi r1 r0 0
    j beq_cont.132632
beq_else.132631:
    sll r2 r2 2
    lw r4 r29 40
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    sll r6 r5 2
    add r27 r2 r6
    lw r6 r27 0
    addi r7 r0 -1
    bne r6 r7 beq_else.132633
    addi r1 r0 0
    j beq_cont.132634
beq_else.132633:
    sll r5 r5 2
    add r27 r2 r5
    lw r5 r27 0
    lw r6 r29 52
    lw r7 r29 48
    lw r25 r29 56
    sw r2 r29 84
    sw r5 r29 88
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 44
    add r27 r3 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    bne r1 r2 beq_else.132635
    addi r1 r0 0
    j beq_cont.132636
beq_else.132635:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132637
    addi r1 r0 1
    j float_ble_cont.132638
float_ble_else.132637:
    addi r1 r0 0
float_ble_cont.132638:
beq_cont.132636:
    addi r2 r0 0
    bne r1 r2 beq_else.132639
    lw r1 r29 88
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r4 r0 0
    bne r1 r4 beq_else.132641
    addi r1 r0 0
    j beq_cont.132642
beq_else.132641:
    addi r1 r0 1
    lw r4 r29 84
    lw r25 r29 32
    mv r2 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.132642:
    j beq_cont.132640
beq_else.132639:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 28
    add r27 r2 r1
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 48
    add r27 r4 r1
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    fmul f0 f3 f0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f0 f0 f3
    addi r1 r0 0
    lw r5 r29 84
    lw r25 r29 24
    mv r2 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 0
    bne r1 r2 beq_else.132643
    addi r1 r0 1
    lw r2 r29 84
    lw r25 r29 32
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.132644
beq_else.132643:
    addi r1 r0 1
beq_cont.132644:
beq_cont.132640:
beq_cont.132634:
    addi r2 r0 0
    bne r1 r2 beq_else.132645
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 76
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.132647
    addi r1 r0 0
    j beq_cont.132648
beq_else.132647:
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r25 r29 32
    mv r2 r1
    mv r1 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 0
    bne r1 r2 beq_else.132649
    addi r1 r0 3
    lw r2 r29 76
    lw r25 r29 20
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.132650
beq_else.132649:
    addi r1 r0 1
beq_cont.132650:
beq_cont.132648:
    j beq_cont.132646
beq_else.132645:
    addi r1 r0 1
beq_cont.132646:
beq_cont.132632:
    addi r2 r0 0
    bne r1 r2 beq_else.132651
    addi r1 r0 0
    j beq_cont.132652
beq_else.132651:
    addi r1 r0 1
beq_cont.132652:
    j float_ble_cont.132630
float_ble_else.132629:
    addi r1 r0 0
float_ble_cont.132630:
beq_cont.132628:
beq_cont.132626:
    addi r28 r0 0
    bne r1 r28 beq_else.132653
    lw r1 r29 80
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132654
    addi r1 r0 0
    jr r31
beq_else.132654:
    sw r2 r29 92
    sw r1 r29 96
    addi r28 r0 99
    bne r4 r28 beq_else.132655
    addi r1 r0 1
    j beq_cont.132656
beq_else.132655:
    sll r5 r4 2
    lw r6 r29 36
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 48
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 16
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.132657
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 12
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132659
    fneg f4 f4
    j float_ble_cont.132660
float_ble_else.132659:
float_ble_cont.132660:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.132661
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132663
    fneg f4 f4
    j float_ble_cont.132664
float_ble_else.132663:
float_ble_cont.132664:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132665
    addi r8 r0 1
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132667
    addi r8 r0 0
    j float_eq0_cont.132668
float_eq0.132667:
    addi r8 r0 1
float_eq0_cont.132668:
    j float_ble_cont.132666
float_ble_else.132665:
    addi r8 r0 0
float_ble_cont.132666:
    j float_ble_cont.132662
float_ble_else.132661:
    addi r8 r0 0
float_ble_cont.132662:
    addi r28 r0 0
    bne r8 r28 beq_else.132669
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132671
    fneg f4 f4
    j float_ble_cont.132672
float_ble_else.132671:
float_ble_cont.132672:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.132673
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132675
    fneg f4 f4
    j float_ble_cont.132676
float_ble_else.132675:
float_ble_cont.132676:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132677
    addi r8 r0 3
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132679
    addi r8 r0 0
    j float_eq0_cont.132680
float_eq0.132679:
    addi r8 r0 1
float_eq0_cont.132680:
    j float_ble_cont.132678
float_ble_else.132677:
    addi r8 r0 0
float_ble_cont.132678:
    j float_ble_cont.132674
float_ble_else.132673:
    addi r8 r0 0
float_ble_cont.132674:
    addi r28 r0 0
    bne r8 r28 beq_else.132681
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.132683
    fneg f0 f0
    j float_ble_cont.132684
float_ble_else.132683:
float_ble_cont.132684:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.132685
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.132687
    fneg f0 f0
    j float_ble_cont.132688
float_ble_else.132687:
float_ble_cont.132688:
    lw r5 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.132689
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.132691
    addi r4 r0 0
    j float_eq0_cont.132692
float_eq0.132691:
    addi r4 r0 1
float_eq0_cont.132692:
    j float_ble_cont.132690
float_ble_else.132689:
    addi r4 r0 0
float_ble_cont.132690:
    j float_ble_cont.132686
float_ble_else.132685:
    addi r4 r0 0
float_ble_cont.132686:
    addi r28 r0 0
    bne r4 r28 beq_else.132693
    addi r1 r0 0
    j beq_cont.132694
beq_else.132693:
    lw r4 r29 44
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.132694:
    j beq_cont.132682
beq_else.132681:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.132682:
    j beq_cont.132670
beq_else.132669:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.132670:
    j beq_cont.132658
beq_else.132657:
    addi r28 r0 2
    bne r7 r28 beq_else.132695
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132697
    addi r5 r0 1
    j float_ble_cont.132698
float_ble_else.132697:
    addi r5 r0 0
float_ble_cont.132698:
    addi r28 r0 0
    bne r5 r28 beq_else.132699
    addi r1 r0 0
    j beq_cont.132700
beq_else.132699:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 44
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.132700:
    j beq_cont.132696
beq_else.132695:
    lw r25 r29 8
    mv r2 r4
    mv r1 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.132696:
beq_cont.132658:
    addi r28 r0 0
    bne r1 r28 beq_else.132701
    addi r1 r0 0
    j beq_cont.132702
beq_else.132701:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132703
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 92
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.132705
    addi r1 r0 0
    j beq_cont.132706
beq_else.132705:
    sll r2 r2 2
    lw r4 r29 40
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 32
    mv r1 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 0
    bne r1 r2 beq_else.132707
    addi r1 r0 2
    lw r2 r29 92
    lw r25 r29 20
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.132708
beq_else.132707:
    addi r1 r0 1
beq_cont.132708:
beq_cont.132706:
    addi r2 r0 0
    bne r1 r2 beq_else.132709
    addi r1 r0 0
    j beq_cont.132710
beq_else.132709:
    addi r1 r0 1
beq_cont.132710:
    j float_ble_cont.132704
float_ble_else.132703:
    addi r1 r0 0
float_ble_cont.132704:
beq_cont.132702:
beq_cont.132656:
    addi r28 r0 0
    bne r1 r28 beq_else.132711
    lw r1 r29 96
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132712
    addi r1 r0 0
    jr r31
beq_else.132712:
    sw r2 r29 100
    sw r1 r29 104
    addi r28 r0 99
    bne r4 r28 beq_else.132713
    addi r1 r0 1
    j beq_cont.132714
beq_else.132713:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r28 r0 0
    bne r1 r28 beq_else.132715
    addi r1 r0 0
    j beq_cont.132716
beq_else.132715:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132717
    addi r1 r0 1
    lw r2 r29 100
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 0
    bne r1 r2 beq_else.132719
    addi r1 r0 0
    j beq_cont.132720
beq_else.132719:
    addi r1 r0 1
beq_cont.132720:
    j float_ble_cont.132718
float_ble_else.132717:
    addi r1 r0 0
float_ble_cont.132718:
beq_cont.132716:
beq_cont.132714:
    addi r28 r0 0
    bne r1 r28 beq_else.132721
    lw r1 r29 104
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132721:
    addi r1 r0 1
    lw r2 r29 100
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r28 r0 0
    bne r1 r28 beq_else.132722
    lw r1 r29 104
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132722:
    addi r1 r0 1
    jr r31
beq_else.132711:
    lw r1 r29 92
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.132723
    addi r1 r0 0
    j beq_cont.132724
beq_else.132723:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 32
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r28 r0 0
    bne r1 r28 beq_else.132725
    addi r1 r0 2
    lw r2 r29 92
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.132726
beq_else.132725:
    addi r1 r0 1
beq_cont.132726:
beq_cont.132724:
    addi r28 r0 0
    bne r1 r28 beq_else.132727
    lw r1 r29 96
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132728
    addi r1 r0 0
    jr r31
beq_else.132728:
    sw r2 r29 108
    sw r1 r29 112
    addi r28 r0 99
    bne r4 r28 beq_else.132729
    addi r1 r0 1
    j beq_cont.132730
beq_else.132729:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r28 r0 0
    bne r1 r28 beq_else.132731
    addi r1 r0 0
    j beq_cont.132732
beq_else.132731:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132733
    addi r1 r0 1
    lw r2 r29 108
    lw r25 r29 20
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 0
    bne r1 r2 beq_else.132735
    addi r1 r0 0
    j beq_cont.132736
beq_else.132735:
    addi r1 r0 1
beq_cont.132736:
    j float_ble_cont.132734
float_ble_else.132733:
    addi r1 r0 0
float_ble_cont.132734:
beq_cont.132732:
beq_cont.132730:
    addi r28 r0 0
    bne r1 r28 beq_else.132737
    lw r1 r29 112
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132737:
    addi r1 r0 1
    lw r2 r29 108
    lw r25 r29 20
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r28 r0 0
    bne r1 r28 beq_else.132738
    lw r1 r29 112
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132738:
    addi r1 r0 1
    jr r31
beq_else.132727:
    addi r1 r0 1
    jr r31
beq_else.132653:
    lw r1 r29 76
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.132739
    addi r1 r0 0
    j beq_cont.132740
beq_else.132739:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132741
    addi r1 r0 0
    j beq_cont.132742
beq_else.132741:
    lw r4 r2 0
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    sw r2 r29 116
    sw r4 r29 120
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 44
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.132743
    addi r1 r0 0
    j beq_cont.132744
beq_else.132743:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132745
    addi r1 r0 1
    j float_ble_cont.132746
float_ble_else.132745:
    addi r1 r0 0
float_ble_cont.132746:
beq_cont.132744:
    addi r28 r0 0
    bne r1 r28 beq_else.132747
    lw r1 r29 120
    sll r1 r1 2
    lw r3 r29 36
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132749
    addi r1 r0 0
    j beq_cont.132750
beq_else.132749:
    addi r1 r0 1
    lw r4 r29 116
    lw r25 r29 32
    mv r2 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.132750:
    j beq_cont.132748
beq_else.132747:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 28
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 48
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    addi r1 r0 0
    lw r4 r29 116
    lw r25 r29 24
    mv r2 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.132751
    addi r1 r0 1
    lw r2 r29 116
    lw r25 r29 32
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.132752
beq_else.132751:
    addi r1 r0 1
beq_cont.132752:
beq_cont.132748:
beq_cont.132742:
    addi r28 r0 0
    bne r1 r28 beq_else.132753
    lw r1 r29 76
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.132755
    addi r1 r0 0
    j beq_cont.132756
beq_else.132755:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 32
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.132757
    addi r1 r0 3
    lw r2 r29 76
    lw r25 r29 20
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.132758
beq_else.132757:
    addi r1 r0 1
beq_cont.132758:
beq_cont.132756:
    j beq_cont.132754
beq_else.132753:
    addi r1 r0 1
beq_cont.132754:
beq_cont.132740:
    addi r28 r0 0
    bne r1 r28 beq_else.132759
    lw r1 r29 80
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132760
    addi r1 r0 0
    jr r31
beq_else.132760:
    sw r2 r29 124
    sw r1 r29 128
    addi r28 r0 99
    bne r4 r28 beq_else.132761
    addi r1 r0 1
    j beq_cont.132762
beq_else.132761:
    sll r5 r4 2
    lw r6 r29 36
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 48
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 16
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.132763
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 12
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132765
    fneg f4 f4
    j float_ble_cont.132766
float_ble_else.132765:
float_ble_cont.132766:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.132767
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132769
    fneg f4 f4
    j float_ble_cont.132770
float_ble_else.132769:
float_ble_cont.132770:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132771
    addi r8 r0 1
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132773
    addi r8 r0 0
    j float_eq0_cont.132774
float_eq0.132773:
    addi r8 r0 1
float_eq0_cont.132774:
    j float_ble_cont.132772
float_ble_else.132771:
    addi r8 r0 0
float_ble_cont.132772:
    j float_ble_cont.132768
float_ble_else.132767:
    addi r8 r0 0
float_ble_cont.132768:
    addi r28 r0 0
    bne r8 r28 beq_else.132775
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132777
    fneg f4 f4
    j float_ble_cont.132778
float_ble_else.132777:
float_ble_cont.132778:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.132779
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132781
    fneg f4 f4
    j float_ble_cont.132782
float_ble_else.132781:
float_ble_cont.132782:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132783
    addi r8 r0 3
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132785
    addi r8 r0 0
    j float_eq0_cont.132786
float_eq0.132785:
    addi r8 r0 1
float_eq0_cont.132786:
    j float_ble_cont.132784
float_ble_else.132783:
    addi r8 r0 0
float_ble_cont.132784:
    j float_ble_cont.132780
float_ble_else.132779:
    addi r8 r0 0
float_ble_cont.132780:
    addi r28 r0 0
    bne r8 r28 beq_else.132787
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.132789
    fneg f0 f0
    j float_ble_cont.132790
float_ble_else.132789:
float_ble_cont.132790:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.132791
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.132793
    fneg f0 f0
    j float_ble_cont.132794
float_ble_else.132793:
float_ble_cont.132794:
    lw r5 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.132795
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.132797
    addi r4 r0 0
    j float_eq0_cont.132798
float_eq0.132797:
    addi r4 r0 1
float_eq0_cont.132798:
    j float_ble_cont.132796
float_ble_else.132795:
    addi r4 r0 0
float_ble_cont.132796:
    j float_ble_cont.132792
float_ble_else.132791:
    addi r4 r0 0
float_ble_cont.132792:
    addi r28 r0 0
    bne r4 r28 beq_else.132799
    addi r1 r0 0
    j beq_cont.132800
beq_else.132799:
    lw r4 r29 44
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.132800:
    j beq_cont.132788
beq_else.132787:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.132788:
    j beq_cont.132776
beq_else.132775:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.132776:
    j beq_cont.132764
beq_else.132763:
    addi r28 r0 2
    bne r7 r28 beq_else.132801
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132803
    addi r5 r0 1
    j float_ble_cont.132804
float_ble_else.132803:
    addi r5 r0 0
float_ble_cont.132804:
    addi r28 r0 0
    bne r5 r28 beq_else.132805
    addi r1 r0 0
    j beq_cont.132806
beq_else.132805:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 44
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.132806:
    j beq_cont.132802
beq_else.132801:
    lw r25 r29 8
    mv r2 r4
    mv r1 r5
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.132802:
beq_cont.132764:
    addi r28 r0 0
    bne r1 r28 beq_else.132807
    addi r1 r0 0
    j beq_cont.132808
beq_else.132807:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132809
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 124
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.132811
    addi r1 r0 0
    j beq_cont.132812
beq_else.132811:
    sll r2 r2 2
    lw r4 r29 40
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 32
    mv r1 r5
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 0
    bne r1 r2 beq_else.132813
    addi r1 r0 2
    lw r2 r29 124
    lw r25 r29 20
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.132814
beq_else.132813:
    addi r1 r0 1
beq_cont.132814:
beq_cont.132812:
    addi r2 r0 0
    bne r1 r2 beq_else.132815
    addi r1 r0 0
    j beq_cont.132816
beq_else.132815:
    addi r1 r0 1
beq_cont.132816:
    j float_ble_cont.132810
float_ble_else.132809:
    addi r1 r0 0
float_ble_cont.132810:
beq_cont.132808:
beq_cont.132762:
    addi r28 r0 0
    bne r1 r28 beq_else.132817
    lw r1 r29 128
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132818
    addi r1 r0 0
    jr r31
beq_else.132818:
    sw r2 r29 132
    sw r1 r29 136
    addi r28 r0 99
    bne r4 r28 beq_else.132819
    addi r1 r0 1
    j beq_cont.132820
beq_else.132819:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.132821
    addi r1 r0 0
    j beq_cont.132822
beq_else.132821:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132823
    addi r1 r0 1
    lw r2 r29 132
    lw r25 r29 20
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 0
    bne r1 r2 beq_else.132825
    addi r1 r0 0
    j beq_cont.132826
beq_else.132825:
    addi r1 r0 1
beq_cont.132826:
    j float_ble_cont.132824
float_ble_else.132823:
    addi r1 r0 0
float_ble_cont.132824:
beq_cont.132822:
beq_cont.132820:
    addi r28 r0 0
    bne r1 r28 beq_else.132827
    lw r1 r29 136
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132827:
    addi r1 r0 1
    lw r2 r29 132
    lw r25 r29 20
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.132828
    lw r1 r29 136
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132828:
    addi r1 r0 1
    jr r31
beq_else.132817:
    lw r1 r29 124
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.132829
    addi r1 r0 0
    j beq_cont.132830
beq_else.132829:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 32
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.132831
    addi r1 r0 2
    lw r2 r29 124
    lw r25 r29 20
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.132832
beq_else.132831:
    addi r1 r0 1
beq_cont.132832:
beq_cont.132830:
    addi r28 r0 0
    bne r1 r28 beq_else.132833
    lw r1 r29 128
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132834
    addi r1 r0 0
    jr r31
beq_else.132834:
    sw r2 r29 140
    sw r1 r29 144
    addi r28 r0 99
    bne r4 r28 beq_else.132835
    addi r1 r0 1
    j beq_cont.132836
beq_else.132835:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r28 r0 0
    bne r1 r28 beq_else.132837
    addi r1 r0 0
    j beq_cont.132838
beq_else.132837:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132839
    addi r1 r0 1
    lw r2 r29 140
    lw r25 r29 20
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r2 r0 0
    bne r1 r2 beq_else.132841
    addi r1 r0 0
    j beq_cont.132842
beq_else.132841:
    addi r1 r0 1
beq_cont.132842:
    j float_ble_cont.132840
float_ble_else.132839:
    addi r1 r0 0
float_ble_cont.132840:
beq_cont.132838:
beq_cont.132836:
    addi r28 r0 0
    bne r1 r28 beq_else.132843
    lw r1 r29 144
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132843:
    addi r1 r0 1
    lw r2 r29 140
    lw r25 r29 20
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r28 r0 0
    bne r1 r28 beq_else.132844
    lw r1 r29 144
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132844:
    addi r1 r0 1
    jr r31
beq_else.132833:
    addi r1 r0 1
    jr r31
beq_else.132759:
    addi r1 r0 1
    jr r31
beq_else.132623:
    lw r1 r29 0
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.132845
    addi r1 r0 0
    j beq_cont.132846
beq_else.132845:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 32
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r28 r0 0
    bne r1 r28 beq_else.132847
    lw r1 r29 0
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.132849
    addi r1 r0 0
    j beq_cont.132850
beq_else.132849:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132851
    addi r1 r0 0
    j beq_cont.132852
beq_else.132851:
    lw r4 r2 0
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    sw r2 r29 148
    sw r4 r29 152
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r2 r29 44
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.132853
    addi r1 r0 0
    j beq_cont.132854
beq_else.132853:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132855
    addi r1 r0 1
    j float_ble_cont.132856
float_ble_else.132855:
    addi r1 r0 0
float_ble_cont.132856:
beq_cont.132854:
    addi r28 r0 0
    bne r1 r28 beq_else.132857
    lw r1 r29 152
    sll r1 r1 2
    lw r3 r29 36
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132859
    addi r1 r0 0
    j beq_cont.132860
beq_else.132859:
    addi r1 r0 1
    lw r4 r29 148
    lw r25 r29 32
    mv r2 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.132860:
    j beq_cont.132858
beq_else.132857:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 28
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 48
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    addi r4 r0 0
    lw r5 r29 148
    lw r25 r29 24
    mv r2 r5
    mv r1 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.132861
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 32
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.132862
beq_else.132861:
    addi r1 r0 1
beq_cont.132862:
beq_cont.132858:
beq_cont.132852:
    addi r28 r0 0
    bne r1 r28 beq_else.132863
    lw r1 r29 0
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.132865
    addi r1 r0 0
    j beq_cont.132866
beq_else.132865:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 32
    mv r1 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.132867
    addi r1 r0 4
    lw r2 r29 0
    lw r25 r29 20
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.132868
beq_else.132867:
    addi r1 r0 1
beq_cont.132868:
beq_cont.132866:
    j beq_cont.132864
beq_else.132863:
    addi r1 r0 1
beq_cont.132864:
beq_cont.132850:
    j beq_cont.132848
beq_else.132847:
    addi r1 r0 1
beq_cont.132848:
beq_cont.132846:
    addi r28 r0 0
    bne r1 r28 beq_else.132869
    lw r1 r29 64
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132870
    addi r1 r0 0
    jr r31
beq_else.132870:
    sw r2 r29 156
    sw r1 r29 160
    addi r28 r0 99
    bne r4 r28 beq_else.132871
    addi r1 r0 1
    j beq_cont.132872
beq_else.132871:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.132873
    addi r1 r0 0
    j beq_cont.132874
beq_else.132873:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132875
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 156
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.132877
    addi r1 r0 0
    j beq_cont.132878
beq_else.132877:
    sll r2 r2 2
    lw r4 r29 40
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    sll r6 r5 2
    add r27 r2 r6
    lw r6 r27 0
    addi r7 r0 -1
    bne r6 r7 beq_else.132879
    addi r1 r0 0
    j beq_cont.132880
beq_else.132879:
    sll r5 r5 2
    add r27 r2 r5
    lw r5 r27 0
    lw r6 r29 52
    lw r7 r29 48
    lw r25 r29 56
    sw r2 r29 164
    sw r5 r29 168
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 44
    add r27 r3 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    bne r1 r2 beq_else.132881
    addi r1 r0 0
    j beq_cont.132882
beq_else.132881:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132883
    addi r1 r0 1
    j float_ble_cont.132884
float_ble_else.132883:
    addi r1 r0 0
float_ble_cont.132884:
beq_cont.132882:
    addi r2 r0 0
    bne r1 r2 beq_else.132885
    lw r1 r29 168
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r4 r0 0
    bne r1 r4 beq_else.132887
    addi r1 r0 0
    j beq_cont.132888
beq_else.132887:
    addi r1 r0 1
    lw r4 r29 164
    lw r25 r29 32
    mv r2 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.132888:
    j beq_cont.132886
beq_else.132885:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 28
    add r27 r2 r1
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 48
    add r27 r4 r1
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    fmul f0 f3 f0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f0 f0 f3
    addi r1 r0 0
    lw r5 r29 164
    lw r25 r29 24
    mv r2 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    bne r1 r2 beq_else.132889
    addi r1 r0 1
    lw r2 r29 164
    lw r25 r29 32
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.132890
beq_else.132889:
    addi r1 r0 1
beq_cont.132890:
beq_cont.132886:
beq_cont.132880:
    addi r2 r0 0
    bne r1 r2 beq_else.132891
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 156
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.132893
    addi r1 r0 0
    j beq_cont.132894
beq_else.132893:
    sll r1 r1 2
    lw r3 r29 40
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r25 r29 32
    mv r2 r1
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    bne r1 r2 beq_else.132895
    addi r1 r0 3
    lw r2 r29 156
    lw r25 r29 20
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.132896
beq_else.132895:
    addi r1 r0 1
beq_cont.132896:
beq_cont.132894:
    j beq_cont.132892
beq_else.132891:
    addi r1 r0 1
beq_cont.132892:
beq_cont.132878:
    addi r2 r0 0
    bne r1 r2 beq_else.132897
    addi r1 r0 0
    j beq_cont.132898
beq_else.132897:
    addi r1 r0 1
beq_cont.132898:
    j float_ble_cont.132876
float_ble_else.132875:
    addi r1 r0 0
float_ble_cont.132876:
beq_cont.132874:
beq_cont.132872:
    addi r28 r0 0
    bne r1 r28 beq_else.132899
    lw r1 r29 160
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132900
    addi r1 r0 0
    jr r31
beq_else.132900:
    sw r2 r29 172
    sw r1 r29 176
    addi r28 r0 99
    bne r4 r28 beq_else.132901
    addi r1 r0 1
    j beq_cont.132902
beq_else.132901:
    sll r5 r4 2
    lw r6 r29 36
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 48
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 16
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.132903
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 12
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132905
    fneg f4 f4
    j float_ble_cont.132906
float_ble_else.132905:
float_ble_cont.132906:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.132907
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132909
    fneg f4 f4
    j float_ble_cont.132910
float_ble_else.132909:
float_ble_cont.132910:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132911
    addi r8 r0 1
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132913
    addi r8 r0 0
    j float_eq0_cont.132914
float_eq0.132913:
    addi r8 r0 1
float_eq0_cont.132914:
    j float_ble_cont.132912
float_ble_else.132911:
    addi r8 r0 0
float_ble_cont.132912:
    j float_ble_cont.132908
float_ble_else.132907:
    addi r8 r0 0
float_ble_cont.132908:
    addi r28 r0 0
    bne r8 r28 beq_else.132915
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132917
    fneg f4 f4
    j float_ble_cont.132918
float_ble_else.132917:
float_ble_cont.132918:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.132919
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.132921
    fneg f4 f4
    j float_ble_cont.132922
float_ble_else.132921:
float_ble_cont.132922:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.132923
    addi r8 r0 3
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.132925
    addi r8 r0 0
    j float_eq0_cont.132926
float_eq0.132925:
    addi r8 r0 1
float_eq0_cont.132926:
    j float_ble_cont.132924
float_ble_else.132923:
    addi r8 r0 0
float_ble_cont.132924:
    j float_ble_cont.132920
float_ble_else.132919:
    addi r8 r0 0
float_ble_cont.132920:
    addi r28 r0 0
    bne r8 r28 beq_else.132927
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.132929
    fneg f0 f0
    j float_ble_cont.132930
float_ble_else.132929:
float_ble_cont.132930:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.132931
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.132933
    fneg f0 f0
    j float_ble_cont.132934
float_ble_else.132933:
float_ble_cont.132934:
    lw r5 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.132935
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.132937
    addi r4 r0 0
    j float_eq0_cont.132938
float_eq0.132937:
    addi r4 r0 1
float_eq0_cont.132938:
    j float_ble_cont.132936
float_ble_else.132935:
    addi r4 r0 0
float_ble_cont.132936:
    j float_ble_cont.132932
float_ble_else.132931:
    addi r4 r0 0
float_ble_cont.132932:
    addi r28 r0 0
    bne r4 r28 beq_else.132939
    addi r1 r0 0
    j beq_cont.132940
beq_else.132939:
    lw r4 r29 44
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.132940:
    j beq_cont.132928
beq_else.132927:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.132928:
    j beq_cont.132916
beq_else.132915:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.132916:
    j beq_cont.132904
beq_else.132903:
    addi r28 r0 2
    bne r7 r28 beq_else.132941
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.132943
    addi r5 r0 1
    j float_ble_cont.132944
float_ble_else.132943:
    addi r5 r0 0
float_ble_cont.132944:
    addi r28 r0 0
    bne r5 r28 beq_else.132945
    addi r1 r0 0
    j beq_cont.132946
beq_else.132945:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 44
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.132946:
    j beq_cont.132942
beq_else.132941:
    lw r25 r29 8
    mv r2 r4
    mv r1 r5
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.132942:
beq_cont.132904:
    addi r28 r0 0
    bne r1 r28 beq_else.132947
    addi r1 r0 0
    j beq_cont.132948
beq_else.132947:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132949
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 172
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.132951
    addi r1 r0 0
    j beq_cont.132952
beq_else.132951:
    sll r2 r2 2
    lw r4 r29 40
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 32
    mv r1 r5
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r2 r0 0
    bne r1 r2 beq_else.132953
    addi r1 r0 2
    lw r2 r29 172
    lw r25 r29 20
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.132954
beq_else.132953:
    addi r1 r0 1
beq_cont.132954:
beq_cont.132952:
    addi r2 r0 0
    bne r1 r2 beq_else.132955
    addi r1 r0 0
    j beq_cont.132956
beq_else.132955:
    addi r1 r0 1
beq_cont.132956:
    j float_ble_cont.132950
float_ble_else.132949:
    addi r1 r0 0
float_ble_cont.132950:
beq_cont.132948:
beq_cont.132902:
    addi r28 r0 0
    bne r1 r28 beq_else.132957
    lw r1 r29 176
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132958
    addi r1 r0 0
    jr r31
beq_else.132958:
    sw r2 r29 180
    sw r1 r29 184
    addi r28 r0 99
    bne r4 r28 beq_else.132959
    addi r1 r0 1
    j beq_cont.132960
beq_else.132959:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.132961
    addi r1 r0 0
    j beq_cont.132962
beq_else.132961:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132963
    addi r1 r0 1
    lw r2 r29 180
    lw r25 r29 20
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r2 r0 0
    bne r1 r2 beq_else.132965
    addi r1 r0 0
    j beq_cont.132966
beq_else.132965:
    addi r1 r0 1
beq_cont.132966:
    j float_ble_cont.132964
float_ble_else.132963:
    addi r1 r0 0
float_ble_cont.132964:
beq_cont.132962:
beq_cont.132960:
    addi r28 r0 0
    bne r1 r28 beq_else.132967
    lw r1 r29 184
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132967:
    addi r1 r0 1
    lw r2 r29 180
    lw r25 r29 20
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.132968
    lw r1 r29 184
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132968:
    addi r1 r0 1
    jr r31
beq_else.132957:
    lw r1 r29 172
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.132969
    addi r1 r0 0
    j beq_cont.132970
beq_else.132969:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 32
    mv r1 r3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.132971
    addi r1 r0 2
    lw r2 r29 172
    lw r25 r29 20
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.132972
beq_else.132971:
    addi r1 r0 1
beq_cont.132972:
beq_cont.132970:
    addi r28 r0 0
    bne r1 r28 beq_else.132973
    lw r1 r29 176
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132974
    addi r1 r0 0
    jr r31
beq_else.132974:
    sw r2 r29 188
    sw r1 r29 192
    addi r28 r0 99
    bne r4 r28 beq_else.132975
    addi r1 r0 1
    j beq_cont.132976
beq_else.132975:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.132977
    addi r1 r0 0
    j beq_cont.132978
beq_else.132977:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132979
    addi r1 r0 1
    lw r2 r29 188
    lw r25 r29 20
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 0
    bne r1 r2 beq_else.132981
    addi r1 r0 0
    j beq_cont.132982
beq_else.132981:
    addi r1 r0 1
beq_cont.132982:
    j float_ble_cont.132980
float_ble_else.132979:
    addi r1 r0 0
float_ble_cont.132980:
beq_cont.132978:
beq_cont.132976:
    addi r28 r0 0
    bne r1 r28 beq_else.132983
    lw r1 r29 192
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132983:
    addi r1 r0 1
    lw r2 r29 188
    lw r25 r29 20
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.132984
    lw r1 r29 192
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.132984:
    addi r1 r0 1
    jr r31
beq_else.132973:
    addi r1 r0 1
    jr r31
beq_else.132899:
    lw r1 r29 156
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.132985
    addi r1 r0 0
    j beq_cont.132986
beq_else.132985:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.132987
    addi r1 r0 0
    j beq_cont.132988
beq_else.132987:
    lw r4 r2 0
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    sw r2 r29 196
    sw r4 r29 200
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r2 r29 44
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.132989
    addi r1 r0 0
    j beq_cont.132990
beq_else.132989:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.132991
    addi r1 r0 1
    j float_ble_cont.132992
float_ble_else.132991:
    addi r1 r0 0
float_ble_cont.132992:
beq_cont.132990:
    addi r28 r0 0
    bne r1 r28 beq_else.132993
    lw r1 r29 200
    sll r1 r1 2
    lw r3 r29 36
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.132995
    addi r1 r0 0
    j beq_cont.132996
beq_else.132995:
    addi r1 r0 1
    lw r4 r29 196
    lw r25 r29 32
    mv r2 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.132996:
    j beq_cont.132994
beq_else.132993:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 28
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 48
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    addi r1 r0 0
    lw r4 r29 196
    lw r25 r29 24
    mv r2 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r28 r0 0
    bne r1 r28 beq_else.132997
    addi r1 r0 1
    lw r2 r29 196
    lw r25 r29 32
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.132998
beq_else.132997:
    addi r1 r0 1
beq_cont.132998:
beq_cont.132994:
beq_cont.132988:
    addi r28 r0 0
    bne r1 r28 beq_else.132999
    lw r1 r29 156
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.133001
    addi r1 r0 0
    j beq_cont.133002
beq_else.133001:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 32
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r28 r0 0
    bne r1 r28 beq_else.133003
    addi r1 r0 3
    lw r2 r29 156
    lw r25 r29 20
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.133004
beq_else.133003:
    addi r1 r0 1
beq_cont.133004:
beq_cont.133002:
    j beq_cont.133000
beq_else.132999:
    addi r1 r0 1
beq_cont.133000:
beq_cont.132986:
    addi r28 r0 0
    bne r1 r28 beq_else.133005
    lw r1 r29 160
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.133006
    addi r1 r0 0
    jr r31
beq_else.133006:
    sw r2 r29 204
    sw r1 r29 208
    addi r28 r0 99
    bne r4 r28 beq_else.133007
    addi r1 r0 1
    j beq_cont.133008
beq_else.133007:
    sll r5 r4 2
    lw r6 r29 36
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 48
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 16
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.133009
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 12
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133011
    fneg f4 f4
    j float_ble_cont.133012
float_ble_else.133011:
float_ble_cont.133012:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.133013
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133015
    fneg f4 f4
    j float_ble_cont.133016
float_ble_else.133015:
float_ble_cont.133016:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133017
    addi r8 r0 1
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.133019
    addi r8 r0 0
    j float_eq0_cont.133020
float_eq0.133019:
    addi r8 r0 1
float_eq0_cont.133020:
    j float_ble_cont.133018
float_ble_else.133017:
    addi r8 r0 0
float_ble_cont.133018:
    j float_ble_cont.133014
float_ble_else.133013:
    addi r8 r0 0
float_ble_cont.133014:
    addi r28 r0 0
    bne r8 r28 beq_else.133021
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133023
    fneg f4 f4
    j float_ble_cont.133024
float_ble_else.133023:
float_ble_cont.133024:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.133025
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133027
    fneg f4 f4
    j float_ble_cont.133028
float_ble_else.133027:
float_ble_cont.133028:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133029
    addi r8 r0 3
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.133031
    addi r8 r0 0
    j float_eq0_cont.133032
float_eq0.133031:
    addi r8 r0 1
float_eq0_cont.133032:
    j float_ble_cont.133030
float_ble_else.133029:
    addi r8 r0 0
float_ble_cont.133030:
    j float_ble_cont.133026
float_ble_else.133025:
    addi r8 r0 0
float_ble_cont.133026:
    addi r28 r0 0
    bne r8 r28 beq_else.133033
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.133035
    fneg f0 f0
    j float_ble_cont.133036
float_ble_else.133035:
float_ble_cont.133036:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.133037
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.133039
    fneg f0 f0
    j float_ble_cont.133040
float_ble_else.133039:
float_ble_cont.133040:
    lw r5 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133041
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.133043
    addi r4 r0 0
    j float_eq0_cont.133044
float_eq0.133043:
    addi r4 r0 1
float_eq0_cont.133044:
    j float_ble_cont.133042
float_ble_else.133041:
    addi r4 r0 0
float_ble_cont.133042:
    j float_ble_cont.133038
float_ble_else.133037:
    addi r4 r0 0
float_ble_cont.133038:
    addi r28 r0 0
    bne r4 r28 beq_else.133045
    addi r1 r0 0
    j beq_cont.133046
beq_else.133045:
    lw r4 r29 44
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.133046:
    j beq_cont.133034
beq_else.133033:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.133034:
    j beq_cont.133022
beq_else.133021:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.133022:
    j beq_cont.133010
beq_else.133009:
    addi r28 r0 2
    bne r7 r28 beq_else.133047
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133049
    addi r5 r0 1
    j float_ble_cont.133050
float_ble_else.133049:
    addi r5 r0 0
float_ble_cont.133050:
    addi r28 r0 0
    bne r5 r28 beq_else.133051
    addi r1 r0 0
    j beq_cont.133052
beq_else.133051:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 44
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.133052:
    j beq_cont.133048
beq_else.133047:
    lw r25 r29 8
    mv r2 r4
    mv r1 r5
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
beq_cont.133048:
beq_cont.133010:
    addi r28 r0 0
    bne r1 r28 beq_else.133053
    addi r1 r0 0
    j beq_cont.133054
beq_else.133053:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.133055
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 204
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.133057
    addi r1 r0 0
    j beq_cont.133058
beq_else.133057:
    sll r2 r2 2
    lw r4 r29 40
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 32
    mv r1 r5
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r2 r0 0
    bne r1 r2 beq_else.133059
    addi r1 r0 2
    lw r2 r29 204
    lw r25 r29 20
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.133060
beq_else.133059:
    addi r1 r0 1
beq_cont.133060:
beq_cont.133058:
    addi r2 r0 0
    bne r1 r2 beq_else.133061
    addi r1 r0 0
    j beq_cont.133062
beq_else.133061:
    addi r1 r0 1
beq_cont.133062:
    j float_ble_cont.133056
float_ble_else.133055:
    addi r1 r0 0
float_ble_cont.133056:
beq_cont.133054:
beq_cont.133008:
    addi r28 r0 0
    bne r1 r28 beq_else.133063
    lw r1 r29 208
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.133064
    addi r1 r0 0
    jr r31
beq_else.133064:
    sw r2 r29 212
    sw r1 r29 216
    addi r28 r0 99
    bne r4 r28 beq_else.133065
    addi r1 r0 1
    j beq_cont.133066
beq_else.133065:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r28 r0 0
    bne r1 r28 beq_else.133067
    addi r1 r0 0
    j beq_cont.133068
beq_else.133067:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.133069
    addi r1 r0 1
    lw r2 r29 212
    lw r25 r29 20
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r2 r0 0
    bne r1 r2 beq_else.133071
    addi r1 r0 0
    j beq_cont.133072
beq_else.133071:
    addi r1 r0 1
beq_cont.133072:
    j float_ble_cont.133070
float_ble_else.133069:
    addi r1 r0 0
float_ble_cont.133070:
beq_cont.133068:
beq_cont.133066:
    addi r28 r0 0
    bne r1 r28 beq_else.133073
    lw r1 r29 216
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.133073:
    addi r1 r0 1
    lw r2 r29 212
    lw r25 r29 20
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r28 r0 0
    bne r1 r28 beq_else.133074
    lw r1 r29 216
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.133074:
    addi r1 r0 1
    jr r31
beq_else.133063:
    lw r1 r29 204
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.133075
    addi r1 r0 0
    j beq_cont.133076
beq_else.133075:
    sll r2 r2 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 32
    mv r1 r3
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r28 r0 0
    bne r1 r28 beq_else.133077
    addi r1 r0 2
    lw r2 r29 204
    lw r25 r29 20
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.133078
beq_else.133077:
    addi r1 r0 1
beq_cont.133078:
beq_cont.133076:
    addi r28 r0 0
    bne r1 r28 beq_else.133079
    lw r1 r29 208
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.133080
    addi r1 r0 0
    jr r31
beq_else.133080:
    sw r2 r29 220
    sw r1 r29 224
    addi r28 r0 99
    bne r4 r28 beq_else.133081
    addi r1 r0 1
    j beq_cont.133082
beq_else.133081:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.133083
    addi r1 r0 0
    j beq_cont.133084
beq_else.133083:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.133085
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 20
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    bne r1 r2 beq_else.133087
    addi r1 r0 0
    j beq_cont.133088
beq_else.133087:
    addi r1 r0 1
beq_cont.133088:
    j float_ble_cont.133086
float_ble_else.133085:
    addi r1 r0 0
float_ble_cont.133086:
beq_cont.133084:
beq_cont.133082:
    addi r28 r0 0
    bne r1 r28 beq_else.133089
    lw r1 r29 224
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.133089:
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 20
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.133090
    lw r1 r29 224
    addi r1 r1 1
    lw r2 r29 60
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.133090:
    addi r1 r0 1
    jr r31
beq_else.133079:
    addi r1 r0 1
    jr r31
beq_else.133005:
    addi r1 r0 1
    jr r31
beq_else.132869:
    addi r1 r0 1
    jr r31
solve_each_element.2908:
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.133091
    jr r31
beq_else.133091:
    sll r13 r12 2
    add r27 r7 r13
    lw r13 r27 0
    lwcZ f0 r5 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    lw r14 r13 4
    addi r28 r0 1
    bne r14 r28 beq_else.133093
    addi r14 r0 2
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.133095
    addi r14 r0 0
    j float_eq0_cont.133096
float_eq0.133095:
    lw r15 r13 16
    lw r16 r13 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133097
    addi r17 r0 1
    j float_ble_cont.133098
float_ble_else.133097:
    addi r17 r0 0
float_ble_cont.133098:
    addi r28 r0 0
    bne r16 r28 beq_else.133099
    or r16 r17 r0
    j beq_cont.133100
beq_else.133099:
    addi r28 r0 0
    bne r17 r28 beq_else.133101
    addi r16 r0 1
    j beq_cont.133102
beq_else.133101:
    addi r16 r0 0
beq_cont.133102:
beq_cont.133100:
    lwcZ f3 r15 0
    addi r28 r0 0
    bne r16 r28 beq_else.133103
    fneg f3 f3
    j beq_cont.133104
beq_else.133103:
beq_cont.133104:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    fcz f4
    bc1f float_eq0.133105
    j float_eq0_cont.133106
float_eq0.133105:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133106:
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133107
    fneg f4 f4
    j float_ble_cont.133108
float_ble_else.133107:
float_ble_cont.133108:
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.133109
    sll r16 r14 2
    add r27 r3 r16
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133111
    fneg f4 f4
    j float_ble_cont.133112
float_ble_else.133111:
float_ble_cont.133112:
    sll r14 r14 2
    add r27 r15 r14
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133113
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    swcZ f3 r27 0
    addi r14 r0 1
    j float_ble_cont.133114
float_ble_else.133113:
    addi r14 r0 0
float_ble_cont.133114:
    j float_ble_cont.133110
float_ble_else.133109:
    addi r14 r0 0
float_ble_cont.133110:
float_eq0_cont.133096:
    addi r28 r0 0
    bne r14 r28 beq_else.133115
    addi r14 r0 0
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.133117
    addi r14 r0 0
    j float_eq0_cont.133118
float_eq0.133117:
    lw r15 r13 16
    lw r16 r13 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133119
    addi r17 r0 1
    j float_ble_cont.133120
float_ble_else.133119:
    addi r17 r0 0
float_ble_cont.133120:
    addi r28 r0 0
    bne r16 r28 beq_else.133121
    or r16 r17 r0
    j beq_cont.133122
beq_else.133121:
    addi r28 r0 0
    bne r17 r28 beq_else.133123
    addi r16 r0 1
    j beq_cont.133124
beq_else.133123:
    addi r16 r0 0
beq_cont.133124:
beq_cont.133122:
    lwcZ f3 r15 4
    addi r28 r0 0
    bne r16 r28 beq_else.133125
    fneg f3 f3
    j beq_cont.133126
beq_else.133125:
beq_cont.133126:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.133127
    j float_eq0_cont.133128
float_eq0.133127:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133128:
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133129
    fneg f4 f4
    j float_ble_cont.133130
float_ble_else.133129:
float_ble_cont.133130:
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.133131
    sll r16 r14 2
    add r27 r3 r16
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133133
    fneg f4 f4
    j float_ble_cont.133134
float_ble_else.133133:
float_ble_cont.133134:
    sll r14 r14 2
    add r27 r15 r14
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133135
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    swcZ f3 r27 0
    addi r14 r0 1
    j float_ble_cont.133136
float_ble_else.133135:
    addi r14 r0 0
float_ble_cont.133136:
    j float_ble_cont.133132
float_ble_else.133131:
    addi r14 r0 0
float_ble_cont.133132:
float_eq0_cont.133118:
    addi r28 r0 0
    bne r14 r28 beq_else.133137
    addi r14 r0 1
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.133139
    addi r13 r0 0
    j float_eq0_cont.133140
float_eq0.133139:
    lw r15 r13 16
    lw r13 r13 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133141
    addi r16 r0 1
    j float_ble_cont.133142
float_ble_else.133141:
    addi r16 r0 0
float_ble_cont.133142:
    addi r28 r0 0
    bne r13 r28 beq_else.133143
    or r13 r16 r0
    j beq_cont.133144
beq_else.133143:
    addi r28 r0 0
    bne r16 r28 beq_else.133145
    addi r13 r0 1
    j beq_cont.133146
beq_else.133145:
    addi r13 r0 0
beq_cont.133146:
beq_cont.133144:
    lwcZ f3 r15 8
    addi r28 r0 0
    bne r13 r28 beq_else.133147
    fneg f3 f3
    j beq_cont.133148
beq_else.133147:
beq_cont.133148:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.133149
    j float_eq0_cont.133150
float_eq0.133149:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.133150:
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.133151
    fneg f0 f0
    j float_ble_cont.133152
float_ble_else.133151:
float_ble_cont.133152:
    lwcZ f3 r15 0
    fclt f0 f3
    bc1f float_ble_else.133153
    sll r13 r14 2
    add r27 r3 r13
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.133155
    fneg f0 f0
    j float_ble_cont.133156
float_ble_else.133155:
float_ble_cont.133156:
    sll r13 r14 2
    add r27 r15 r13
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133157
    addi r13 r0 0
    sll r13 r13 2
    add r27 r6 r13
    swcZ f2 r27 0
    addi r13 r0 1
    j float_ble_cont.133158
float_ble_else.133157:
    addi r13 r0 0
float_ble_cont.133158:
    j float_ble_cont.133154
float_ble_else.133153:
    addi r13 r0 0
float_ble_cont.133154:
float_eq0_cont.133140:
    addi r28 r0 0
    bne r13 r28 beq_else.133159
    addi r13 r0 0
    j beq_cont.133160
beq_else.133159:
    addi r13 r0 3
beq_cont.133160:
    j beq_cont.133138
beq_else.133137:
    addi r13 r0 2
beq_cont.133138:
    j beq_cont.133116
beq_else.133115:
    addi r13 r0 1
beq_cont.133116:
    j beq_cont.133094
beq_else.133093:
    addi r28 r0 2
    bne r14 r28 beq_else.133161
    lw r13 r13 16
    lwcZ f3 r3 0
    lwcZ f4 r13 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r13 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.133163
    addi r14 r0 1
    j float_ble_cont.133164
float_ble_else.133163:
    addi r14 r0 0
float_ble_cont.133164:
    addi r28 r0 0
    bne r14 r28 beq_else.133165
    addi r13 r0 0
    j beq_cont.133166
beq_else.133165:
    lwcZ f4 r13 0
    fmul f0 f4 f0
    lwcZ f4 r13 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.133167
    fmv f1 f3
    j float_eq0_cont.133168
float_eq0.133167:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133168:
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.133166:
    j beq_cont.133162
beq_else.133161:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r14 r13 16
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r14 r13 16
    lwcZ f8 r14 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r14 r13 16
    lwcZ f8 r14 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r14 r13 12
    addi r28 r0 0
    bne r14 r28 beq_else.133169
    fmv f3 f6
    j beq_cont.133170
beq_else.133169:
    fmul f7 f4 f5
    lw r14 r13 36
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r14 r13 36
    lwcZ f7 r14 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r14 r13 36
    lwcZ f4 r14 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.133170:
    fcz f3
    bc1f float_eq0.133171
    addi r13 r0 0
    j float_eq0_cont.133172
float_eq0.133171:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r14 r13 16
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r14 r13 16
    lwcZ f9 r14 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r14 r13 16
    lwcZ f9 r14 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r14 r13 12
    addi r28 r0 0
    bne r14 r28 beq_else.133173
    fmv f4 f7
    j beq_cont.133174
beq_else.133173:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r14 r13 36
    lwcZ f9 r14 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r14 r13 36
    lwcZ f9 r14 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r14 r13 36
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.133174:
    fmul f5 f0 f0
    lw r14 r13 16
    lwcZ f6 r14 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r14 r13 16
    lwcZ f7 r14 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r14 r13 16
    lwcZ f7 r14 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r14 r13 12
    addi r28 r0 0
    bne r14 r28 beq_else.133175
    fmv f0 f5
    j beq_cont.133176
beq_else.133175:
    fmul f6 f1 f2
    lw r14 r13 36
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r14 r13 36
    lwcZ f6 r14 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r14 r13 36
    lwcZ f1 r14 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.133176:
    lw r14 r13 4
    addi r28 r0 3
    bne r14 r28 beq_else.133177
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.133178
beq_else.133177:
beq_cont.133178:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133179
    addi r14 r0 1
    j float_ble_cont.133180
float_ble_else.133179:
    addi r14 r0 0
float_ble_cont.133180:
    addi r28 r0 0
    bne r14 r28 beq_else.133181
    addi r13 r0 0
    j beq_cont.133182
beq_else.133181:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133183
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133185
    j float_eq0_cont.133186
float_eq0.133185:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133186:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133187
    j float_eq0_cont.133188
float_eq0.133187:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133188:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133189
    j float_eq0_cont.133190
float_eq0.133189:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133190:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133191
    j float_eq0_cont.133192
float_eq0.133191:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133192:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133193
    j float_eq0_cont.133194
float_eq0.133193:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.133194:
    fmul f0 f0 f1
    j float_ble_cont.133184
float_ble_else.133183:
    flui f0 0
    # 0.000000
float_ble_cont.133184:
    lw r13 r13 24
    addi r28 r0 0
    bne r13 r28 beq_else.133195
    fneg f0 f0
    j beq_cont.133196
beq_else.133195:
beq_cont.133196:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.133197
    fmv f1 f3
    j float_eq0_cont.133198
float_eq0.133197:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133198:
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.133182:
float_eq0_cont.133172:
beq_cont.133162:
beq_cont.133094:
    addi r28 r0 0
    bne r13 r28 beq_else.133199
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r12 r12 24
    addi r28 r0 0
    bne r12 r28 beq_else.133200
    jr r31
beq_else.133200:
    addi r1 r1 1
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.133202
    jr r31
beq_else.133202:
    sll r13 r12 2
    add r27 r7 r13
    lw r13 r27 0
    lwcZ f0 r5 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    lw r14 r13 4
    addi r28 r0 1
    bne r14 r28 beq_else.133204
    addi r14 r0 2
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.133206
    addi r14 r0 0
    j float_eq0_cont.133207
float_eq0.133206:
    lw r15 r13 16
    lw r16 r13 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133208
    addi r17 r0 1
    j float_ble_cont.133209
float_ble_else.133208:
    addi r17 r0 0
float_ble_cont.133209:
    addi r28 r0 0
    bne r16 r28 beq_else.133210
    or r16 r17 r0
    j beq_cont.133211
beq_else.133210:
    addi r28 r0 0
    bne r17 r28 beq_else.133212
    addi r16 r0 1
    j beq_cont.133213
beq_else.133212:
    addi r16 r0 0
beq_cont.133213:
beq_cont.133211:
    lwcZ f3 r15 0
    addi r28 r0 0
    bne r16 r28 beq_else.133214
    fneg f3 f3
    j beq_cont.133215
beq_else.133214:
beq_cont.133215:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    fcz f4
    bc1f float_eq0.133216
    j float_eq0_cont.133217
float_eq0.133216:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133217:
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133218
    fneg f4 f4
    j float_ble_cont.133219
float_ble_else.133218:
float_ble_cont.133219:
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.133220
    sll r16 r14 2
    add r27 r3 r16
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133222
    fneg f4 f4
    j float_ble_cont.133223
float_ble_else.133222:
float_ble_cont.133223:
    sll r14 r14 2
    add r27 r15 r14
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133224
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    swcZ f3 r27 0
    addi r14 r0 1
    j float_ble_cont.133225
float_ble_else.133224:
    addi r14 r0 0
float_ble_cont.133225:
    j float_ble_cont.133221
float_ble_else.133220:
    addi r14 r0 0
float_ble_cont.133221:
float_eq0_cont.133207:
    addi r28 r0 0
    bne r14 r28 beq_else.133226
    addi r14 r0 0
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.133228
    addi r14 r0 0
    j float_eq0_cont.133229
float_eq0.133228:
    lw r15 r13 16
    lw r16 r13 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133230
    addi r17 r0 1
    j float_ble_cont.133231
float_ble_else.133230:
    addi r17 r0 0
float_ble_cont.133231:
    addi r28 r0 0
    bne r16 r28 beq_else.133232
    or r16 r17 r0
    j beq_cont.133233
beq_else.133232:
    addi r28 r0 0
    bne r17 r28 beq_else.133234
    addi r16 r0 1
    j beq_cont.133235
beq_else.133234:
    addi r16 r0 0
beq_cont.133235:
beq_cont.133233:
    lwcZ f3 r15 4
    addi r28 r0 0
    bne r16 r28 beq_else.133236
    fneg f3 f3
    j beq_cont.133237
beq_else.133236:
beq_cont.133237:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.133238
    j float_eq0_cont.133239
float_eq0.133238:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133239:
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133240
    fneg f4 f4
    j float_ble_cont.133241
float_ble_else.133240:
float_ble_cont.133241:
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.133242
    sll r16 r14 2
    add r27 r3 r16
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133244
    fneg f4 f4
    j float_ble_cont.133245
float_ble_else.133244:
float_ble_cont.133245:
    sll r14 r14 2
    add r27 r15 r14
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133246
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    swcZ f3 r27 0
    addi r14 r0 1
    j float_ble_cont.133247
float_ble_else.133246:
    addi r14 r0 0
float_ble_cont.133247:
    j float_ble_cont.133243
float_ble_else.133242:
    addi r14 r0 0
float_ble_cont.133243:
float_eq0_cont.133229:
    addi r28 r0 0
    bne r14 r28 beq_else.133248
    addi r14 r0 1
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.133250
    addi r13 r0 0
    j float_eq0_cont.133251
float_eq0.133250:
    lw r15 r13 16
    lw r13 r13 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133252
    addi r16 r0 1
    j float_ble_cont.133253
float_ble_else.133252:
    addi r16 r0 0
float_ble_cont.133253:
    addi r28 r0 0
    bne r13 r28 beq_else.133254
    or r13 r16 r0
    j beq_cont.133255
beq_else.133254:
    addi r28 r0 0
    bne r16 r28 beq_else.133256
    addi r13 r0 1
    j beq_cont.133257
beq_else.133256:
    addi r13 r0 0
beq_cont.133257:
beq_cont.133255:
    lwcZ f3 r15 8
    addi r28 r0 0
    bne r13 r28 beq_else.133258
    fneg f3 f3
    j beq_cont.133259
beq_else.133258:
beq_cont.133259:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.133260
    j float_eq0_cont.133261
float_eq0.133260:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.133261:
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.133262
    fneg f0 f0
    j float_ble_cont.133263
float_ble_else.133262:
float_ble_cont.133263:
    lwcZ f3 r15 0
    fclt f0 f3
    bc1f float_ble_else.133264
    sll r13 r14 2
    add r27 r3 r13
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.133266
    fneg f0 f0
    j float_ble_cont.133267
float_ble_else.133266:
float_ble_cont.133267:
    sll r13 r14 2
    add r27 r15 r13
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133268
    addi r13 r0 0
    sll r13 r13 2
    add r27 r6 r13
    swcZ f2 r27 0
    addi r13 r0 1
    j float_ble_cont.133269
float_ble_else.133268:
    addi r13 r0 0
float_ble_cont.133269:
    j float_ble_cont.133265
float_ble_else.133264:
    addi r13 r0 0
float_ble_cont.133265:
float_eq0_cont.133251:
    addi r28 r0 0
    bne r13 r28 beq_else.133270
    addi r13 r0 0
    j beq_cont.133271
beq_else.133270:
    addi r13 r0 3
beq_cont.133271:
    j beq_cont.133249
beq_else.133248:
    addi r13 r0 2
beq_cont.133249:
    j beq_cont.133227
beq_else.133226:
    addi r13 r0 1
beq_cont.133227:
    j beq_cont.133205
beq_else.133204:
    addi r28 r0 2
    bne r14 r28 beq_else.133272
    lw r13 r13 16
    lwcZ f3 r3 0
    lwcZ f4 r13 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r13 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.133274
    addi r14 r0 1
    j float_ble_cont.133275
float_ble_else.133274:
    addi r14 r0 0
float_ble_cont.133275:
    addi r28 r0 0
    bne r14 r28 beq_else.133276
    addi r13 r0 0
    j beq_cont.133277
beq_else.133276:
    lwcZ f4 r13 0
    fmul f0 f4 f0
    lwcZ f4 r13 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.133278
    fmv f1 f3
    j float_eq0_cont.133279
float_eq0.133278:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133279:
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.133277:
    j beq_cont.133273
beq_else.133272:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r14 r13 16
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r14 r13 16
    lwcZ f8 r14 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r14 r13 16
    lwcZ f8 r14 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r14 r13 12
    addi r28 r0 0
    bne r14 r28 beq_else.133280
    fmv f3 f6
    j beq_cont.133281
beq_else.133280:
    fmul f7 f4 f5
    lw r14 r13 36
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r14 r13 36
    lwcZ f7 r14 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r14 r13 36
    lwcZ f4 r14 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.133281:
    fcz f3
    bc1f float_eq0.133282
    addi r13 r0 0
    j float_eq0_cont.133283
float_eq0.133282:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r14 r13 16
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r14 r13 16
    lwcZ f9 r14 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r14 r13 16
    lwcZ f9 r14 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r14 r13 12
    addi r28 r0 0
    bne r14 r28 beq_else.133284
    fmv f4 f7
    j beq_cont.133285
beq_else.133284:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r14 r13 36
    lwcZ f9 r14 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r14 r13 36
    lwcZ f9 r14 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r14 r13 36
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.133285:
    fmul f5 f0 f0
    lw r14 r13 16
    lwcZ f6 r14 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r14 r13 16
    lwcZ f7 r14 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r14 r13 16
    lwcZ f7 r14 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r14 r13 12
    addi r28 r0 0
    bne r14 r28 beq_else.133286
    fmv f0 f5
    j beq_cont.133287
beq_else.133286:
    fmul f6 f1 f2
    lw r14 r13 36
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r14 r13 36
    lwcZ f6 r14 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r14 r13 36
    lwcZ f1 r14 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.133287:
    lw r14 r13 4
    addi r28 r0 3
    bne r14 r28 beq_else.133288
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.133289
beq_else.133288:
beq_cont.133289:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133290
    addi r14 r0 1
    j float_ble_cont.133291
float_ble_else.133290:
    addi r14 r0 0
float_ble_cont.133291:
    addi r28 r0 0
    bne r14 r28 beq_else.133292
    addi r13 r0 0
    j beq_cont.133293
beq_else.133292:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133294
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133296
    j float_eq0_cont.133297
float_eq0.133296:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133297:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133298
    j float_eq0_cont.133299
float_eq0.133298:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133299:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133300
    j float_eq0_cont.133301
float_eq0.133300:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133301:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133302
    j float_eq0_cont.133303
float_eq0.133302:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133303:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133304
    j float_eq0_cont.133305
float_eq0.133304:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.133305:
    fmul f0 f0 f1
    j float_ble_cont.133295
float_ble_else.133294:
    flui f0 0
    # 0.000000
float_ble_cont.133295:
    lw r13 r13 24
    addi r28 r0 0
    bne r13 r28 beq_else.133306
    fneg f0 f0
    j beq_cont.133307
beq_else.133306:
beq_cont.133307:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.133308
    fmv f1 f3
    j float_eq0_cont.133309
float_eq0.133308:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133309:
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.133293:
float_eq0_cont.133283:
beq_cont.133273:
beq_cont.133205:
    addi r28 r0 0
    bne r13 r28 beq_else.133310
    sll r4 r12 2
    add r27 r7 r4
    lw r4 r27 0
    lw r4 r4 24
    addi r28 r0 0
    bne r4 r28 beq_else.133311
    jr r31
beq_else.133311:
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.133310:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r3 r29 0
    sw r2 r29 4
    sw r25 r29 8
    sw r1 r29 12
    fclt f1 f0
    bc1f float_ble_else.133313
    addi r6 r0 0
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133315
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r6 r0 0
    sll r6 r6 2
    add r27 r3 r6
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r6 r0 1
    sll r6 r6 2
    add r27 r3 r6
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r6 r0 2
    sll r6 r6 2
    add r27 r3 r6
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r5 r0 0
    sll r5 r5 2
    add r27 r2 r5
    lw r5 r27 0
    addi r6 r0 -1
    sw r8 r29 16
    sw r13 r29 20
    sw r10 r29 24
    sw r12 r29 28
    swcZ f3 r29 32
    swcZ f2 r29 36
    sw r9 r29 40
    swcZ f1 r29 44
    sw r4 r29 48
    swcZ f0 r29 52
    bne r5 r6 beq_else.133317
    addi r1 r0 1
    j beq_cont.133318
beq_else.133317:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r6 r5 20
    addi r14 r0 1
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r6 r5 20
    addi r14 r0 2
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r6 r5 4
    addi r14 r0 1
    bne r6 r14 beq_else.133319
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133321
    fneg f4 f4
    j float_ble_cont.133322
float_ble_else.133321:
float_ble_cont.133322:
    lw r6 r5 16
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133323
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133325
    fneg f4 f5
    j float_ble_cont.133326
float_ble_else.133325:
    fmv f4 f5
float_ble_cont.133326:
    lw r6 r5 16
    addi r14 r0 1
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133327
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133329
    fneg f4 f6
    j float_ble_cont.133330
float_ble_else.133329:
    fmv f4 f6
float_ble_cont.133330:
    lw r6 r5 16
    addi r14 r0 2
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133331
    addi r6 r0 1
    j float_ble_cont.133332
float_ble_else.133331:
    addi r6 r0 0
float_ble_cont.133332:
    j float_ble_cont.133328
float_ble_else.133327:
    addi r6 r0 0
float_ble_cont.133328:
    j float_ble_cont.133324
float_ble_else.133323:
    addi r6 r0 0
float_ble_cont.133324:
    addi r14 r0 0
    bne r6 r14 beq_else.133333
    lw r5 r5 24
    addi r6 r0 0
    bne r5 r6 beq_else.133335
    addi r5 r0 1
    j beq_cont.133336
beq_else.133335:
    addi r5 r0 0
beq_cont.133336:
    j beq_cont.133334
beq_else.133333:
    lw r5 r5 24
beq_cont.133334:
    j beq_cont.133320
beq_else.133319:
    addi r14 r0 2
    bne r6 r14 beq_else.133337
    lw r6 r5 16
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r14 r0 1
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r14 r0 2
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133339
    addi r6 r0 1
    j float_ble_cont.133340
float_ble_else.133339:
    addi r6 r0 0
float_ble_cont.133340:
    addi r14 r0 0
    bne r5 r14 beq_else.133341
    or r5 r6 r0
    j beq_cont.133342
beq_else.133341:
    addi r5 r0 0
    bne r6 r5 beq_else.133343
    addi r5 r0 1
    j beq_cont.133344
beq_else.133343:
    addi r5 r0 0
beq_cont.133344:
beq_cont.133342:
    addi r6 r0 0
    bne r5 r6 beq_else.133345
    addi r5 r0 1
    j beq_cont.133346
beq_else.133345:
    addi r5 r0 0
beq_cont.133346:
    j beq_cont.133338
beq_else.133337:
    fmul f7 f4 f4
    lw r6 r5 16
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    addi r14 r0 1
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    addi r14 r0 2
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    addi r14 r0 0
    bne r6 r14 beq_else.133347
    fmv f4 f7
    j beq_cont.133348
beq_else.133347:
    fmul f8 f5 f6
    lw r6 r5 36
    addi r14 r0 0
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    addi r14 r0 1
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    addi r14 r0 2
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133348:
    lw r6 r5 4
    addi r14 r0 3
    bne r6 r14 beq_else.133349
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133350
beq_else.133349:
beq_cont.133350:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133351
    addi r6 r0 1
    j float_ble_cont.133352
float_ble_else.133351:
    addi r6 r0 0
float_ble_cont.133352:
    addi r14 r0 0
    bne r5 r14 beq_else.133353
    or r5 r6 r0
    j beq_cont.133354
beq_else.133353:
    addi r5 r0 0
    bne r6 r5 beq_else.133355
    addi r5 r0 1
    j beq_cont.133356
beq_else.133355:
    addi r5 r0 0
beq_cont.133356:
beq_cont.133354:
    addi r6 r0 0
    bne r5 r6 beq_else.133357
    addi r5 r0 1
    j beq_cont.133358
beq_else.133357:
    addi r5 r0 0
beq_cont.133358:
beq_cont.133338:
beq_cont.133320:
    addi r6 r0 0
    bne r5 r6 beq_else.133359
    addi r5 r0 1
    sll r5 r5 2
    add r27 r2 r5
    lw r5 r27 0
    addi r6 r0 -1
    bne r5 r6 beq_else.133361
    addi r1 r0 1
    j beq_cont.133362
beq_else.133361:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r6 r5 20
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r6 r5 20
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r6 r5 4
    addi r7 r0 1
    bne r6 r7 beq_else.133363
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133365
    fneg f4 f4
    j float_ble_cont.133366
float_ble_else.133365:
float_ble_cont.133366:
    lw r6 r5 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133367
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133369
    fneg f4 f5
    j float_ble_cont.133370
float_ble_else.133369:
    fmv f4 f5
float_ble_cont.133370:
    lw r6 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133371
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133373
    fneg f4 f6
    j float_ble_cont.133374
float_ble_else.133373:
    fmv f4 f6
float_ble_cont.133374:
    lw r6 r5 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133375
    addi r6 r0 1
    j float_ble_cont.133376
float_ble_else.133375:
    addi r6 r0 0
float_ble_cont.133376:
    j float_ble_cont.133372
float_ble_else.133371:
    addi r6 r0 0
float_ble_cont.133372:
    j float_ble_cont.133368
float_ble_else.133367:
    addi r6 r0 0
float_ble_cont.133368:
    addi r7 r0 0
    bne r6 r7 beq_else.133377
    lw r5 r5 24
    addi r6 r0 0
    bne r5 r6 beq_else.133379
    addi r5 r0 1
    j beq_cont.133380
beq_else.133379:
    addi r5 r0 0
beq_cont.133380:
    j beq_cont.133378
beq_else.133377:
    lw r5 r5 24
beq_cont.133378:
    j beq_cont.133364
beq_else.133363:
    addi r7 r0 2
    bne r6 r7 beq_else.133381
    lw r6 r5 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133383
    addi r6 r0 1
    j float_ble_cont.133384
float_ble_else.133383:
    addi r6 r0 0
float_ble_cont.133384:
    addi r7 r0 0
    bne r5 r7 beq_else.133385
    or r5 r6 r0
    j beq_cont.133386
beq_else.133385:
    addi r5 r0 0
    bne r6 r5 beq_else.133387
    addi r5 r0 1
    j beq_cont.133388
beq_else.133387:
    addi r5 r0 0
beq_cont.133388:
beq_cont.133386:
    addi r6 r0 0
    bne r5 r6 beq_else.133389
    addi r5 r0 1
    j beq_cont.133390
beq_else.133389:
    addi r5 r0 0
beq_cont.133390:
    j beq_cont.133382
beq_else.133381:
    fmul f7 f4 f4
    lw r6 r5 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    addi r7 r0 0
    bne r6 r7 beq_else.133391
    fmv f4 f7
    j beq_cont.133392
beq_else.133391:
    fmul f8 f5 f6
    lw r6 r5 36
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133392:
    lw r6 r5 4
    addi r7 r0 3
    bne r6 r7 beq_else.133393
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133394
beq_else.133393:
beq_cont.133394:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133395
    addi r6 r0 1
    j float_ble_cont.133396
float_ble_else.133395:
    addi r6 r0 0
float_ble_cont.133396:
    addi r7 r0 0
    bne r5 r7 beq_else.133397
    or r5 r6 r0
    j beq_cont.133398
beq_else.133397:
    addi r5 r0 0
    bne r6 r5 beq_else.133399
    addi r5 r0 1
    j beq_cont.133400
beq_else.133399:
    addi r5 r0 0
beq_cont.133400:
beq_cont.133398:
    addi r6 r0 0
    bne r5 r6 beq_else.133401
    addi r5 r0 1
    j beq_cont.133402
beq_else.133401:
    addi r5 r0 0
beq_cont.133402:
beq_cont.133382:
beq_cont.133364:
    addi r6 r0 0
    bne r5 r6 beq_else.133403
    addi r5 r0 2
    mv r1 r5
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.133404
beq_else.133403:
    addi r1 r0 0
beq_cont.133404:
beq_cont.133362:
    j beq_cont.133360
beq_else.133359:
    addi r1 r0 0
beq_cont.133360:
beq_cont.133318:
    addi r2 r0 0
    bne r1 r2 beq_else.133405
    j beq_cont.133406
beq_else.133405:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 48
    lwcZ f0 r29 52
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 40
    lwcZ f0 r29 44
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 36
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 32
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 24
    lw r3 r29 28
    add r27 r2 r1
    sw r3 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 16
    lw r3 r29 20
    add r27 r2 r1
    sw r3 r27 0
beq_cont.133406:
    j float_ble_cont.133316
float_ble_else.133315:
float_ble_cont.133316:
    j float_ble_cont.133314
float_ble_else.133313:
float_ble_cont.133314:
    lw r1 r29 12
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.133199:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r8 r29 16
    sw r10 r29 24
    sw r9 r29 40
    sw r11 r29 56
    sw r4 r29 48
    sw r25 r29 8
    sw r6 r29 60
    sw r3 r29 0
    sw r5 r29 64
    sw r7 r29 68
    sw r2 r29 4
    sw r1 r29 72
    fclt f1 f0
    bc1f float_ble_else.133407
    addi r14 r0 0
    sll r14 r14 2
    add r27 r4 r14
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133409
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r14 r0 0
    sll r14 r14 2
    add r27 r3 r14
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r14 r0 0
    sll r14 r14 2
    add r27 r5 r14
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r14 r0 1
    sll r14 r14 2
    add r27 r3 r14
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r14 r0 1
    sll r14 r14 2
    add r27 r5 r14
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r14 r0 2
    sll r14 r14 2
    add r27 r3 r14
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r14 r0 2
    sll r14 r14 2
    add r27 r5 r14
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r14 r0 0
    sll r14 r14 2
    add r27 r2 r14
    lw r14 r27 0
    addi r15 r0 -1
    sw r13 r29 76
    sw r12 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    bne r14 r15 beq_else.133411
    addi r1 r0 1
    j beq_cont.133412
beq_else.133411:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r15 r14 20
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r15 r14 20
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r15 r14 4
    addi r16 r0 1
    bne r15 r16 beq_else.133413
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133415
    fneg f4 f4
    j float_ble_cont.133416
float_ble_else.133415:
float_ble_cont.133416:
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133417
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133419
    fneg f4 f5
    j float_ble_cont.133420
float_ble_else.133419:
    fmv f4 f5
float_ble_cont.133420:
    lw r15 r14 16
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133421
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133423
    fneg f4 f6
    j float_ble_cont.133424
float_ble_else.133423:
    fmv f4 f6
float_ble_cont.133424:
    lw r15 r14 16
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133425
    addi r15 r0 1
    j float_ble_cont.133426
float_ble_else.133425:
    addi r15 r0 0
float_ble_cont.133426:
    j float_ble_cont.133422
float_ble_else.133421:
    addi r15 r0 0
float_ble_cont.133422:
    j float_ble_cont.133418
float_ble_else.133417:
    addi r15 r0 0
float_ble_cont.133418:
    addi r16 r0 0
    bne r15 r16 beq_else.133427
    lw r14 r14 24
    addi r15 r0 0
    bne r14 r15 beq_else.133429
    addi r14 r0 1
    j beq_cont.133430
beq_else.133429:
    addi r14 r0 0
beq_cont.133430:
    j beq_cont.133428
beq_else.133427:
    lw r14 r14 24
beq_cont.133428:
    j beq_cont.133414
beq_else.133413:
    addi r16 r0 2
    bne r15 r16 beq_else.133431
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133433
    addi r15 r0 1
    j float_ble_cont.133434
float_ble_else.133433:
    addi r15 r0 0
float_ble_cont.133434:
    addi r16 r0 0
    bne r14 r16 beq_else.133435
    or r14 r15 r0
    j beq_cont.133436
beq_else.133435:
    addi r14 r0 0
    bne r15 r14 beq_else.133437
    addi r14 r0 1
    j beq_cont.133438
beq_else.133437:
    addi r14 r0 0
beq_cont.133438:
beq_cont.133436:
    addi r15 r0 0
    bne r14 r15 beq_else.133439
    addi r14 r0 1
    j beq_cont.133440
beq_else.133439:
    addi r14 r0 0
beq_cont.133440:
    j beq_cont.133432
beq_else.133431:
    fmul f7 f4 f4
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    addi r16 r0 0
    bne r15 r16 beq_else.133441
    fmv f4 f7
    j beq_cont.133442
beq_else.133441:
    fmul f8 f5 f6
    lw r15 r14 36
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133442:
    lw r15 r14 4
    addi r16 r0 3
    bne r15 r16 beq_else.133443
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133444
beq_else.133443:
beq_cont.133444:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133445
    addi r15 r0 1
    j float_ble_cont.133446
float_ble_else.133445:
    addi r15 r0 0
float_ble_cont.133446:
    addi r16 r0 0
    bne r14 r16 beq_else.133447
    or r14 r15 r0
    j beq_cont.133448
beq_else.133447:
    addi r14 r0 0
    bne r15 r14 beq_else.133449
    addi r14 r0 1
    j beq_cont.133450
beq_else.133449:
    addi r14 r0 0
beq_cont.133450:
beq_cont.133448:
    addi r15 r0 0
    bne r14 r15 beq_else.133451
    addi r14 r0 1
    j beq_cont.133452
beq_else.133451:
    addi r14 r0 0
beq_cont.133452:
beq_cont.133432:
beq_cont.133414:
    addi r15 r0 0
    bne r14 r15 beq_else.133453
    addi r14 r0 1
    sll r14 r14 2
    add r27 r2 r14
    lw r14 r27 0
    addi r15 r0 -1
    bne r14 r15 beq_else.133455
    addi r1 r0 1
    j beq_cont.133456
beq_else.133455:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r15 r14 20
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r15 r14 20
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r15 r14 4
    addi r16 r0 1
    bne r15 r16 beq_else.133457
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133459
    fneg f4 f4
    j float_ble_cont.133460
float_ble_else.133459:
float_ble_cont.133460:
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133461
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133463
    fneg f4 f5
    j float_ble_cont.133464
float_ble_else.133463:
    fmv f4 f5
float_ble_cont.133464:
    lw r15 r14 16
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133465
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133467
    fneg f4 f6
    j float_ble_cont.133468
float_ble_else.133467:
    fmv f4 f6
float_ble_cont.133468:
    lw r15 r14 16
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133469
    addi r15 r0 1
    j float_ble_cont.133470
float_ble_else.133469:
    addi r15 r0 0
float_ble_cont.133470:
    j float_ble_cont.133466
float_ble_else.133465:
    addi r15 r0 0
float_ble_cont.133466:
    j float_ble_cont.133462
float_ble_else.133461:
    addi r15 r0 0
float_ble_cont.133462:
    addi r16 r0 0
    bne r15 r16 beq_else.133471
    lw r14 r14 24
    addi r15 r0 0
    bne r14 r15 beq_else.133473
    addi r14 r0 1
    j beq_cont.133474
beq_else.133473:
    addi r14 r0 0
beq_cont.133474:
    j beq_cont.133472
beq_else.133471:
    lw r14 r14 24
beq_cont.133472:
    j beq_cont.133458
beq_else.133457:
    addi r16 r0 2
    bne r15 r16 beq_else.133475
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133477
    addi r15 r0 1
    j float_ble_cont.133478
float_ble_else.133477:
    addi r15 r0 0
float_ble_cont.133478:
    addi r16 r0 0
    bne r14 r16 beq_else.133479
    or r14 r15 r0
    j beq_cont.133480
beq_else.133479:
    addi r14 r0 0
    bne r15 r14 beq_else.133481
    addi r14 r0 1
    j beq_cont.133482
beq_else.133481:
    addi r14 r0 0
beq_cont.133482:
beq_cont.133480:
    addi r15 r0 0
    bne r14 r15 beq_else.133483
    addi r14 r0 1
    j beq_cont.133484
beq_else.133483:
    addi r14 r0 0
beq_cont.133484:
    j beq_cont.133476
beq_else.133475:
    fmul f7 f4 f4
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    addi r16 r0 0
    bne r15 r16 beq_else.133485
    fmv f4 f7
    j beq_cont.133486
beq_else.133485:
    fmul f8 f5 f6
    lw r15 r14 36
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133486:
    lw r15 r14 4
    addi r16 r0 3
    bne r15 r16 beq_else.133487
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133488
beq_else.133487:
beq_cont.133488:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133489
    addi r15 r0 1
    j float_ble_cont.133490
float_ble_else.133489:
    addi r15 r0 0
float_ble_cont.133490:
    addi r16 r0 0
    bne r14 r16 beq_else.133491
    or r14 r15 r0
    j beq_cont.133492
beq_else.133491:
    addi r14 r0 0
    bne r15 r14 beq_else.133493
    addi r14 r0 1
    j beq_cont.133494
beq_else.133493:
    addi r14 r0 0
beq_cont.133494:
beq_cont.133492:
    addi r15 r0 0
    bne r14 r15 beq_else.133495
    addi r14 r0 1
    j beq_cont.133496
beq_else.133495:
    addi r14 r0 0
beq_cont.133496:
beq_cont.133476:
beq_cont.133458:
    addi r15 r0 0
    bne r14 r15 beq_else.133497
    addi r14 r0 2
    sll r14 r14 2
    add r27 r2 r14
    lw r14 r27 0
    addi r15 r0 -1
    bne r14 r15 beq_else.133499
    addi r1 r0 1
    j beq_cont.133500
beq_else.133499:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r15 r14 20
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r15 r14 20
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r15 r14 4
    addi r16 r0 1
    bne r15 r16 beq_else.133501
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133503
    fneg f4 f4
    j float_ble_cont.133504
float_ble_else.133503:
float_ble_cont.133504:
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133505
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133507
    fneg f4 f5
    j float_ble_cont.133508
float_ble_else.133507:
    fmv f4 f5
float_ble_cont.133508:
    lw r15 r14 16
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133509
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133511
    fneg f4 f6
    j float_ble_cont.133512
float_ble_else.133511:
    fmv f4 f6
float_ble_cont.133512:
    lw r15 r14 16
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133513
    addi r15 r0 1
    j float_ble_cont.133514
float_ble_else.133513:
    addi r15 r0 0
float_ble_cont.133514:
    j float_ble_cont.133510
float_ble_else.133509:
    addi r15 r0 0
float_ble_cont.133510:
    j float_ble_cont.133506
float_ble_else.133505:
    addi r15 r0 0
float_ble_cont.133506:
    addi r16 r0 0
    bne r15 r16 beq_else.133515
    lw r14 r14 24
    addi r15 r0 0
    bne r14 r15 beq_else.133517
    addi r14 r0 1
    j beq_cont.133518
beq_else.133517:
    addi r14 r0 0
beq_cont.133518:
    j beq_cont.133516
beq_else.133515:
    lw r14 r14 24
beq_cont.133516:
    j beq_cont.133502
beq_else.133501:
    addi r16 r0 2
    bne r15 r16 beq_else.133519
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133521
    addi r15 r0 1
    j float_ble_cont.133522
float_ble_else.133521:
    addi r15 r0 0
float_ble_cont.133522:
    addi r16 r0 0
    bne r14 r16 beq_else.133523
    or r14 r15 r0
    j beq_cont.133524
beq_else.133523:
    addi r14 r0 0
    bne r15 r14 beq_else.133525
    addi r14 r0 1
    j beq_cont.133526
beq_else.133525:
    addi r14 r0 0
beq_cont.133526:
beq_cont.133524:
    addi r15 r0 0
    bne r14 r15 beq_else.133527
    addi r14 r0 1
    j beq_cont.133528
beq_else.133527:
    addi r14 r0 0
beq_cont.133528:
    j beq_cont.133520
beq_else.133519:
    fmul f7 f4 f4
    lw r15 r14 16
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    addi r16 r0 0
    bne r15 r16 beq_else.133529
    fmv f4 f7
    j beq_cont.133530
beq_else.133529:
    fmul f8 f5 f6
    lw r15 r14 36
    addi r16 r0 0
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    addi r16 r0 2
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133530:
    lw r15 r14 4
    addi r16 r0 3
    bne r15 r16 beq_else.133531
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133532
beq_else.133531:
beq_cont.133532:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133533
    addi r15 r0 1
    j float_ble_cont.133534
float_ble_else.133533:
    addi r15 r0 0
float_ble_cont.133534:
    addi r16 r0 0
    bne r14 r16 beq_else.133535
    or r14 r15 r0
    j beq_cont.133536
beq_else.133535:
    addi r14 r0 0
    bne r15 r14 beq_else.133537
    addi r14 r0 1
    j beq_cont.133538
beq_else.133537:
    addi r14 r0 0
beq_cont.133538:
beq_cont.133536:
    addi r15 r0 0
    bne r14 r15 beq_else.133539
    addi r14 r0 1
    j beq_cont.133540
beq_else.133539:
    addi r14 r0 0
beq_cont.133540:
beq_cont.133520:
beq_cont.133502:
    addi r15 r0 0
    bne r14 r15 beq_else.133541
    addi r14 r0 3
    mv r1 r14
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.133542
beq_else.133541:
    addi r1 r0 0
beq_cont.133542:
beq_cont.133500:
    j beq_cont.133498
beq_else.133497:
    addi r1 r0 0
beq_cont.133498:
beq_cont.133456:
    j beq_cont.133454
beq_else.133453:
    addi r1 r0 0
beq_cont.133454:
beq_cont.133412:
    addi r2 r0 0
    bne r1 r2 beq_else.133543
    j beq_cont.133544
beq_else.133543:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 48
    lwcZ f0 r29 96
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 40
    lwcZ f0 r29 92
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 88
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 84
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 24
    lw r5 r29 80
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 16
    lw r6 r29 76
    add r27 r5 r1
    sw r6 r27 0
beq_cont.133544:
    j float_ble_cont.133410
float_ble_else.133409:
float_ble_cont.133410:
    j float_ble_cont.133408
float_ble_else.133407:
float_ble_cont.133408:
    lw r1 r29 72
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.133545
    jr r31
beq_else.133545:
    sll r4 r2 2
    lw r5 r29 68
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 64
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.133547
    addi r7 r0 2
    lw r8 r29 0
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.133549
    addi r7 r0 0
    j float_eq0_cont.133550
float_eq0.133549:
    lw r9 r4 16
    lw r10 r4 24
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133551
    addi r11 r0 1
    j float_ble_cont.133552
float_ble_else.133551:
    addi r11 r0 0
float_ble_cont.133552:
    addi r28 r0 0
    bne r10 r28 beq_else.133553
    or r10 r11 r0
    j beq_cont.133554
beq_else.133553:
    addi r28 r0 0
    bne r11 r28 beq_else.133555
    addi r10 r0 1
    j beq_cont.133556
beq_else.133555:
    addi r10 r0 0
beq_cont.133556:
beq_cont.133554:
    lwcZ f3 r9 0
    addi r28 r0 0
    bne r10 r28 beq_else.133557
    fneg f3 f3
    j beq_cont.133558
beq_else.133557:
beq_cont.133558:
    fsub f3 f3 f0
    lwcZ f4 r8 0
    fcz f4
    bc1f float_eq0.133559
    j float_eq0_cont.133560
float_eq0.133559:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133560:
    fmul f3 f3 f4
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133561
    fneg f4 f4
    j float_ble_cont.133562
float_ble_else.133561:
float_ble_cont.133562:
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.133563
    sll r10 r7 2
    add r27 r8 r10
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133565
    fneg f4 f4
    j float_ble_cont.133566
float_ble_else.133565:
float_ble_cont.133566:
    sll r7 r7 2
    add r27 r9 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133567
    addi r7 r0 0
    sll r7 r7 2
    lw r9 r29 60
    add r27 r9 r7
    swcZ f3 r27 0
    addi r7 r0 1
    j float_ble_cont.133568
float_ble_else.133567:
    addi r7 r0 0
float_ble_cont.133568:
    j float_ble_cont.133564
float_ble_else.133563:
    addi r7 r0 0
float_ble_cont.133564:
float_eq0_cont.133550:
    addi r28 r0 0
    bne r7 r28 beq_else.133569
    addi r7 r0 0
    lwcZ f3 r8 4
    fcz f3
    bc1f float_eq0.133571
    addi r7 r0 0
    j float_eq0_cont.133572
float_eq0.133571:
    lw r9 r4 16
    lw r10 r4 24
    lwcZ f3 r8 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133573
    addi r11 r0 1
    j float_ble_cont.133574
float_ble_else.133573:
    addi r11 r0 0
float_ble_cont.133574:
    addi r28 r0 0
    bne r10 r28 beq_else.133575
    or r10 r11 r0
    j beq_cont.133576
beq_else.133575:
    addi r28 r0 0
    bne r11 r28 beq_else.133577
    addi r10 r0 1
    j beq_cont.133578
beq_else.133577:
    addi r10 r0 0
beq_cont.133578:
beq_cont.133576:
    lwcZ f3 r9 4
    addi r28 r0 0
    bne r10 r28 beq_else.133579
    fneg f3 f3
    j beq_cont.133580
beq_else.133579:
beq_cont.133580:
    fsub f3 f3 f1
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.133581
    j float_eq0_cont.133582
float_eq0.133581:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133582:
    fmul f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133583
    fneg f4 f4
    j float_ble_cont.133584
float_ble_else.133583:
float_ble_cont.133584:
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.133585
    sll r10 r7 2
    add r27 r8 r10
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133587
    fneg f4 f4
    j float_ble_cont.133588
float_ble_else.133587:
float_ble_cont.133588:
    sll r7 r7 2
    add r27 r9 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133589
    addi r7 r0 0
    sll r7 r7 2
    lw r9 r29 60
    add r27 r9 r7
    swcZ f3 r27 0
    addi r7 r0 1
    j float_ble_cont.133590
float_ble_else.133589:
    addi r7 r0 0
float_ble_cont.133590:
    j float_ble_cont.133586
float_ble_else.133585:
    addi r7 r0 0
float_ble_cont.133586:
float_eq0_cont.133572:
    addi r28 r0 0
    bne r7 r28 beq_else.133591
    addi r7 r0 1
    lwcZ f3 r8 8
    fcz f3
    bc1f float_eq0.133593
    addi r4 r0 0
    j float_eq0_cont.133594
float_eq0.133593:
    lw r9 r4 16
    lw r4 r4 24
    lwcZ f3 r8 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133595
    addi r10 r0 1
    j float_ble_cont.133596
float_ble_else.133595:
    addi r10 r0 0
float_ble_cont.133596:
    addi r28 r0 0
    bne r4 r28 beq_else.133597
    or r4 r10 r0
    j beq_cont.133598
beq_else.133597:
    addi r28 r0 0
    bne r10 r28 beq_else.133599
    addi r4 r0 1
    j beq_cont.133600
beq_else.133599:
    addi r4 r0 0
beq_cont.133600:
beq_cont.133598:
    lwcZ f3 r9 8
    addi r28 r0 0
    bne r4 r28 beq_else.133601
    fneg f3 f3
    j beq_cont.133602
beq_else.133601:
beq_cont.133602:
    fsub f2 f3 f2
    lwcZ f3 r8 8
    fcz f3
    bc1f float_eq0.133603
    j float_eq0_cont.133604
float_eq0.133603:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.133604:
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.133605
    fneg f0 f0
    j float_ble_cont.133606
float_ble_else.133605:
float_ble_cont.133606:
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.133607
    sll r4 r7 2
    add r27 r8 r4
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.133609
    fneg f0 f0
    j float_ble_cont.133610
float_ble_else.133609:
float_ble_cont.133610:
    sll r4 r7 2
    add r27 r9 r4
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133611
    addi r4 r0 0
    sll r4 r4 2
    lw r7 r29 60
    add r27 r7 r4
    swcZ f2 r27 0
    addi r4 r0 1
    j float_ble_cont.133612
float_ble_else.133611:
    addi r4 r0 0
float_ble_cont.133612:
    j float_ble_cont.133608
float_ble_else.133607:
    addi r4 r0 0
float_ble_cont.133608:
float_eq0_cont.133594:
    addi r28 r0 0
    bne r4 r28 beq_else.133613
    addi r4 r0 0
    j beq_cont.133614
beq_else.133613:
    addi r4 r0 3
beq_cont.133614:
    j beq_cont.133592
beq_else.133591:
    addi r4 r0 2
beq_cont.133592:
    j beq_cont.133570
beq_else.133569:
    addi r4 r0 1
beq_cont.133570:
    j beq_cont.133548
beq_else.133547:
    addi r28 r0 2
    bne r7 r28 beq_else.133615
    lw r4 r4 16
    lw r7 r29 0
    lwcZ f3 r7 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r7 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r7 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.133617
    addi r8 r0 1
    j float_ble_cont.133618
float_ble_else.133617:
    addi r8 r0 0
float_ble_cont.133618:
    addi r28 r0 0
    bne r8 r28 beq_else.133619
    addi r4 r0 0
    j beq_cont.133620
beq_else.133619:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.133621
    fmv f1 f3
    j float_eq0_cont.133622
float_eq0.133621:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133622:
    fmul f0 f0 f1
    lw r4 r29 60
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.133620:
    j beq_cont.133616
beq_else.133615:
    lw r7 r29 0
    lwcZ f3 r7 0
    lwcZ f4 r7 4
    lwcZ f5 r7 8
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.133623
    fmv f3 f6
    j beq_cont.133624
beq_else.133623:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.133624:
    fcz f3
    bc1f float_eq0.133625
    addi r4 r0 0
    j float_eq0_cont.133626
float_eq0.133625:
    lwcZ f4 r7 0
    lwcZ f5 r7 4
    lwcZ f6 r7 8
    fmul f7 f4 f0
    lw r8 r4 16
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r8 r4 16
    lwcZ f9 r8 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r8 r4 16
    lwcZ f9 r8 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.133627
    fmv f4 f7
    j beq_cont.133628
beq_else.133627:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r8 r4 36
    lwcZ f9 r8 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r8 r4 36
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.133628:
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.133629
    fmv f0 f5
    j beq_cont.133630
beq_else.133629:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.133630:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.133631
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.133632
beq_else.133631:
beq_cont.133632:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133633
    addi r8 r0 1
    j float_ble_cont.133634
float_ble_else.133633:
    addi r8 r0 0
float_ble_cont.133634:
    addi r28 r0 0
    bne r8 r28 beq_else.133635
    addi r4 r0 0
    j beq_cont.133636
beq_else.133635:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133637
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133639
    j float_eq0_cont.133640
float_eq0.133639:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133640:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133641
    j float_eq0_cont.133642
float_eq0.133641:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133642:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133643
    j float_eq0_cont.133644
float_eq0.133643:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133644:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133645
    j float_eq0_cont.133646
float_eq0.133645:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133646:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133647
    j float_eq0_cont.133648
float_eq0.133647:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.133648:
    fmul f0 f0 f1
    j float_ble_cont.133638
float_ble_else.133637:
    flui f0 0
    # 0.000000
float_ble_cont.133638:
    lw r4 r4 24
    addi r28 r0 0
    bne r4 r28 beq_else.133649
    fneg f0 f0
    j beq_cont.133650
beq_else.133649:
beq_cont.133650:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.133651
    fmv f1 f3
    j float_eq0_cont.133652
float_eq0.133651:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133652:
    fmul f0 f0 f1
    lw r4 r29 60
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.133636:
float_eq0_cont.133626:
beq_cont.133616:
beq_cont.133548:
    addi r28 r0 0
    bne r4 r28 beq_else.133653
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r2 r2 24
    addi r28 r0 0
    bne r2 r28 beq_else.133654
    jr r31
beq_else.133654:
    addi r1 r1 1
    lw r2 r29 0
    lw r25 r29 8
    mv r24 r3
    mv r3 r2
    mv r2 r24
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.133653:
    lw r7 r29 60
    lwcZ f0 r7 0
    flui f1 0
    # 0.000000
    sw r1 r29 100
    fclt f1 f0
    bc1f float_ble_else.133656
    addi r7 r0 0
    sll r7 r7 2
    lw r8 r29 48
    add r27 r8 r7
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133658
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r7 r0 0
    sll r7 r7 2
    lw r9 r29 0
    add r27 r9 r7
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r7 r0 1
    sll r7 r7 2
    add r27 r9 r7
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r7 r0 2
    sll r7 r7 2
    add r27 r9 r7
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r6 r0 0
    sll r6 r6 2
    add r27 r3 r6
    lw r6 r27 0
    addi r7 r0 -1
    sw r4 r29 104
    sw r2 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    bne r6 r7 beq_else.133660
    addi r1 r0 1
    j beq_cont.133661
beq_else.133660:
    sll r6 r6 2
    add r27 r5 r6
    lw r6 r27 0
    lw r7 r6 20
    addi r10 r0 0
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r7 r6 20
    addi r10 r0 1
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r7 r6 20
    addi r10 r0 2
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r7 r6 4
    addi r10 r0 1
    bne r7 r10 beq_else.133662
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133664
    fneg f4 f4
    j float_ble_cont.133665
float_ble_else.133664:
float_ble_cont.133665:
    lw r7 r6 16
    addi r10 r0 0
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133666
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133668
    fneg f4 f5
    j float_ble_cont.133669
float_ble_else.133668:
    fmv f4 f5
float_ble_cont.133669:
    lw r7 r6 16
    addi r10 r0 1
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133670
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133672
    fneg f4 f6
    j float_ble_cont.133673
float_ble_else.133672:
    fmv f4 f6
float_ble_cont.133673:
    lw r7 r6 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133674
    addi r7 r0 1
    j float_ble_cont.133675
float_ble_else.133674:
    addi r7 r0 0
float_ble_cont.133675:
    j float_ble_cont.133671
float_ble_else.133670:
    addi r7 r0 0
float_ble_cont.133671:
    j float_ble_cont.133667
float_ble_else.133666:
    addi r7 r0 0
float_ble_cont.133667:
    addi r10 r0 0
    bne r7 r10 beq_else.133676
    lw r6 r6 24
    addi r7 r0 0
    bne r6 r7 beq_else.133678
    addi r6 r0 1
    j beq_cont.133679
beq_else.133678:
    addi r6 r0 0
beq_cont.133679:
    j beq_cont.133677
beq_else.133676:
    lw r6 r6 24
beq_cont.133677:
    j beq_cont.133663
beq_else.133662:
    addi r10 r0 2
    bne r7 r10 beq_else.133680
    lw r7 r6 16
    addi r10 r0 0
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r10 r0 1
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r10 r0 2
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r6 r6 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133682
    addi r7 r0 1
    j float_ble_cont.133683
float_ble_else.133682:
    addi r7 r0 0
float_ble_cont.133683:
    addi r10 r0 0
    bne r6 r10 beq_else.133684
    or r6 r7 r0
    j beq_cont.133685
beq_else.133684:
    addi r6 r0 0
    bne r7 r6 beq_else.133686
    addi r6 r0 1
    j beq_cont.133687
beq_else.133686:
    addi r6 r0 0
beq_cont.133687:
beq_cont.133685:
    addi r7 r0 0
    bne r6 r7 beq_else.133688
    addi r6 r0 1
    j beq_cont.133689
beq_else.133688:
    addi r6 r0 0
beq_cont.133689:
    j beq_cont.133681
beq_else.133680:
    fmul f7 f4 f4
    lw r7 r6 16
    addi r10 r0 0
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r7 r6 16
    addi r10 r0 1
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r7 r6 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r7 r6 12
    addi r10 r0 0
    bne r7 r10 beq_else.133690
    fmv f4 f7
    j beq_cont.133691
beq_else.133690:
    fmul f8 f5 f6
    lw r7 r6 36
    addi r10 r0 0
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r7 r6 36
    addi r10 r0 1
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r7 r6 36
    addi r10 r0 2
    sll r10 r10 2
    add r27 r7 r10
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133691:
    lw r7 r6 4
    addi r10 r0 3
    bne r7 r10 beq_else.133692
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133693
beq_else.133692:
beq_cont.133693:
    lw r6 r6 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133694
    addi r7 r0 1
    j float_ble_cont.133695
float_ble_else.133694:
    addi r7 r0 0
float_ble_cont.133695:
    addi r10 r0 0
    bne r6 r10 beq_else.133696
    or r6 r7 r0
    j beq_cont.133697
beq_else.133696:
    addi r6 r0 0
    bne r7 r6 beq_else.133698
    addi r6 r0 1
    j beq_cont.133699
beq_else.133698:
    addi r6 r0 0
beq_cont.133699:
beq_cont.133697:
    addi r7 r0 0
    bne r6 r7 beq_else.133700
    addi r6 r0 1
    j beq_cont.133701
beq_else.133700:
    addi r6 r0 0
beq_cont.133701:
beq_cont.133681:
beq_cont.133663:
    addi r7 r0 0
    bne r6 r7 beq_else.133702
    addi r6 r0 1
    sll r6 r6 2
    add r27 r3 r6
    lw r6 r27 0
    addi r7 r0 -1
    bne r6 r7 beq_else.133704
    addi r1 r0 1
    j beq_cont.133705
beq_else.133704:
    sll r6 r6 2
    add r27 r5 r6
    lw r5 r27 0
    lw r6 r5 20
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r6 r5 20
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r6 r5 20
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r6 r5 4
    addi r7 r0 1
    bne r6 r7 beq_else.133706
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133708
    fneg f4 f4
    j float_ble_cont.133709
float_ble_else.133708:
float_ble_cont.133709:
    lw r6 r5 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133710
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133712
    fneg f4 f5
    j float_ble_cont.133713
float_ble_else.133712:
    fmv f4 f5
float_ble_cont.133713:
    lw r6 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133714
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133716
    fneg f4 f6
    j float_ble_cont.133717
float_ble_else.133716:
    fmv f4 f6
float_ble_cont.133717:
    lw r6 r5 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133718
    addi r6 r0 1
    j float_ble_cont.133719
float_ble_else.133718:
    addi r6 r0 0
float_ble_cont.133719:
    j float_ble_cont.133715
float_ble_else.133714:
    addi r6 r0 0
float_ble_cont.133715:
    j float_ble_cont.133711
float_ble_else.133710:
    addi r6 r0 0
float_ble_cont.133711:
    addi r7 r0 0
    bne r6 r7 beq_else.133720
    lw r5 r5 24
    addi r6 r0 0
    bne r5 r6 beq_else.133722
    addi r5 r0 1
    j beq_cont.133723
beq_else.133722:
    addi r5 r0 0
beq_cont.133723:
    j beq_cont.133721
beq_else.133720:
    lw r5 r5 24
beq_cont.133721:
    j beq_cont.133707
beq_else.133706:
    addi r7 r0 2
    bne r6 r7 beq_else.133724
    lw r6 r5 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133726
    addi r6 r0 1
    j float_ble_cont.133727
float_ble_else.133726:
    addi r6 r0 0
float_ble_cont.133727:
    addi r7 r0 0
    bne r5 r7 beq_else.133728
    or r5 r6 r0
    j beq_cont.133729
beq_else.133728:
    addi r5 r0 0
    bne r6 r5 beq_else.133730
    addi r5 r0 1
    j beq_cont.133731
beq_else.133730:
    addi r5 r0 0
beq_cont.133731:
beq_cont.133729:
    addi r6 r0 0
    bne r5 r6 beq_else.133732
    addi r5 r0 1
    j beq_cont.133733
beq_else.133732:
    addi r5 r0 0
beq_cont.133733:
    j beq_cont.133725
beq_else.133724:
    fmul f7 f4 f4
    lw r6 r5 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    addi r7 r0 0
    bne r6 r7 beq_else.133734
    fmv f4 f7
    j beq_cont.133735
beq_else.133734:
    fmul f8 f5 f6
    lw r6 r5 36
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133735:
    lw r6 r5 4
    addi r7 r0 3
    bne r6 r7 beq_else.133736
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133737
beq_else.133736:
beq_cont.133737:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133738
    addi r6 r0 1
    j float_ble_cont.133739
float_ble_else.133738:
    addi r6 r0 0
float_ble_cont.133739:
    addi r7 r0 0
    bne r5 r7 beq_else.133740
    or r5 r6 r0
    j beq_cont.133741
beq_else.133740:
    addi r5 r0 0
    bne r6 r5 beq_else.133742
    addi r5 r0 1
    j beq_cont.133743
beq_else.133742:
    addi r5 r0 0
beq_cont.133743:
beq_cont.133741:
    addi r6 r0 0
    bne r5 r6 beq_else.133744
    addi r5 r0 1
    j beq_cont.133745
beq_else.133744:
    addi r5 r0 0
beq_cont.133745:
beq_cont.133725:
beq_cont.133707:
    addi r6 r0 0
    bne r5 r6 beq_else.133746
    addi r5 r0 2
    lw r25 r29 56
    mv r2 r3
    mv r1 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.133747
beq_else.133746:
    addi r1 r0 0
beq_cont.133747:
beq_cont.133705:
    j beq_cont.133703
beq_else.133702:
    addi r1 r0 0
beq_cont.133703:
beq_cont.133661:
    addi r2 r0 0
    bne r1 r2 beq_else.133748
    j beq_cont.133749
beq_else.133748:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 48
    lwcZ f0 r29 124
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 40
    lwcZ f0 r29 120
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 116
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 112
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 24
    lw r3 r29 108
    add r27 r2 r1
    sw r3 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 16
    lw r3 r29 104
    add r27 r2 r1
    sw r3 r27 0
beq_cont.133749:
    j float_ble_cont.133659
float_ble_else.133658:
float_ble_cont.133659:
    j float_ble_cont.133657
float_ble_else.133656:
float_ble_cont.133657:
    lw r1 r29 100
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_one_or_network.2912:
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    addi r28 r0 -1
    bne r15 r28 beq_else.133750
    jr r31
beq_else.133750:
    sll r15 r15 2
    add r27 r14 r15
    lw r15 r27 0
    lw r16 r15 0
    sw r25 r29 0
    sw r10 r29 4
    sw r12 r29 8
    sw r11 r29 12
    sw r13 r29 16
    sw r4 r29 20
    sw r6 r29 24
    sw r9 r29 28
    sw r5 r29 32
    sw r7 r29 36
    sw r3 r29 40
    sw r8 r29 44
    sw r14 r29 48
    sw r2 r29 52
    sw r1 r29 56
    addi r28 r0 -1
    bne r16 r28 beq_else.133752
    j beq_cont.133753
beq_else.133752:
    sll r17 r16 2
    add r27 r9 r17
    lw r17 r27 0
    lwcZ f0 r5 0
    lw r18 r17 20
    lwcZ f1 r18 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r18 r17 20
    lwcZ f2 r18 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r18 r17 20
    lwcZ f3 r18 8
    fsub f2 f2 f3
    lw r18 r17 4
    addi r28 r0 1
    bne r18 r28 beq_else.133754
    addi r18 r0 2
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.133756
    addi r18 r0 0
    j float_eq0_cont.133757
float_eq0.133756:
    lw r19 r17 16
    lw r20 r17 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133758
    addi r21 r0 1
    j float_ble_cont.133759
float_ble_else.133758:
    addi r21 r0 0
float_ble_cont.133759:
    addi r28 r0 0
    bne r20 r28 beq_else.133760
    or r20 r21 r0
    j beq_cont.133761
beq_else.133760:
    addi r28 r0 0
    bne r21 r28 beq_else.133762
    addi r20 r0 1
    j beq_cont.133763
beq_else.133762:
    addi r20 r0 0
beq_cont.133763:
beq_cont.133761:
    lwcZ f3 r19 0
    addi r28 r0 0
    bne r20 r28 beq_else.133764
    fneg f3 f3
    j beq_cont.133765
beq_else.133764:
beq_cont.133765:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    fcz f4
    bc1f float_eq0.133766
    j float_eq0_cont.133767
float_eq0.133766:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133767:
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133768
    fneg f4 f4
    j float_ble_cont.133769
float_ble_else.133768:
float_ble_cont.133769:
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.133770
    sll r20 r18 2
    add r27 r3 r20
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133772
    fneg f4 f4
    j float_ble_cont.133773
float_ble_else.133772:
float_ble_cont.133773:
    sll r18 r18 2
    add r27 r19 r18
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133774
    addi r18 r0 0
    sll r18 r18 2
    add r27 r6 r18
    swcZ f3 r27 0
    addi r18 r0 1
    j float_ble_cont.133775
float_ble_else.133774:
    addi r18 r0 0
float_ble_cont.133775:
    j float_ble_cont.133771
float_ble_else.133770:
    addi r18 r0 0
float_ble_cont.133771:
float_eq0_cont.133757:
    addi r28 r0 0
    bne r18 r28 beq_else.133776
    addi r18 r0 0
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.133778
    addi r18 r0 0
    j float_eq0_cont.133779
float_eq0.133778:
    lw r19 r17 16
    lw r20 r17 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133780
    addi r21 r0 1
    j float_ble_cont.133781
float_ble_else.133780:
    addi r21 r0 0
float_ble_cont.133781:
    addi r28 r0 0
    bne r20 r28 beq_else.133782
    or r20 r21 r0
    j beq_cont.133783
beq_else.133782:
    addi r28 r0 0
    bne r21 r28 beq_else.133784
    addi r20 r0 1
    j beq_cont.133785
beq_else.133784:
    addi r20 r0 0
beq_cont.133785:
beq_cont.133783:
    lwcZ f3 r19 4
    addi r28 r0 0
    bne r20 r28 beq_else.133786
    fneg f3 f3
    j beq_cont.133787
beq_else.133786:
beq_cont.133787:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.133788
    j float_eq0_cont.133789
float_eq0.133788:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.133789:
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133790
    fneg f4 f4
    j float_ble_cont.133791
float_ble_else.133790:
float_ble_cont.133791:
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.133792
    sll r20 r18 2
    add r27 r3 r20
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133794
    fneg f4 f4
    j float_ble_cont.133795
float_ble_else.133794:
float_ble_cont.133795:
    sll r18 r18 2
    add r27 r19 r18
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133796
    addi r18 r0 0
    sll r18 r18 2
    add r27 r6 r18
    swcZ f3 r27 0
    addi r18 r0 1
    j float_ble_cont.133797
float_ble_else.133796:
    addi r18 r0 0
float_ble_cont.133797:
    j float_ble_cont.133793
float_ble_else.133792:
    addi r18 r0 0
float_ble_cont.133793:
float_eq0_cont.133779:
    addi r28 r0 0
    bne r18 r28 beq_else.133798
    addi r18 r0 1
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.133800
    addi r17 r0 0
    j float_eq0_cont.133801
float_eq0.133800:
    lw r19 r17 16
    lw r17 r17 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.133802
    addi r20 r0 1
    j float_ble_cont.133803
float_ble_else.133802:
    addi r20 r0 0
float_ble_cont.133803:
    addi r28 r0 0
    bne r17 r28 beq_else.133804
    or r17 r20 r0
    j beq_cont.133805
beq_else.133804:
    addi r28 r0 0
    bne r20 r28 beq_else.133806
    addi r17 r0 1
    j beq_cont.133807
beq_else.133806:
    addi r17 r0 0
beq_cont.133807:
beq_cont.133805:
    lwcZ f3 r19 8
    addi r28 r0 0
    bne r17 r28 beq_else.133808
    fneg f3 f3
    j beq_cont.133809
beq_else.133808:
beq_cont.133809:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.133810
    j float_eq0_cont.133811
float_eq0.133810:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.133811:
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.133812
    fneg f0 f0
    j float_ble_cont.133813
float_ble_else.133812:
float_ble_cont.133813:
    lwcZ f3 r19 0
    fclt f0 f3
    bc1f float_ble_else.133814
    sll r17 r18 2
    add r27 r3 r17
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.133816
    fneg f0 f0
    j float_ble_cont.133817
float_ble_else.133816:
float_ble_cont.133817:
    sll r17 r18 2
    add r27 r19 r17
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133818
    addi r17 r0 0
    sll r17 r17 2
    add r27 r6 r17
    swcZ f2 r27 0
    addi r17 r0 1
    j float_ble_cont.133819
float_ble_else.133818:
    addi r17 r0 0
float_ble_cont.133819:
    j float_ble_cont.133815
float_ble_else.133814:
    addi r17 r0 0
float_ble_cont.133815:
float_eq0_cont.133801:
    addi r28 r0 0
    bne r17 r28 beq_else.133820
    addi r17 r0 0
    j beq_cont.133821
beq_else.133820:
    addi r17 r0 3
beq_cont.133821:
    j beq_cont.133799
beq_else.133798:
    addi r17 r0 2
beq_cont.133799:
    j beq_cont.133777
beq_else.133776:
    addi r17 r0 1
beq_cont.133777:
    j beq_cont.133755
beq_else.133754:
    addi r28 r0 2
    bne r18 r28 beq_else.133822
    lw r17 r17 16
    lwcZ f3 r3 0
    lwcZ f4 r17 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r17 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r17 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.133824
    addi r18 r0 1
    j float_ble_cont.133825
float_ble_else.133824:
    addi r18 r0 0
float_ble_cont.133825:
    addi r28 r0 0
    bne r18 r28 beq_else.133826
    addi r17 r0 0
    j beq_cont.133827
beq_else.133826:
    lwcZ f4 r17 0
    fmul f0 f4 f0
    lwcZ f4 r17 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r17 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.133828
    fmv f1 f3
    j float_eq0_cont.133829
float_eq0.133828:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133829:
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.133827:
    j beq_cont.133823
beq_else.133822:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r18 r17 16
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r18 r17 16
    lwcZ f8 r18 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r18 r17 16
    lwcZ f8 r18 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r18 r17 12
    addi r28 r0 0
    bne r18 r28 beq_else.133830
    fmv f3 f6
    j beq_cont.133831
beq_else.133830:
    fmul f7 f4 f5
    lw r18 r17 36
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r18 r17 36
    lwcZ f7 r18 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r18 r17 36
    lwcZ f4 r18 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.133831:
    fcz f3
    bc1f float_eq0.133832
    addi r17 r0 0
    j float_eq0_cont.133833
float_eq0.133832:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r18 r17 16
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r18 r17 16
    lwcZ f9 r18 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r18 r17 16
    lwcZ f9 r18 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r18 r17 12
    addi r28 r0 0
    bne r18 r28 beq_else.133834
    fmv f4 f7
    j beq_cont.133835
beq_else.133834:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r18 r17 36
    lwcZ f9 r18 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r18 r17 36
    lwcZ f9 r18 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r18 r17 36
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.133835:
    fmul f5 f0 f0
    lw r18 r17 16
    lwcZ f6 r18 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r18 r17 16
    lwcZ f7 r18 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r18 r17 16
    lwcZ f7 r18 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r18 r17 12
    addi r28 r0 0
    bne r18 r28 beq_else.133836
    fmv f0 f5
    j beq_cont.133837
beq_else.133836:
    fmul f6 f1 f2
    lw r18 r17 36
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r18 r17 36
    lwcZ f6 r18 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r18 r17 36
    lwcZ f1 r18 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.133837:
    lw r18 r17 4
    addi r28 r0 3
    bne r18 r28 beq_else.133838
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.133839
beq_else.133838:
beq_cont.133839:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133840
    addi r18 r0 1
    j float_ble_cont.133841
float_ble_else.133840:
    addi r18 r0 0
float_ble_cont.133841:
    addi r28 r0 0
    bne r18 r28 beq_else.133842
    addi r17 r0 0
    j beq_cont.133843
beq_else.133842:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133844
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133846
    j float_eq0_cont.133847
float_eq0.133846:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133847:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133848
    j float_eq0_cont.133849
float_eq0.133848:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133849:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133850
    j float_eq0_cont.133851
float_eq0.133850:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133851:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133852
    j float_eq0_cont.133853
float_eq0.133852:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.133853:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.133854
    j float_eq0_cont.133855
float_eq0.133854:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.133855:
    fmul f0 f0 f1
    j float_ble_cont.133845
float_ble_else.133844:
    flui f0 0
    # 0.000000
float_ble_cont.133845:
    lw r17 r17 24
    addi r28 r0 0
    bne r17 r28 beq_else.133856
    fneg f0 f0
    j beq_cont.133857
beq_else.133856:
beq_cont.133857:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.133858
    fmv f1 f3
    j float_eq0_cont.133859
float_eq0.133858:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.133859:
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.133843:
float_eq0_cont.133833:
beq_cont.133823:
beq_cont.133755:
    addi r28 r0 0
    bne r17 r28 beq_else.133860
    sll r16 r16 2
    add r27 r9 r16
    lw r16 r27 0
    lw r16 r16 24
    addi r28 r0 0
    bne r16 r28 beq_else.133862
    j beq_cont.133863
beq_else.133862:
    addi r16 r0 1
    mv r2 r15
    mv r1 r16
    mv r25 r8
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.133863:
    j beq_cont.133861
beq_else.133860:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r15 r29 60
    fclt f1 f0
    bc1f float_ble_else.133864
    addi r18 r0 0
    sll r18 r18 2
    add r27 r4 r18
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133866
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r18 r0 0
    sll r18 r18 2
    add r27 r3 r18
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r18 r0 0
    sll r18 r18 2
    add r27 r5 r18
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r18 r0 1
    sll r18 r18 2
    add r27 r3 r18
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r18 r0 1
    sll r18 r18 2
    add r27 r5 r18
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r18 r0 2
    sll r18 r18 2
    add r27 r3 r18
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r18 r0 2
    sll r18 r18 2
    add r27 r5 r18
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r18 r0 0
    sll r18 r18 2
    add r27 r15 r18
    lw r18 r27 0
    addi r19 r0 -1
    sw r17 r29 64
    sw r16 r29 68
    swcZ f3 r29 72
    swcZ f2 r29 76
    swcZ f1 r29 80
    swcZ f0 r29 84
    bne r18 r19 beq_else.133868
    addi r1 r0 1
    j beq_cont.133869
beq_else.133868:
    sll r18 r18 2
    add r27 r9 r18
    lw r18 r27 0
    lw r19 r18 20
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r19 r18 20
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r19 r18 20
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r19 r18 4
    addi r20 r0 1
    bne r19 r20 beq_else.133870
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133872
    fneg f4 f4
    j float_ble_cont.133873
float_ble_else.133872:
float_ble_cont.133873:
    lw r19 r18 16
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133874
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133876
    fneg f4 f5
    j float_ble_cont.133877
float_ble_else.133876:
    fmv f4 f5
float_ble_cont.133877:
    lw r19 r18 16
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133878
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133880
    fneg f4 f6
    j float_ble_cont.133881
float_ble_else.133880:
    fmv f4 f6
float_ble_cont.133881:
    lw r19 r18 16
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133882
    addi r19 r0 1
    j float_ble_cont.133883
float_ble_else.133882:
    addi r19 r0 0
float_ble_cont.133883:
    j float_ble_cont.133879
float_ble_else.133878:
    addi r19 r0 0
float_ble_cont.133879:
    j float_ble_cont.133875
float_ble_else.133874:
    addi r19 r0 0
float_ble_cont.133875:
    addi r20 r0 0
    bne r19 r20 beq_else.133884
    lw r18 r18 24
    addi r19 r0 0
    bne r18 r19 beq_else.133886
    addi r18 r0 1
    j beq_cont.133887
beq_else.133886:
    addi r18 r0 0
beq_cont.133887:
    j beq_cont.133885
beq_else.133884:
    lw r18 r18 24
beq_cont.133885:
    j beq_cont.133871
beq_else.133870:
    addi r20 r0 2
    bne r19 r20 beq_else.133888
    lw r19 r18 16
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133890
    addi r19 r0 1
    j float_ble_cont.133891
float_ble_else.133890:
    addi r19 r0 0
float_ble_cont.133891:
    addi r20 r0 0
    bne r18 r20 beq_else.133892
    or r18 r19 r0
    j beq_cont.133893
beq_else.133892:
    addi r18 r0 0
    bne r19 r18 beq_else.133894
    addi r18 r0 1
    j beq_cont.133895
beq_else.133894:
    addi r18 r0 0
beq_cont.133895:
beq_cont.133893:
    addi r19 r0 0
    bne r18 r19 beq_else.133896
    addi r18 r0 1
    j beq_cont.133897
beq_else.133896:
    addi r18 r0 0
beq_cont.133897:
    j beq_cont.133889
beq_else.133888:
    fmul f7 f4 f4
    lw r19 r18 16
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r18 16
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r18 16
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r18 12
    addi r20 r0 0
    bne r19 r20 beq_else.133898
    fmv f4 f7
    j beq_cont.133899
beq_else.133898:
    fmul f8 f5 f6
    lw r19 r18 36
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r18 36
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r18 36
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133899:
    lw r19 r18 4
    addi r20 r0 3
    bne r19 r20 beq_else.133900
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133901
beq_else.133900:
beq_cont.133901:
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133902
    addi r19 r0 1
    j float_ble_cont.133903
float_ble_else.133902:
    addi r19 r0 0
float_ble_cont.133903:
    addi r20 r0 0
    bne r18 r20 beq_else.133904
    or r18 r19 r0
    j beq_cont.133905
beq_else.133904:
    addi r18 r0 0
    bne r19 r18 beq_else.133906
    addi r18 r0 1
    j beq_cont.133907
beq_else.133906:
    addi r18 r0 0
beq_cont.133907:
beq_cont.133905:
    addi r19 r0 0
    bne r18 r19 beq_else.133908
    addi r18 r0 1
    j beq_cont.133909
beq_else.133908:
    addi r18 r0 0
beq_cont.133909:
beq_cont.133889:
beq_cont.133871:
    addi r19 r0 0
    bne r18 r19 beq_else.133910
    addi r18 r0 1
    sll r18 r18 2
    add r27 r15 r18
    lw r18 r27 0
    addi r19 r0 -1
    bne r18 r19 beq_else.133912
    addi r1 r0 1
    j beq_cont.133913
beq_else.133912:
    sll r18 r18 2
    add r27 r9 r18
    lw r18 r27 0
    lw r19 r18 20
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r19 r18 20
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r19 r18 20
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r19 r18 4
    addi r20 r0 1
    bne r19 r20 beq_else.133914
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.133916
    fneg f4 f4
    j float_ble_cont.133917
float_ble_else.133916:
float_ble_cont.133917:
    lw r19 r18 16
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.133918
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.133920
    fneg f4 f5
    j float_ble_cont.133921
float_ble_else.133920:
    fmv f4 f5
float_ble_cont.133921:
    lw r19 r18 16
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133922
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.133924
    fneg f4 f6
    j float_ble_cont.133925
float_ble_else.133924:
    fmv f4 f6
float_ble_cont.133925:
    lw r19 r18 16
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.133926
    addi r19 r0 1
    j float_ble_cont.133927
float_ble_else.133926:
    addi r19 r0 0
float_ble_cont.133927:
    j float_ble_cont.133923
float_ble_else.133922:
    addi r19 r0 0
float_ble_cont.133923:
    j float_ble_cont.133919
float_ble_else.133918:
    addi r19 r0 0
float_ble_cont.133919:
    addi r20 r0 0
    bne r19 r20 beq_else.133928
    lw r18 r18 24
    addi r19 r0 0
    bne r18 r19 beq_else.133930
    addi r18 r0 1
    j beq_cont.133931
beq_else.133930:
    addi r18 r0 0
beq_cont.133931:
    j beq_cont.133929
beq_else.133928:
    lw r18 r18 24
beq_cont.133929:
    j beq_cont.133915
beq_else.133914:
    addi r20 r0 2
    bne r19 r20 beq_else.133932
    lw r19 r18 16
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133934
    addi r19 r0 1
    j float_ble_cont.133935
float_ble_else.133934:
    addi r19 r0 0
float_ble_cont.133935:
    addi r20 r0 0
    bne r18 r20 beq_else.133936
    or r18 r19 r0
    j beq_cont.133937
beq_else.133936:
    addi r18 r0 0
    bne r19 r18 beq_else.133938
    addi r18 r0 1
    j beq_cont.133939
beq_else.133938:
    addi r18 r0 0
beq_cont.133939:
beq_cont.133937:
    addi r19 r0 0
    bne r18 r19 beq_else.133940
    addi r18 r0 1
    j beq_cont.133941
beq_else.133940:
    addi r18 r0 0
beq_cont.133941:
    j beq_cont.133933
beq_else.133932:
    fmul f7 f4 f4
    lw r19 r18 16
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r18 16
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r18 16
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r18 12
    addi r20 r0 0
    bne r19 r20 beq_else.133942
    fmv f4 f7
    j beq_cont.133943
beq_else.133942:
    fmul f8 f5 f6
    lw r19 r18 36
    addi r20 r0 0
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r18 36
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r18 36
    addi r20 r0 2
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.133943:
    lw r19 r18 4
    addi r20 r0 3
    bne r19 r20 beq_else.133944
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.133945
beq_else.133944:
beq_cont.133945:
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.133946
    addi r19 r0 1
    j float_ble_cont.133947
float_ble_else.133946:
    addi r19 r0 0
float_ble_cont.133947:
    addi r20 r0 0
    bne r18 r20 beq_else.133948
    or r18 r19 r0
    j beq_cont.133949
beq_else.133948:
    addi r18 r0 0
    bne r19 r18 beq_else.133950
    addi r18 r0 1
    j beq_cont.133951
beq_else.133950:
    addi r18 r0 0
beq_cont.133951:
beq_cont.133949:
    addi r19 r0 0
    bne r18 r19 beq_else.133952
    addi r18 r0 1
    j beq_cont.133953
beq_else.133952:
    addi r18 r0 0
beq_cont.133953:
beq_cont.133933:
beq_cont.133915:
    addi r19 r0 0
    bne r18 r19 beq_else.133954
    addi r18 r0 2
    mv r2 r15
    mv r1 r18
    mv r25 r13
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.133955
beq_else.133954:
    addi r1 r0 0
beq_cont.133955:
beq_cont.133913:
    j beq_cont.133911
beq_else.133910:
    addi r1 r0 0
beq_cont.133911:
beq_cont.133869:
    addi r2 r0 0
    bne r1 r2 beq_else.133956
    j beq_cont.133957
beq_else.133956:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 20
    lwcZ f0 r29 84
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 12
    lwcZ f0 r29 80
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 76
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 72
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 8
    lw r5 r29 68
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 4
    lw r6 r29 64
    add r27 r5 r1
    sw r6 r27 0
beq_cont.133957:
    j float_ble_cont.133867
float_ble_else.133866:
float_ble_cont.133867:
    j float_ble_cont.133865
float_ble_else.133864:
float_ble_cont.133865:
    addi r1 r0 1
    lw r2 r29 60
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.133861:
beq_cont.133753:
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.133958
    jr r31
beq_else.133958:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r6 r29 40
    lw r25 r29 44
    sw r1 r29 88
    mv r3 r6
    mv r1 r5
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.133960
    jr r31
beq_else.133960:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r2 0
    sw r1 r29 92
    addi r28 r0 -1
    bne r5 r28 beq_else.133962
    j beq_cont.133963
beq_else.133962:
    lw r6 r29 40
    lw r7 r29 32
    lw r25 r29 36
    sw r2 r29 96
    sw r5 r29 100
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r28 r0 0
    bne r1 r28 beq_else.133964
    lw r1 r29 100
    sll r1 r1 2
    lw r2 r29 28
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.133966
    j beq_cont.133967
beq_else.133966:
    addi r1 r0 1
    lw r2 r29 96
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.133967:
    j beq_cont.133965
beq_else.133964:
    lw r2 r29 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133968
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 20
    add r27 r3 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133970
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 40
    add r27 r4 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 32
    add r27 r5 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    lw r5 r29 96
    lw r25 r29 16
    sw r1 r29 104
    swcZ f3 r29 108
    swcZ f2 r29 112
    swcZ f1 r29 116
    swcZ f0 r29 120
    mv r1 r2
    mv r2 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 0
    bne r1 r2 beq_else.133972
    j beq_cont.133973
beq_else.133972:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 20
    lwcZ f0 r29 120
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 12
    lwcZ f0 r29 116
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 112
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 108
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 8
    lw r3 r29 100
    add r27 r2 r1
    sw r3 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 4
    lw r3 r29 104
    add r27 r2 r1
    sw r3 r27 0
beq_cont.133973:
    j float_ble_cont.133971
float_ble_else.133970:
float_ble_cont.133971:
    j float_ble_cont.133969
float_ble_else.133968:
float_ble_cont.133969:
    addi r1 r0 1
    lw r2 r29 96
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.133965:
beq_cont.133963:
    lw r1 r29 92
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.133974
    jr r31
beq_else.133974:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r5 r29 40
    lw r25 r29 44
    sw r1 r29 124
    mv r3 r5
    mv r1 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 124
    addi r1 r1 1
    lw r2 r29 52
    lw r3 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_or_matrix.2916:
    lw r4 r25 56
    lw r5 r25 52
    lw r6 r25 48
    lw r7 r25 44
    lw r8 r25 40
    lw r9 r25 36
    lw r10 r25 32
    lw r11 r25 28
    lw r12 r25 24
    lw r13 r25 20
    lw r14 r25 16
    lw r15 r25 12
    lw r16 r25 8
    lw r17 r25 4
    sll r18 r1 2
    add r27 r2 r18
    lw r18 r27 0
    lw r19 r18 0
    addi r28 r0 -1
    bne r19 r28 beq_else.133976
    jr r31
beq_else.133976:
    sw r25 r29 0
    sw r6 r29 4
    sw r7 r29 8
    sw r10 r29 12
    sw r13 r29 16
    sw r15 r29 20
    sw r14 r29 24
    sw r16 r29 28
    sw r4 r29 32
    sw r8 r29 36
    sw r11 r29 40
    sw r12 r29 44
    sw r5 r29 48
    sw r3 r29 52
    sw r9 r29 56
    sw r17 r29 60
    sw r2 r29 64
    sw r1 r29 68
    addi r28 r0 99
    bne r19 r28 beq_else.133978
    lw r19 r18 4
    addi r28 r0 -1
    bne r19 r28 beq_else.133980
    j beq_cont.133981
beq_else.133980:
    sll r19 r19 2
    add r27 r17 r19
    lw r19 r27 0
    addi r20 r0 0
    sw r18 r29 72
    mv r2 r19
    mv r1 r20
    mv r25 r11
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 72
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.133982
    j beq_cont.133983
beq_else.133982:
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.133984
    j beq_cont.133985
beq_else.133984:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    sw r2 r29 76
    sw r4 r29 80
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    addi r28 r0 0
    bne r1 r28 beq_else.133986
    lw r1 r29 80
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.133988
    j beq_cont.133989
beq_else.133988:
    addi r1 r0 1
    lw r3 r29 76
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.133989:
    j beq_cont.133987
beq_else.133986:
    lw r2 r29 36
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.133990
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 32
    add r27 r4 r3
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.133992
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 52
    add r27 r5 r3
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 48
    add r27 r6 r3
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r3 r0 2
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r3 r0 0
    lw r7 r29 76
    lw r25 r29 28
    sw r1 r29 84
    swcZ f3 r29 88
    swcZ f2 r29 92
    swcZ f1 r29 96
    swcZ f0 r29 100
    mv r2 r7
    mv r1 r3
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 0
    bne r1 r2 beq_else.133994
    j beq_cont.133995
beq_else.133994:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 100
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 24
    lwcZ f0 r29 96
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 92
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 88
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 20
    lw r5 r29 80
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 16
    lw r6 r29 84
    add r27 r5 r1
    sw r6 r27 0
beq_cont.133995:
    j float_ble_cont.133993
float_ble_else.133992:
float_ble_cont.133993:
    j float_ble_cont.133991
float_ble_else.133990:
float_ble_cont.133991:
    addi r1 r0 1
    lw r2 r29 76
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.133987:
beq_cont.133985:
    lw r1 r29 72
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.133996
    j beq_cont.133997
beq_else.133996:
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r1 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r1 r0 4
    lw r2 r29 72
    lw r3 r29 52
    lw r25 r29 12
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.133997:
beq_cont.133983:
beq_cont.133981:
    j beq_cont.133979
beq_else.133978:
    sll r19 r19 2
    add r27 r12 r19
    lw r19 r27 0
    lwcZ f0 r5 0
    lw r20 r19 20
    lwcZ f1 r20 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r20 r19 20
    lwcZ f2 r20 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r20 r19 20
    lwcZ f3 r20 8
    fsub f2 f2 f3
    lw r20 r19 4
    addi r28 r0 1
    bne r20 r28 beq_else.133998
    addi r20 r0 2
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.134000
    addi r20 r0 0
    j float_eq0_cont.134001
float_eq0.134000:
    lw r21 r19 16
    lw r22 r19 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.134002
    addi r23 r0 1
    j float_ble_cont.134003
float_ble_else.134002:
    addi r23 r0 0
float_ble_cont.134003:
    addi r28 r0 0
    bne r22 r28 beq_else.134004
    or r22 r23 r0
    j beq_cont.134005
beq_else.134004:
    addi r28 r0 0
    bne r23 r28 beq_else.134006
    addi r22 r0 1
    j beq_cont.134007
beq_else.134006:
    addi r22 r0 0
beq_cont.134007:
beq_cont.134005:
    lwcZ f3 r21 0
    addi r28 r0 0
    bne r22 r28 beq_else.134008
    fneg f3 f3
    j beq_cont.134009
beq_else.134008:
beq_cont.134009:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    fcz f4
    bc1f float_eq0.134010
    j float_eq0_cont.134011
float_eq0.134010:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.134011:
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134012
    fneg f4 f4
    j float_ble_cont.134013
float_ble_else.134012:
float_ble_cont.134013:
    lwcZ f5 r21 4
    fclt f4 f5
    bc1f float_ble_else.134014
    sll r22 r20 2
    add r27 r3 r22
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134016
    fneg f4 f4
    j float_ble_cont.134017
float_ble_else.134016:
float_ble_cont.134017:
    sll r20 r20 2
    add r27 r21 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134018
    addi r20 r0 0
    sll r20 r20 2
    add r27 r8 r20
    swcZ f3 r27 0
    addi r20 r0 1
    j float_ble_cont.134019
float_ble_else.134018:
    addi r20 r0 0
float_ble_cont.134019:
    j float_ble_cont.134015
float_ble_else.134014:
    addi r20 r0 0
float_ble_cont.134015:
float_eq0_cont.134001:
    addi r28 r0 0
    bne r20 r28 beq_else.134020
    addi r20 r0 0
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.134022
    addi r20 r0 0
    j float_eq0_cont.134023
float_eq0.134022:
    lw r21 r19 16
    lw r22 r19 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.134024
    addi r23 r0 1
    j float_ble_cont.134025
float_ble_else.134024:
    addi r23 r0 0
float_ble_cont.134025:
    addi r28 r0 0
    bne r22 r28 beq_else.134026
    or r22 r23 r0
    j beq_cont.134027
beq_else.134026:
    addi r28 r0 0
    bne r23 r28 beq_else.134028
    addi r22 r0 1
    j beq_cont.134029
beq_else.134028:
    addi r22 r0 0
beq_cont.134029:
beq_cont.134027:
    lwcZ f3 r21 4
    addi r28 r0 0
    bne r22 r28 beq_else.134030
    fneg f3 f3
    j beq_cont.134031
beq_else.134030:
beq_cont.134031:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.134032
    j float_eq0_cont.134033
float_eq0.134032:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.134033:
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134034
    fneg f4 f4
    j float_ble_cont.134035
float_ble_else.134034:
float_ble_cont.134035:
    lwcZ f5 r21 8
    fclt f4 f5
    bc1f float_ble_else.134036
    sll r22 r20 2
    add r27 r3 r22
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134038
    fneg f4 f4
    j float_ble_cont.134039
float_ble_else.134038:
float_ble_cont.134039:
    sll r20 r20 2
    add r27 r21 r20
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134040
    addi r20 r0 0
    sll r20 r20 2
    add r27 r8 r20
    swcZ f3 r27 0
    addi r20 r0 1
    j float_ble_cont.134041
float_ble_else.134040:
    addi r20 r0 0
float_ble_cont.134041:
    j float_ble_cont.134037
float_ble_else.134036:
    addi r20 r0 0
float_ble_cont.134037:
float_eq0_cont.134023:
    addi r28 r0 0
    bne r20 r28 beq_else.134042
    addi r20 r0 1
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.134044
    addi r19 r0 0
    j float_eq0_cont.134045
float_eq0.134044:
    lw r21 r19 16
    lw r19 r19 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.134046
    addi r22 r0 1
    j float_ble_cont.134047
float_ble_else.134046:
    addi r22 r0 0
float_ble_cont.134047:
    addi r28 r0 0
    bne r19 r28 beq_else.134048
    or r19 r22 r0
    j beq_cont.134049
beq_else.134048:
    addi r28 r0 0
    bne r22 r28 beq_else.134050
    addi r19 r0 1
    j beq_cont.134051
beq_else.134050:
    addi r19 r0 0
beq_cont.134051:
beq_cont.134049:
    lwcZ f3 r21 8
    addi r28 r0 0
    bne r19 r28 beq_else.134052
    fneg f3 f3
    j beq_cont.134053
beq_else.134052:
beq_cont.134053:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.134054
    j float_eq0_cont.134055
float_eq0.134054:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.134055:
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.134056
    fneg f0 f0
    j float_ble_cont.134057
float_ble_else.134056:
float_ble_cont.134057:
    lwcZ f3 r21 0
    fclt f0 f3
    bc1f float_ble_else.134058
    sll r19 r20 2
    add r27 r3 r19
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.134060
    fneg f0 f0
    j float_ble_cont.134061
float_ble_else.134060:
float_ble_cont.134061:
    sll r19 r20 2
    add r27 r21 r19
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134062
    addi r19 r0 0
    sll r19 r19 2
    add r27 r8 r19
    swcZ f2 r27 0
    addi r19 r0 1
    j float_ble_cont.134063
float_ble_else.134062:
    addi r19 r0 0
float_ble_cont.134063:
    j float_ble_cont.134059
float_ble_else.134058:
    addi r19 r0 0
float_ble_cont.134059:
float_eq0_cont.134045:
    addi r28 r0 0
    bne r19 r28 beq_else.134064
    addi r19 r0 0
    j beq_cont.134065
beq_else.134064:
    addi r19 r0 3
beq_cont.134065:
    j beq_cont.134043
beq_else.134042:
    addi r19 r0 2
beq_cont.134043:
    j beq_cont.134021
beq_else.134020:
    addi r19 r0 1
beq_cont.134021:
    j beq_cont.133999
beq_else.133998:
    addi r28 r0 2
    bne r20 r28 beq_else.134066
    lw r19 r19 16
    lwcZ f3 r3 0
    lwcZ f4 r19 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r19 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.134068
    addi r20 r0 1
    j float_ble_cont.134069
float_ble_else.134068:
    addi r20 r0 0
float_ble_cont.134069:
    addi r28 r0 0
    bne r20 r28 beq_else.134070
    addi r19 r0 0
    j beq_cont.134071
beq_else.134070:
    lwcZ f4 r19 0
    fmul f0 f4 f0
    lwcZ f4 r19 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r19 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.134072
    fmv f1 f3
    j float_eq0_cont.134073
float_eq0.134072:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.134073:
    fmul f0 f0 f1
    swcZ f0 r8 0
    addi r19 r0 1
beq_cont.134071:
    j beq_cont.134067
beq_else.134066:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r20 r19 16
    lwcZ f7 r20 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r20 r19 16
    lwcZ f8 r20 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r20 r19 16
    lwcZ f8 r20 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r20 r19 12
    addi r28 r0 0
    bne r20 r28 beq_else.134074
    fmv f3 f6
    j beq_cont.134075
beq_else.134074:
    fmul f7 f4 f5
    lw r20 r19 36
    lwcZ f8 r20 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r20 r19 36
    lwcZ f7 r20 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r20 r19 36
    lwcZ f4 r20 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.134075:
    fcz f3
    bc1f float_eq0.134076
    addi r19 r0 0
    j float_eq0_cont.134077
float_eq0.134076:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r20 r19 16
    lwcZ f8 r20 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r20 r19 16
    lwcZ f9 r20 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r20 r19 16
    lwcZ f9 r20 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r20 r19 12
    addi r28 r0 0
    bne r20 r28 beq_else.134078
    fmv f4 f7
    j beq_cont.134079
beq_else.134078:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r20 r19 36
    lwcZ f9 r20 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r20 r19 36
    lwcZ f9 r20 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r20 r19 36
    lwcZ f5 r20 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.134079:
    fmul f5 f0 f0
    lw r20 r19 16
    lwcZ f6 r20 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r20 r19 16
    lwcZ f7 r20 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r20 r19 16
    lwcZ f7 r20 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r20 r19 12
    addi r28 r0 0
    bne r20 r28 beq_else.134080
    fmv f0 f5
    j beq_cont.134081
beq_else.134080:
    fmul f6 f1 f2
    lw r20 r19 36
    lwcZ f7 r20 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r20 r19 36
    lwcZ f6 r20 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r20 r19 36
    lwcZ f1 r20 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.134081:
    lw r20 r19 4
    addi r28 r0 3
    bne r20 r28 beq_else.134082
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.134083
beq_else.134082:
beq_cont.134083:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134084
    addi r20 r0 1
    j float_ble_cont.134085
float_ble_else.134084:
    addi r20 r0 0
float_ble_cont.134085:
    addi r28 r0 0
    bne r20 r28 beq_else.134086
    addi r19 r0 0
    j beq_cont.134087
beq_else.134086:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134088
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134090
    j float_eq0_cont.134091
float_eq0.134090:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134091:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134092
    j float_eq0_cont.134093
float_eq0.134092:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134093:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134094
    j float_eq0_cont.134095
float_eq0.134094:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134095:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134096
    j float_eq0_cont.134097
float_eq0.134096:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134097:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134098
    j float_eq0_cont.134099
float_eq0.134098:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.134099:
    fmul f0 f0 f1
    j float_ble_cont.134089
float_ble_else.134088:
    flui f0 0
    # 0.000000
float_ble_cont.134089:
    lw r19 r19 24
    addi r28 r0 0
    bne r19 r28 beq_else.134100
    fneg f0 f0
    j beq_cont.134101
beq_else.134100:
beq_cont.134101:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.134102
    fmv f1 f3
    j float_eq0_cont.134103
float_eq0.134102:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.134103:
    fmul f0 f0 f1
    swcZ f0 r8 0
    addi r19 r0 1
beq_cont.134087:
float_eq0_cont.134077:
beq_cont.134067:
beq_cont.133999:
    addi r28 r0 0
    bne r19 r28 beq_else.134104
    j beq_cont.134105
beq_else.134104:
    lwcZ f0 r8 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.134106
    addi r19 r0 1
    sll r19 r19 2
    add r27 r18 r19
    lw r19 r27 0
    addi r20 r0 -1
    bne r19 r20 beq_else.134108
    j beq_cont.134109
beq_else.134108:
    sll r19 r19 2
    add r27 r17 r19
    lw r19 r27 0
    addi r20 r0 0
    sw r18 r29 72
    mv r2 r19
    mv r1 r20
    mv r25 r11
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 72
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.134110
    j beq_cont.134111
beq_else.134110:
    sll r1 r1 2
    lw r3 r29 60
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    sll r4 r4 2
    add r27 r1 r4
    lw r4 r27 0
    addi r5 r0 -1
    bne r4 r5 beq_else.134112
    j beq_cont.134113
beq_else.134112:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    sw r1 r29 104
    sw r4 r29 108
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 0
    bne r1 r2 beq_else.134114
    lw r1 r29 108
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r3 r0 0
    bne r1 r3 beq_else.134116
    j beq_cont.134117
beq_else.134116:
    addi r1 r0 1
    lw r3 r29 104
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.134117:
    j beq_cont.134115
beq_else.134114:
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lwcZ f0 r27 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134118
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 32
    add r27 r4 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134120
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 52
    add r27 r5 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r6 r29 48
    add r27 r6 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    lw r7 r29 104
    lw r25 r29 28
    sw r1 r29 112
    swcZ f3 r29 116
    swcZ f2 r29 120
    swcZ f1 r29 124
    swcZ f0 r29 128
    mv r1 r2
    mv r2 r7
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 0
    bne r1 r2 beq_else.134122
    j beq_cont.134123
beq_else.134122:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 128
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 24
    lwcZ f0 r29 124
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 120
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 116
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 20
    lw r5 r29 108
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 16
    lw r6 r29 112
    add r27 r5 r1
    sw r6 r27 0
beq_cont.134123:
    j float_ble_cont.134121
float_ble_else.134120:
float_ble_cont.134121:
    j float_ble_cont.134119
float_ble_else.134118:
float_ble_cont.134119:
    addi r1 r0 1
    lw r2 r29 104
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.134115:
beq_cont.134113:
    addi r1 r0 3
    sll r1 r1 2
    lw r2 r29 72
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.134124
    j beq_cont.134125
beq_else.134124:
    sll r1 r1 2
    lw r3 r29 60
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r2 r1
    mv r1 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 4
    lw r2 r29 72
    lw r3 r29 52
    lw r25 r29 12
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.134125:
beq_cont.134111:
beq_cont.134109:
    j float_ble_cont.134107
float_ble_else.134106:
float_ble_cont.134107:
beq_cont.134105:
beq_cont.133979:
    lw r1 r29 68
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 64
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.134126
    jr r31
beq_else.134126:
    sw r1 r29 132
    addi r28 r0 99
    bne r4 r28 beq_else.134128
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.134130
    j beq_cont.134131
beq_else.134130:
    sll r4 r4 2
    lw r5 r29 60
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 0
    sw r2 r29 136
    addi r28 r0 -1
    bne r6 r28 beq_else.134132
    j beq_cont.134133
beq_else.134132:
    lw r7 r29 52
    lw r8 r29 48
    lw r25 r29 56
    sw r4 r29 140
    sw r6 r29 144
    mv r3 r8
    mv r2 r7
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r28 r0 0
    bne r1 r28 beq_else.134134
    lw r1 r29 144
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.134136
    j beq_cont.134137
beq_else.134136:
    addi r1 r0 1
    lw r3 r29 140
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.134137:
    j beq_cont.134135
beq_else.134134:
    lw r2 r29 36
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134138
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 32
    add r27 r4 r3
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134140
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 52
    add r27 r5 r3
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 48
    add r27 r6 r3
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r3 r0 2
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r3 r0 0
    lw r7 r29 140
    lw r25 r29 28
    sw r1 r29 148
    swcZ f3 r29 152
    swcZ f2 r29 156
    swcZ f1 r29 160
    swcZ f0 r29 164
    mv r2 r7
    mv r1 r3
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    bne r1 r2 beq_else.134142
    j beq_cont.134143
beq_else.134142:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 164
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 24
    lwcZ f0 r29 160
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 156
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 152
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 20
    lw r4 r29 144
    add r27 r3 r1
    sw r4 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 16
    lw r4 r29 148
    add r27 r3 r1
    sw r4 r27 0
beq_cont.134143:
    j float_ble_cont.134141
float_ble_else.134140:
float_ble_cont.134141:
    j float_ble_cont.134139
float_ble_else.134138:
float_ble_cont.134139:
    addi r1 r0 1
    lw r2 r29 140
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.134135:
beq_cont.134133:
    lw r1 r29 136
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.134144
    j beq_cont.134145
beq_else.134144:
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r1 r0 3
    lw r2 r29 136
    lw r3 r29 52
    lw r25 r29 12
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.134145:
beq_cont.134131:
    j beq_cont.134129
beq_else.134128:
    sll r4 r4 2
    lw r5 r29 44
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 48
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.134146
    addi r7 r0 2
    lw r8 r29 52
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.134148
    addi r7 r0 0
    j float_eq0_cont.134149
float_eq0.134148:
    lw r9 r4 16
    lw r10 r4 24
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.134150
    addi r11 r0 1
    j float_ble_cont.134151
float_ble_else.134150:
    addi r11 r0 0
float_ble_cont.134151:
    addi r28 r0 0
    bne r10 r28 beq_else.134152
    or r10 r11 r0
    j beq_cont.134153
beq_else.134152:
    addi r28 r0 0
    bne r11 r28 beq_else.134154
    addi r10 r0 1
    j beq_cont.134155
beq_else.134154:
    addi r10 r0 0
beq_cont.134155:
beq_cont.134153:
    lwcZ f3 r9 0
    addi r28 r0 0
    bne r10 r28 beq_else.134156
    fneg f3 f3
    j beq_cont.134157
beq_else.134156:
beq_cont.134157:
    fsub f3 f3 f0
    lwcZ f4 r8 0
    fcz f4
    bc1f float_eq0.134158
    j float_eq0_cont.134159
float_eq0.134158:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.134159:
    fmul f3 f3 f4
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134160
    fneg f4 f4
    j float_ble_cont.134161
float_ble_else.134160:
float_ble_cont.134161:
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.134162
    sll r10 r7 2
    add r27 r8 r10
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134164
    fneg f4 f4
    j float_ble_cont.134165
float_ble_else.134164:
float_ble_cont.134165:
    sll r7 r7 2
    add r27 r9 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134166
    addi r7 r0 0
    sll r7 r7 2
    lw r9 r29 36
    add r27 r9 r7
    swcZ f3 r27 0
    addi r7 r0 1
    j float_ble_cont.134167
float_ble_else.134166:
    addi r7 r0 0
float_ble_cont.134167:
    j float_ble_cont.134163
float_ble_else.134162:
    addi r7 r0 0
float_ble_cont.134163:
float_eq0_cont.134149:
    addi r28 r0 0
    bne r7 r28 beq_else.134168
    addi r7 r0 0
    lwcZ f3 r8 4
    fcz f3
    bc1f float_eq0.134170
    addi r7 r0 0
    j float_eq0_cont.134171
float_eq0.134170:
    lw r9 r4 16
    lw r10 r4 24
    lwcZ f3 r8 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.134172
    addi r11 r0 1
    j float_ble_cont.134173
float_ble_else.134172:
    addi r11 r0 0
float_ble_cont.134173:
    addi r28 r0 0
    bne r10 r28 beq_else.134174
    or r10 r11 r0
    j beq_cont.134175
beq_else.134174:
    addi r28 r0 0
    bne r11 r28 beq_else.134176
    addi r10 r0 1
    j beq_cont.134177
beq_else.134176:
    addi r10 r0 0
beq_cont.134177:
beq_cont.134175:
    lwcZ f3 r9 4
    addi r28 r0 0
    bne r10 r28 beq_else.134178
    fneg f3 f3
    j beq_cont.134179
beq_else.134178:
beq_cont.134179:
    fsub f3 f3 f1
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.134180
    j float_eq0_cont.134181
float_eq0.134180:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.134181:
    fmul f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134182
    fneg f4 f4
    j float_ble_cont.134183
float_ble_else.134182:
float_ble_cont.134183:
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.134184
    sll r10 r7 2
    add r27 r8 r10
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134186
    fneg f4 f4
    j float_ble_cont.134187
float_ble_else.134186:
float_ble_cont.134187:
    sll r7 r7 2
    add r27 r9 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134188
    addi r7 r0 0
    sll r7 r7 2
    lw r9 r29 36
    add r27 r9 r7
    swcZ f3 r27 0
    addi r7 r0 1
    j float_ble_cont.134189
float_ble_else.134188:
    addi r7 r0 0
float_ble_cont.134189:
    j float_ble_cont.134185
float_ble_else.134184:
    addi r7 r0 0
float_ble_cont.134185:
float_eq0_cont.134171:
    addi r28 r0 0
    bne r7 r28 beq_else.134190
    addi r7 r0 1
    lwcZ f3 r8 8
    fcz f3
    bc1f float_eq0.134192
    addi r4 r0 0
    j float_eq0_cont.134193
float_eq0.134192:
    lw r9 r4 16
    lw r4 r4 24
    lwcZ f3 r8 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.134194
    addi r10 r0 1
    j float_ble_cont.134195
float_ble_else.134194:
    addi r10 r0 0
float_ble_cont.134195:
    addi r28 r0 0
    bne r4 r28 beq_else.134196
    or r4 r10 r0
    j beq_cont.134197
beq_else.134196:
    addi r28 r0 0
    bne r10 r28 beq_else.134198
    addi r4 r0 1
    j beq_cont.134199
beq_else.134198:
    addi r4 r0 0
beq_cont.134199:
beq_cont.134197:
    lwcZ f3 r9 8
    addi r28 r0 0
    bne r4 r28 beq_else.134200
    fneg f3 f3
    j beq_cont.134201
beq_else.134200:
beq_cont.134201:
    fsub f2 f3 f2
    lwcZ f3 r8 8
    fcz f3
    bc1f float_eq0.134202
    j float_eq0_cont.134203
float_eq0.134202:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.134203:
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.134204
    fneg f0 f0
    j float_ble_cont.134205
float_ble_else.134204:
float_ble_cont.134205:
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.134206
    sll r4 r7 2
    add r27 r8 r4
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.134208
    fneg f0 f0
    j float_ble_cont.134209
float_ble_else.134208:
float_ble_cont.134209:
    sll r4 r7 2
    add r27 r9 r4
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134210
    addi r4 r0 0
    sll r4 r4 2
    lw r7 r29 36
    add r27 r7 r4
    swcZ f2 r27 0
    addi r4 r0 1
    j float_ble_cont.134211
float_ble_else.134210:
    addi r4 r0 0
float_ble_cont.134211:
    j float_ble_cont.134207
float_ble_else.134206:
    addi r4 r0 0
float_ble_cont.134207:
float_eq0_cont.134193:
    addi r28 r0 0
    bne r4 r28 beq_else.134212
    addi r4 r0 0
    j beq_cont.134213
beq_else.134212:
    addi r4 r0 3
beq_cont.134213:
    j beq_cont.134191
beq_else.134190:
    addi r4 r0 2
beq_cont.134191:
    j beq_cont.134169
beq_else.134168:
    addi r4 r0 1
beq_cont.134169:
    j beq_cont.134147
beq_else.134146:
    addi r28 r0 2
    bne r7 r28 beq_else.134214
    lw r4 r4 16
    lw r7 r29 52
    lwcZ f3 r7 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r7 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r7 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.134216
    addi r8 r0 1
    j float_ble_cont.134217
float_ble_else.134216:
    addi r8 r0 0
float_ble_cont.134217:
    addi r28 r0 0
    bne r8 r28 beq_else.134218
    addi r4 r0 0
    j beq_cont.134219
beq_else.134218:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.134220
    fmv f1 f3
    j float_eq0_cont.134221
float_eq0.134220:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.134221:
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.134219:
    j beq_cont.134215
beq_else.134214:
    lw r7 r29 52
    lwcZ f3 r7 0
    lwcZ f4 r7 4
    lwcZ f5 r7 8
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.134222
    fmv f3 f6
    j beq_cont.134223
beq_else.134222:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.134223:
    fcz f3
    bc1f float_eq0.134224
    addi r4 r0 0
    j float_eq0_cont.134225
float_eq0.134224:
    lwcZ f4 r7 0
    lwcZ f5 r7 4
    lwcZ f6 r7 8
    fmul f7 f4 f0
    lw r8 r4 16
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r8 r4 16
    lwcZ f9 r8 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r8 r4 16
    lwcZ f9 r8 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.134226
    fmv f4 f7
    j beq_cont.134227
beq_else.134226:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r8 r4 36
    lwcZ f9 r8 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r8 r4 36
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.134227:
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.134228
    fmv f0 f5
    j beq_cont.134229
beq_else.134228:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.134229:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.134230
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.134231
beq_else.134230:
beq_cont.134231:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134232
    addi r8 r0 1
    j float_ble_cont.134233
float_ble_else.134232:
    addi r8 r0 0
float_ble_cont.134233:
    addi r28 r0 0
    bne r8 r28 beq_else.134234
    addi r4 r0 0
    j beq_cont.134235
beq_else.134234:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134236
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134238
    j float_eq0_cont.134239
float_eq0.134238:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134239:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134240
    j float_eq0_cont.134241
float_eq0.134240:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134241:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134242
    j float_eq0_cont.134243
float_eq0.134242:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134243:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134244
    j float_eq0_cont.134245
float_eq0.134244:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.134245:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.134246
    j float_eq0_cont.134247
float_eq0.134246:
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
float_eq0_cont.134247:
    fmul f0 f0 f1
    j float_ble_cont.134237
float_ble_else.134236:
    flui f0 0
    # 0.000000
float_ble_cont.134237:
    lw r4 r4 24
    addi r28 r0 0
    bne r4 r28 beq_else.134248
    fneg f0 f0
    j beq_cont.134249
beq_else.134248:
beq_cont.134249:
    fsub f0 f0 f4
    fcz f3
    bc1f float_eq0.134250
    fmv f1 f3
    j float_eq0_cont.134251
float_eq0.134250:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.134251:
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.134235:
float_eq0_cont.134225:
beq_cont.134215:
beq_cont.134147:
    addi r28 r0 0
    bne r4 r28 beq_else.134252
    j beq_cont.134253
beq_else.134252:
    lw r4 r29 36
    lwcZ f0 r4 0
    lw r7 r29 32
    lwcZ f1 r7 0
    fclt f0 f1
    bc1f float_ble_else.134254
    addi r8 r0 1
    sll r8 r8 2
    add r27 r2 r8
    lw r8 r27 0
    addi r9 r0 -1
    bne r8 r9 beq_else.134256
    j beq_cont.134257
beq_else.134256:
    sll r8 r8 2
    lw r9 r29 60
    add r27 r9 r8
    lw r8 r27 0
    addi r10 r0 0
    sll r10 r10 2
    add r27 r8 r10
    lw r10 r27 0
    addi r11 r0 -1
    sw r2 r29 136
    bne r10 r11 beq_else.134258
    j beq_cont.134259
beq_else.134258:
    lw r11 r29 52
    lw r25 r29 56
    sw r8 r29 168
    sw r10 r29 172
    mv r3 r6
    mv r2 r11
    mv r1 r10
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r2 r0 0
    bne r1 r2 beq_else.134260
    lw r1 r29 172
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r3 r0 0
    bne r1 r3 beq_else.134262
    j beq_cont.134263
beq_else.134262:
    addi r1 r0 1
    lw r3 r29 168
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.134263:
    j beq_cont.134261
beq_else.134260:
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lwcZ f0 r27 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134264
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 32
    add r27 r4 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134266
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 52
    add r27 r5 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r6 r29 48
    add r27 r6 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    lw r7 r29 168
    lw r25 r29 28
    sw r1 r29 176
    swcZ f3 r29 180
    swcZ f2 r29 184
    swcZ f1 r29 188
    swcZ f0 r29 192
    mv r1 r2
    mv r2 r7
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 0
    bne r1 r2 beq_else.134268
    j beq_cont.134269
beq_else.134268:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 192
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 24
    lwcZ f0 r29 188
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 184
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 180
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 20
    lw r4 r29 172
    add r27 r3 r1
    sw r4 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 16
    lw r4 r29 176
    add r27 r3 r1
    sw r4 r27 0
beq_cont.134269:
    j float_ble_cont.134267
float_ble_else.134266:
float_ble_cont.134267:
    j float_ble_cont.134265
float_ble_else.134264:
float_ble_cont.134265:
    addi r1 r0 1
    lw r2 r29 168
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.134261:
beq_cont.134259:
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 136
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.134270
    j beq_cont.134271
beq_else.134270:
    sll r1 r1 2
    lw r3 r29 60
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r2 r1
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r1 r0 3
    lw r2 r29 136
    lw r3 r29 52
    lw r25 r29 12
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.134271:
beq_cont.134257:
    j float_ble_cont.134255
float_ble_else.134254:
float_ble_cont.134255:
beq_cont.134253:
beq_cont.134129:
    lw r1 r29 132
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 64
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.134272
    jr r31
beq_else.134272:
    sw r1 r29 196
    addi r28 r0 99
    bne r4 r28 beq_else.134274
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.134276
    j beq_cont.134277
beq_else.134276:
    sll r4 r4 2
    lw r5 r29 60
    add r27 r5 r4
    lw r4 r27 0
    addi r5 r0 0
    lw r6 r29 52
    lw r25 r29 40
    sw r2 r29 200
    mv r3 r6
    mv r2 r4
    mv r1 r5
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r1 r0 2
    lw r2 r29 200
    lw r3 r29 52
    lw r25 r29 12
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.134277:
    j beq_cont.134275
beq_else.134274:
    sll r4 r4 2
    lw r5 r29 44
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 48
    lwcZ f0 r5 0
    lw r6 r4 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r4 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r4 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r4 4
    sw r2 r29 200
    addi r28 r0 1
    bne r6 r28 beq_else.134278
    lw r6 r29 52
    lw r25 r29 8
    mv r2 r6
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.134279
beq_else.134278:
    addi r28 r0 2
    bne r6 r28 beq_else.134280
    lw r4 r4 16
    lw r6 r29 52
    lwcZ f3 r6 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r6 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r6 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.134282
    addi r7 r0 1
    j float_ble_cont.134283
float_ble_else.134282:
    addi r7 r0 0
float_ble_cont.134283:
    addi r28 r0 0
    bne r7 r28 beq_else.134284
    addi r1 r0 0
    j beq_cont.134285
beq_else.134284:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    fcz f3
    bc1f float_eq0.134286
    fmv f1 f3
    j float_eq0_cont.134287
float_eq0.134286:
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
float_eq0_cont.134287:
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.134285:
    j beq_cont.134281
beq_else.134280:
    lw r6 r29 52
    lw r25 r29 4
    mv r2 r6
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.134281:
beq_cont.134279:
    addi r28 r0 0
    bne r1 r28 beq_else.134288
    j beq_cont.134289
beq_else.134288:
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.134290
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 200
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.134292
    j beq_cont.134293
beq_else.134292:
    sll r3 r3 2
    lw r5 r29 60
    add r27 r5 r3
    lw r3 r27 0
    addi r5 r0 0
    lw r6 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r1 r5
    mv r3 r6
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r1 r0 2
    lw r2 r29 200
    lw r3 r29 52
    lw r25 r29 12
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
beq_cont.134293:
    j float_ble_cont.134291
float_ble_else.134290:
float_ble_cont.134291:
beq_cont.134289:
beq_cont.134275:
    lw r1 r29 196
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 64
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.134294
    jr r31
beq_else.134294:
    sw r1 r29 204
    addi r28 r0 99
    bne r4 r28 beq_else.134296
    addi r4 r0 1
    lw r5 r29 52
    lw r25 r29 12
    mv r3 r5
    mv r1 r4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.134297
beq_else.134296:
    lw r5 r29 52
    lw r6 r29 48
    lw r25 r29 56
    sw r2 r29 208
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r28 r0 0
    bne r1 r28 beq_else.134298
    j beq_cont.134299
beq_else.134298:
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r1 r29 32
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.134300
    addi r1 r0 1
    lw r2 r29 208
    lw r3 r29 52
    lw r25 r29 12
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j float_ble_cont.134301
float_ble_else.134300:
float_ble_cont.134301:
beq_cont.134299:
beq_cont.134297:
    lw r1 r29 204
    addi r1 r1 1
    lw r2 r29 64
    lw r3 r29 52
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_each_element_fast.2922:
    lw r4 r25 36
    lw r5 r25 32
    lw r6 r25 28
    lw r7 r25 24
    lw r8 r25 20
    lw r9 r25 16
    lw r10 r25 12
    lw r11 r25 8
    lw r12 r25 4
    lw r13 r3 0
    sll r14 r1 2
    add r27 r2 r14
    lw r14 r27 0
    addi r28 r0 -1
    bne r14 r28 beq_else.134302
    jr r31
beq_else.134302:
    sll r15 r14 2
    add r27 r8 r15
    lw r15 r27 0
    lw r16 r15 40
    lwcZ f0 r16 0
    lwcZ f1 r16 4
    lwcZ f2 r16 8
    lw r17 r3 4
    sll r18 r14 2
    add r27 r17 r18
    lw r17 r27 0
    lw r18 r15 4
    addi r28 r0 1
    bne r18 r28 beq_else.134304
    lw r16 r3 0
    lwcZ f3 r17 0
    fsub f3 f3 f0
    lwcZ f4 r17 4
    fmul f3 f3 f4
    lwcZ f4 r16 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134306
    fneg f4 f4
    j float_ble_cont.134307
float_ble_else.134306:
float_ble_cont.134307:
    lw r18 r15 16
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.134308
    addi r18 r0 2
    sll r18 r18 2
    add r27 r16 r18
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134310
    fneg f4 f4
    j float_ble_cont.134311
float_ble_else.134310:
float_ble_cont.134311:
    lw r18 r15 16
    addi r19 r0 2
    sll r19 r19 2
    add r27 r18 r19
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134312
    addi r18 r0 1
    sll r18 r18 2
    add r27 r17 r18
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.134314
    addi r18 r0 0
    j float_eq0_cont.134315
float_eq0.134314:
    addi r18 r0 1
float_eq0_cont.134315:
    j float_ble_cont.134313
float_ble_else.134312:
    addi r18 r0 0
float_ble_cont.134313:
    j float_ble_cont.134309
float_ble_else.134308:
    addi r18 r0 0
float_ble_cont.134309:
    addi r28 r0 0
    bne r18 r28 beq_else.134316
    lwcZ f3 r17 8
    fsub f3 f3 f1
    lwcZ f4 r17 12
    fmul f3 f3 f4
    lwcZ f4 r16 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134318
    fneg f4 f4
    j float_ble_cont.134319
float_ble_else.134318:
float_ble_cont.134319:
    lw r18 r15 16
    lwcZ f5 r18 0
    fclt f4 f5
    bc1f float_ble_else.134320
    addi r18 r0 2
    sll r18 r18 2
    add r27 r16 r18
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134322
    fneg f4 f4
    j float_ble_cont.134323
float_ble_else.134322:
float_ble_cont.134323:
    lw r18 r15 16
    addi r19 r0 2
    sll r19 r19 2
    add r27 r18 r19
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134324
    addi r18 r0 3
    sll r18 r18 2
    add r27 r17 r18
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.134326
    addi r18 r0 0
    j float_eq0_cont.134327
float_eq0.134326:
    addi r18 r0 1
float_eq0_cont.134327:
    j float_ble_cont.134325
float_ble_else.134324:
    addi r18 r0 0
float_ble_cont.134325:
    j float_ble_cont.134321
float_ble_else.134320:
    addi r18 r0 0
float_ble_cont.134321:
    addi r28 r0 0
    bne r18 r28 beq_else.134328
    lwcZ f3 r17 16
    fsub f2 f3 f2
    lwcZ f3 r17 20
    fmul f2 f2 f3
    lwcZ f3 r16 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.134330
    fneg f0 f0
    j float_ble_cont.134331
float_ble_else.134330:
float_ble_cont.134331:
    lw r18 r15 16
    lwcZ f3 r18 0
    fclt f0 f3
    bc1f float_ble_else.134332
    addi r18 r0 1
    sll r18 r18 2
    add r27 r16 r18
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.134334
    fneg f0 f0
    j float_ble_cont.134335
float_ble_else.134334:
float_ble_cont.134335:
    lw r15 r15 16
    addi r16 r0 1
    sll r16 r16 2
    add r27 r15 r16
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134336
    addi r15 r0 5
    sll r15 r15 2
    add r27 r17 r15
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.134338
    addi r15 r0 0
    j float_eq0_cont.134339
float_eq0.134338:
    addi r15 r0 1
float_eq0_cont.134339:
    j float_ble_cont.134337
float_ble_else.134336:
    addi r15 r0 0
float_ble_cont.134337:
    j float_ble_cont.134333
float_ble_else.134332:
    addi r15 r0 0
float_ble_cont.134333:
    addi r28 r0 0
    bne r15 r28 beq_else.134340
    addi r15 r0 0
    j beq_cont.134341
beq_else.134340:
    swcZ f2 r7 0
    addi r15 r0 3
beq_cont.134341:
    j beq_cont.134329
beq_else.134328:
    swcZ f3 r7 0
    addi r15 r0 2
beq_cont.134329:
    j beq_cont.134317
beq_else.134316:
    swcZ f3 r7 0
    addi r15 r0 1
beq_cont.134317:
    j beq_cont.134305
beq_else.134304:
    addi r28 r0 2
    bne r18 r28 beq_else.134342
    lwcZ f0 r17 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.134344
    addi r15 r0 1
    j float_ble_cont.134345
float_ble_else.134344:
    addi r15 r0 0
float_ble_cont.134345:
    addi r28 r0 0
    bne r15 r28 beq_else.134346
    addi r15 r0 0
    j beq_cont.134347
beq_else.134346:
    lwcZ f0 r17 0
    lwcZ f1 r16 12
    fmul f0 f0 f1
    swcZ f0 r7 0
    addi r15 r0 1
beq_cont.134347:
    j beq_cont.134343
beq_else.134342:
    lwcZ f3 r17 0
    fcz f3
    bc1f float_eq0.134348
    addi r15 r0 0
    j float_eq0_cont.134349
float_eq0.134348:
    lwcZ f4 r17 4
    fmul f0 f4 f0
    lwcZ f4 r17 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r17 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.134350
    addi r16 r0 1
    j float_ble_cont.134351
float_ble_else.134350:
    addi r16 r0 0
float_ble_cont.134351:
    addi r28 r0 0
    bne r16 r28 beq_else.134352
    addi r15 r0 0
    j beq_cont.134353
beq_else.134352:
    lw r15 r15 24
    addi r28 r0 0
    bne r15 r28 beq_else.134354
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.134356
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134358
    j float_eq0_cont.134359
float_eq0.134358:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134359:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134360
    j float_eq0_cont.134361
float_eq0.134360:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134361:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134362
    j float_eq0_cont.134363
float_eq0.134362:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134363:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134364
    j float_eq0_cont.134365
float_eq0.134364:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134365:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134366
    j float_eq0_cont.134367
float_eq0.134366:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.134367:
    fmul f1 f1 f2
    j float_ble_cont.134357
float_ble_else.134356:
    flui f1 0
    # 0.000000
float_ble_cont.134357:
    fsub f0 f0 f1
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r7 0
    j beq_cont.134355
beq_else.134354:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.134368
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134370
    j float_eq0_cont.134371
float_eq0.134370:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134371:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134372
    j float_eq0_cont.134373
float_eq0.134372:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134373:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134374
    j float_eq0_cont.134375
float_eq0.134374:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134375:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134376
    j float_eq0_cont.134377
float_eq0.134376:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134377:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134378
    j float_eq0_cont.134379
float_eq0.134378:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.134379:
    fmul f1 f1 f2
    j float_ble_cont.134369
float_ble_else.134368:
    flui f1 0
    # 0.000000
float_ble_cont.134369:
    fadd f0 f0 f1
    lwcZ f1 r17 16
    fmul f0 f0 f1
    swcZ f0 r7 0
beq_cont.134355:
    addi r15 r0 1
beq_cont.134353:
float_eq0_cont.134349:
beq_cont.134343:
beq_cont.134305:
    addi r28 r0 0
    bne r15 r28 beq_else.134380
    sll r13 r14 2
    add r27 r8 r13
    lw r13 r27 0
    lw r13 r13 24
    addi r28 r0 0
    bne r13 r28 beq_else.134381
    jr r31
beq_else.134381:
    addi r1 r1 1
    lw r13 r3 0
    sll r14 r1 2
    add r27 r2 r14
    lw r14 r27 0
    addi r28 r0 -1
    bne r14 r28 beq_else.134383
    jr r31
beq_else.134383:
    sw r9 r29 0
    sw r11 r29 4
    sw r10 r29 8
    sw r12 r29 12
    sw r5 r29 16
    sw r13 r29 20
    sw r4 r29 24
    sw r7 r29 28
    sw r3 r29 32
    sw r2 r29 36
    sw r25 r29 40
    sw r1 r29 44
    sw r8 r29 48
    sw r14 r29 52
    mv r2 r3
    mv r1 r14
    mv r25 r6
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    addi r28 r0 0
    bne r1 r28 beq_else.134385
    lw r1 r29 52
    sll r1 r1 2
    lw r2 r29 48
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.134386
    jr r31
beq_else.134386:
    lw r1 r29 44
    addi r1 r1 1
    lw r2 r29 36
    lw r3 r29 32
    lw r25 r29 40
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.134385:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134388
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 24
    add r27 r3 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134390
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 20
    add r27 r4 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 16
    add r27 r5 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 -1
    sw r1 r29 56
    swcZ f3 r29 60
    swcZ f2 r29 64
    swcZ f1 r29 68
    swcZ f0 r29 72
    bne r2 r5 beq_else.134392
    addi r1 r0 1
    j beq_cont.134393
beq_else.134392:
    sll r2 r2 2
    lw r5 r29 48
    add r27 r5 r2
    lw r2 r27 0
    lw r6 r2 20
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r6 r2 20
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r6 r2 20
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r6 r2 4
    addi r7 r0 1
    bne r6 r7 beq_else.134394
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134396
    fneg f4 f4
    j float_ble_cont.134397
float_ble_else.134396:
float_ble_cont.134397:
    lw r6 r2 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134398
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134400
    fneg f4 f5
    j float_ble_cont.134401
float_ble_else.134400:
    fmv f4 f5
float_ble_cont.134401:
    lw r6 r2 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134402
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134404
    fneg f4 f6
    j float_ble_cont.134405
float_ble_else.134404:
    fmv f4 f6
float_ble_cont.134405:
    lw r6 r2 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134406
    addi r6 r0 1
    j float_ble_cont.134407
float_ble_else.134406:
    addi r6 r0 0
float_ble_cont.134407:
    j float_ble_cont.134403
float_ble_else.134402:
    addi r6 r0 0
float_ble_cont.134403:
    j float_ble_cont.134399
float_ble_else.134398:
    addi r6 r0 0
float_ble_cont.134399:
    addi r7 r0 0
    bne r6 r7 beq_else.134408
    lw r2 r2 24
    addi r6 r0 0
    bne r2 r6 beq_else.134410
    addi r2 r0 1
    j beq_cont.134411
beq_else.134410:
    addi r2 r0 0
beq_cont.134411:
    j beq_cont.134409
beq_else.134408:
    lw r2 r2 24
beq_cont.134409:
    j beq_cont.134395
beq_else.134394:
    addi r7 r0 2
    bne r6 r7 beq_else.134412
    lw r6 r2 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134414
    addi r6 r0 1
    j float_ble_cont.134415
float_ble_else.134414:
    addi r6 r0 0
float_ble_cont.134415:
    addi r7 r0 0
    bne r2 r7 beq_else.134416
    or r2 r6 r0
    j beq_cont.134417
beq_else.134416:
    addi r2 r0 0
    bne r6 r2 beq_else.134418
    addi r2 r0 1
    j beq_cont.134419
beq_else.134418:
    addi r2 r0 0
beq_cont.134419:
beq_cont.134417:
    addi r6 r0 0
    bne r2 r6 beq_else.134420
    addi r2 r0 1
    j beq_cont.134421
beq_else.134420:
    addi r2 r0 0
beq_cont.134421:
    j beq_cont.134413
beq_else.134412:
    fmul f7 f4 f4
    lw r6 r2 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r2 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r2 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r2 12
    addi r7 r0 0
    bne r6 r7 beq_else.134422
    fmv f4 f7
    j beq_cont.134423
beq_else.134422:
    fmul f8 f5 f6
    lw r6 r2 36
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r2 36
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r2 36
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134423:
    lw r6 r2 4
    addi r7 r0 3
    bne r6 r7 beq_else.134424
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134425
beq_else.134424:
beq_cont.134425:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134426
    addi r6 r0 1
    j float_ble_cont.134427
float_ble_else.134426:
    addi r6 r0 0
float_ble_cont.134427:
    addi r7 r0 0
    bne r2 r7 beq_else.134428
    or r2 r6 r0
    j beq_cont.134429
beq_else.134428:
    addi r2 r0 0
    bne r6 r2 beq_else.134430
    addi r2 r0 1
    j beq_cont.134431
beq_else.134430:
    addi r2 r0 0
beq_cont.134431:
beq_cont.134429:
    addi r6 r0 0
    bne r2 r6 beq_else.134432
    addi r2 r0 1
    j beq_cont.134433
beq_else.134432:
    addi r2 r0 0
beq_cont.134433:
beq_cont.134413:
beq_cont.134395:
    addi r6 r0 0
    bne r2 r6 beq_else.134434
    addi r2 r0 1
    sll r2 r2 2
    add r27 r4 r2
    lw r2 r27 0
    addi r6 r0 -1
    bne r2 r6 beq_else.134436
    addi r1 r0 1
    j beq_cont.134437
beq_else.134436:
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r5 r2 20
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r5 r2 20
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r5 r2 20
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r5 r2 4
    addi r6 r0 1
    bne r5 r6 beq_else.134438
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134440
    fneg f4 f4
    j float_ble_cont.134441
float_ble_else.134440:
float_ble_cont.134441:
    lw r5 r2 16
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134442
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134444
    fneg f4 f5
    j float_ble_cont.134445
float_ble_else.134444:
    fmv f4 f5
float_ble_cont.134445:
    lw r5 r2 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134446
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134448
    fneg f4 f6
    j float_ble_cont.134449
float_ble_else.134448:
    fmv f4 f6
float_ble_cont.134449:
    lw r5 r2 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134450
    addi r5 r0 1
    j float_ble_cont.134451
float_ble_else.134450:
    addi r5 r0 0
float_ble_cont.134451:
    j float_ble_cont.134447
float_ble_else.134446:
    addi r5 r0 0
float_ble_cont.134447:
    j float_ble_cont.134443
float_ble_else.134442:
    addi r5 r0 0
float_ble_cont.134443:
    addi r6 r0 0
    bne r5 r6 beq_else.134452
    lw r2 r2 24
    addi r5 r0 0
    bne r2 r5 beq_else.134454
    addi r2 r0 1
    j beq_cont.134455
beq_else.134454:
    addi r2 r0 0
beq_cont.134455:
    j beq_cont.134453
beq_else.134452:
    lw r2 r2 24
beq_cont.134453:
    j beq_cont.134439
beq_else.134438:
    addi r6 r0 2
    bne r5 r6 beq_else.134456
    lw r5 r2 16
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134458
    addi r5 r0 1
    j float_ble_cont.134459
float_ble_else.134458:
    addi r5 r0 0
float_ble_cont.134459:
    addi r6 r0 0
    bne r2 r6 beq_else.134460
    or r2 r5 r0
    j beq_cont.134461
beq_else.134460:
    addi r2 r0 0
    bne r5 r2 beq_else.134462
    addi r2 r0 1
    j beq_cont.134463
beq_else.134462:
    addi r2 r0 0
beq_cont.134463:
beq_cont.134461:
    addi r5 r0 0
    bne r2 r5 beq_else.134464
    addi r2 r0 1
    j beq_cont.134465
beq_else.134464:
    addi r2 r0 0
beq_cont.134465:
    j beq_cont.134457
beq_else.134456:
    fmul f7 f4 f4
    lw r5 r2 16
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r5 r2 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r5 r2 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r5 r2 12
    addi r6 r0 0
    bne r5 r6 beq_else.134466
    fmv f4 f7
    j beq_cont.134467
beq_else.134466:
    fmul f8 f5 f6
    lw r5 r2 36
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r5 r2 36
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r5 r2 36
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134467:
    lw r5 r2 4
    addi r6 r0 3
    bne r5 r6 beq_else.134468
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134469
beq_else.134468:
beq_cont.134469:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134470
    addi r5 r0 1
    j float_ble_cont.134471
float_ble_else.134470:
    addi r5 r0 0
float_ble_cont.134471:
    addi r6 r0 0
    bne r2 r6 beq_else.134472
    or r2 r5 r0
    j beq_cont.134473
beq_else.134472:
    addi r2 r0 0
    bne r5 r2 beq_else.134474
    addi r2 r0 1
    j beq_cont.134475
beq_else.134474:
    addi r2 r0 0
beq_cont.134475:
beq_cont.134473:
    addi r5 r0 0
    bne r2 r5 beq_else.134476
    addi r2 r0 1
    j beq_cont.134477
beq_else.134476:
    addi r2 r0 0
beq_cont.134477:
beq_cont.134457:
beq_cont.134439:
    addi r5 r0 0
    bne r2 r5 beq_else.134478
    addi r2 r0 2
    lw r25 r29 12
    mv r1 r2
    mv r2 r4
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.134479
beq_else.134478:
    addi r1 r0 0
beq_cont.134479:
beq_cont.134437:
    j beq_cont.134435
beq_else.134434:
    addi r1 r0 0
beq_cont.134435:
beq_cont.134393:
    addi r2 r0 0
    bne r1 r2 beq_else.134480
    j beq_cont.134481
beq_else.134480:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 24
    lwcZ f0 r29 72
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 8
    lwcZ f0 r29 68
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 64
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 60
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 4
    lw r3 r29 52
    add r27 r2 r1
    sw r3 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 0
    lw r3 r29 56
    add r27 r2 r1
    sw r3 r27 0
beq_cont.134481:
    j float_ble_cont.134391
float_ble_else.134390:
float_ble_cont.134391:
    j float_ble_cont.134389
float_ble_else.134388:
float_ble_cont.134389:
    lw r1 r29 44
    addi r1 r1 1
    lw r2 r29 36
    lw r3 r29 32
    lw r25 r29 40
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.134380:
    lwcZ f0 r7 0
    flui f1 0
    # 0.000000
    sw r9 r29 0
    sw r11 r29 4
    sw r10 r29 8
    sw r12 r29 12
    sw r5 r29 16
    sw r4 r29 24
    sw r7 r29 28
    sw r25 r29 40
    sw r8 r29 48
    sw r6 r29 76
    sw r2 r29 36
    sw r3 r29 32
    sw r1 r29 80
    fclt f1 f0
    bc1f float_ble_else.134482
    addi r16 r0 0
    sll r16 r16 2
    add r27 r4 r16
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134484
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r16 r0 0
    sll r16 r16 2
    add r27 r13 r16
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r16 r0 0
    sll r16 r16 2
    add r27 r5 r16
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r16 r0 1
    sll r16 r16 2
    add r27 r13 r16
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r16 r0 1
    sll r16 r16 2
    add r27 r5 r16
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r16 r0 2
    sll r16 r16 2
    add r27 r13 r16
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r13 r0 2
    sll r13 r13 2
    add r27 r5 r13
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r13 r0 0
    sll r13 r13 2
    add r27 r2 r13
    lw r13 r27 0
    addi r16 r0 -1
    sw r15 r29 84
    sw r14 r29 88
    swcZ f3 r29 92
    swcZ f2 r29 96
    swcZ f1 r29 100
    swcZ f0 r29 104
    bne r13 r16 beq_else.134486
    addi r1 r0 1
    j beq_cont.134487
beq_else.134486:
    sll r13 r13 2
    add r27 r8 r13
    lw r13 r27 0
    lw r16 r13 20
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r16 r13 20
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r16 r13 20
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r16 r13 4
    addi r17 r0 1
    bne r16 r17 beq_else.134488
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134490
    fneg f4 f4
    j float_ble_cont.134491
float_ble_else.134490:
float_ble_cont.134491:
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134492
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134494
    fneg f4 f5
    j float_ble_cont.134495
float_ble_else.134494:
    fmv f4 f5
float_ble_cont.134495:
    lw r16 r13 16
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134496
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134498
    fneg f4 f6
    j float_ble_cont.134499
float_ble_else.134498:
    fmv f4 f6
float_ble_cont.134499:
    lw r16 r13 16
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134500
    addi r16 r0 1
    j float_ble_cont.134501
float_ble_else.134500:
    addi r16 r0 0
float_ble_cont.134501:
    j float_ble_cont.134497
float_ble_else.134496:
    addi r16 r0 0
float_ble_cont.134497:
    j float_ble_cont.134493
float_ble_else.134492:
    addi r16 r0 0
float_ble_cont.134493:
    addi r17 r0 0
    bne r16 r17 beq_else.134502
    lw r13 r13 24
    addi r16 r0 0
    bne r13 r16 beq_else.134504
    addi r13 r0 1
    j beq_cont.134505
beq_else.134504:
    addi r13 r0 0
beq_cont.134505:
    j beq_cont.134503
beq_else.134502:
    lw r13 r13 24
beq_cont.134503:
    j beq_cont.134489
beq_else.134488:
    addi r17 r0 2
    bne r16 r17 beq_else.134506
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r13 r13 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134508
    addi r16 r0 1
    j float_ble_cont.134509
float_ble_else.134508:
    addi r16 r0 0
float_ble_cont.134509:
    addi r17 r0 0
    bne r13 r17 beq_else.134510
    or r13 r16 r0
    j beq_cont.134511
beq_else.134510:
    addi r13 r0 0
    bne r16 r13 beq_else.134512
    addi r13 r0 1
    j beq_cont.134513
beq_else.134512:
    addi r13 r0 0
beq_cont.134513:
beq_cont.134511:
    addi r16 r0 0
    bne r13 r16 beq_else.134514
    addi r13 r0 1
    j beq_cont.134515
beq_else.134514:
    addi r13 r0 0
beq_cont.134515:
    j beq_cont.134507
beq_else.134506:
    fmul f7 f4 f4
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r16 r13 16
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r16 r13 16
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r16 r13 12
    addi r17 r0 0
    bne r16 r17 beq_else.134516
    fmv f4 f7
    j beq_cont.134517
beq_else.134516:
    fmul f8 f5 f6
    lw r16 r13 36
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r16 r13 36
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r16 r13 36
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134517:
    lw r16 r13 4
    addi r17 r0 3
    bne r16 r17 beq_else.134518
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134519
beq_else.134518:
beq_cont.134519:
    lw r13 r13 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134520
    addi r16 r0 1
    j float_ble_cont.134521
float_ble_else.134520:
    addi r16 r0 0
float_ble_cont.134521:
    addi r17 r0 0
    bne r13 r17 beq_else.134522
    or r13 r16 r0
    j beq_cont.134523
beq_else.134522:
    addi r13 r0 0
    bne r16 r13 beq_else.134524
    addi r13 r0 1
    j beq_cont.134525
beq_else.134524:
    addi r13 r0 0
beq_cont.134525:
beq_cont.134523:
    addi r16 r0 0
    bne r13 r16 beq_else.134526
    addi r13 r0 1
    j beq_cont.134527
beq_else.134526:
    addi r13 r0 0
beq_cont.134527:
beq_cont.134507:
beq_cont.134489:
    addi r16 r0 0
    bne r13 r16 beq_else.134528
    addi r13 r0 1
    sll r13 r13 2
    add r27 r2 r13
    lw r13 r27 0
    addi r16 r0 -1
    bne r13 r16 beq_else.134530
    addi r1 r0 1
    j beq_cont.134531
beq_else.134530:
    sll r13 r13 2
    add r27 r8 r13
    lw r13 r27 0
    lw r16 r13 20
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r16 r13 20
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r16 r13 20
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r16 r13 4
    addi r17 r0 1
    bne r16 r17 beq_else.134532
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134534
    fneg f4 f4
    j float_ble_cont.134535
float_ble_else.134534:
float_ble_cont.134535:
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134536
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134538
    fneg f4 f5
    j float_ble_cont.134539
float_ble_else.134538:
    fmv f4 f5
float_ble_cont.134539:
    lw r16 r13 16
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134540
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134542
    fneg f4 f6
    j float_ble_cont.134543
float_ble_else.134542:
    fmv f4 f6
float_ble_cont.134543:
    lw r16 r13 16
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134544
    addi r16 r0 1
    j float_ble_cont.134545
float_ble_else.134544:
    addi r16 r0 0
float_ble_cont.134545:
    j float_ble_cont.134541
float_ble_else.134540:
    addi r16 r0 0
float_ble_cont.134541:
    j float_ble_cont.134537
float_ble_else.134536:
    addi r16 r0 0
float_ble_cont.134537:
    addi r17 r0 0
    bne r16 r17 beq_else.134546
    lw r13 r13 24
    addi r16 r0 0
    bne r13 r16 beq_else.134548
    addi r13 r0 1
    j beq_cont.134549
beq_else.134548:
    addi r13 r0 0
beq_cont.134549:
    j beq_cont.134547
beq_else.134546:
    lw r13 r13 24
beq_cont.134547:
    j beq_cont.134533
beq_else.134532:
    addi r17 r0 2
    bne r16 r17 beq_else.134550
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r13 r13 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134552
    addi r16 r0 1
    j float_ble_cont.134553
float_ble_else.134552:
    addi r16 r0 0
float_ble_cont.134553:
    addi r17 r0 0
    bne r13 r17 beq_else.134554
    or r13 r16 r0
    j beq_cont.134555
beq_else.134554:
    addi r13 r0 0
    bne r16 r13 beq_else.134556
    addi r13 r0 1
    j beq_cont.134557
beq_else.134556:
    addi r13 r0 0
beq_cont.134557:
beq_cont.134555:
    addi r16 r0 0
    bne r13 r16 beq_else.134558
    addi r13 r0 1
    j beq_cont.134559
beq_else.134558:
    addi r13 r0 0
beq_cont.134559:
    j beq_cont.134551
beq_else.134550:
    fmul f7 f4 f4
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r16 r13 16
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r16 r13 16
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r16 r13 12
    addi r17 r0 0
    bne r16 r17 beq_else.134560
    fmv f4 f7
    j beq_cont.134561
beq_else.134560:
    fmul f8 f5 f6
    lw r16 r13 36
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r16 r13 36
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r16 r13 36
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134561:
    lw r16 r13 4
    addi r17 r0 3
    bne r16 r17 beq_else.134562
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134563
beq_else.134562:
beq_cont.134563:
    lw r13 r13 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134564
    addi r16 r0 1
    j float_ble_cont.134565
float_ble_else.134564:
    addi r16 r0 0
float_ble_cont.134565:
    addi r17 r0 0
    bne r13 r17 beq_else.134566
    or r13 r16 r0
    j beq_cont.134567
beq_else.134566:
    addi r13 r0 0
    bne r16 r13 beq_else.134568
    addi r13 r0 1
    j beq_cont.134569
beq_else.134568:
    addi r13 r0 0
beq_cont.134569:
beq_cont.134567:
    addi r16 r0 0
    bne r13 r16 beq_else.134570
    addi r13 r0 1
    j beq_cont.134571
beq_else.134570:
    addi r13 r0 0
beq_cont.134571:
beq_cont.134551:
beq_cont.134533:
    addi r16 r0 0
    bne r13 r16 beq_else.134572
    addi r13 r0 2
    sll r13 r13 2
    add r27 r2 r13
    lw r13 r27 0
    addi r16 r0 -1
    bne r13 r16 beq_else.134574
    addi r1 r0 1
    j beq_cont.134575
beq_else.134574:
    sll r13 r13 2
    add r27 r8 r13
    lw r13 r27 0
    lw r16 r13 20
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r16 r13 20
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r16 r13 20
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r16 r13 4
    addi r17 r0 1
    bne r16 r17 beq_else.134576
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134578
    fneg f4 f4
    j float_ble_cont.134579
float_ble_else.134578:
float_ble_cont.134579:
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134580
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134582
    fneg f4 f5
    j float_ble_cont.134583
float_ble_else.134582:
    fmv f4 f5
float_ble_cont.134583:
    lw r16 r13 16
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134584
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134586
    fneg f4 f6
    j float_ble_cont.134587
float_ble_else.134586:
    fmv f4 f6
float_ble_cont.134587:
    lw r16 r13 16
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134588
    addi r16 r0 1
    j float_ble_cont.134589
float_ble_else.134588:
    addi r16 r0 0
float_ble_cont.134589:
    j float_ble_cont.134585
float_ble_else.134584:
    addi r16 r0 0
float_ble_cont.134585:
    j float_ble_cont.134581
float_ble_else.134580:
    addi r16 r0 0
float_ble_cont.134581:
    addi r17 r0 0
    bne r16 r17 beq_else.134590
    lw r13 r13 24
    addi r16 r0 0
    bne r13 r16 beq_else.134592
    addi r13 r0 1
    j beq_cont.134593
beq_else.134592:
    addi r13 r0 0
beq_cont.134593:
    j beq_cont.134591
beq_else.134590:
    lw r13 r13 24
beq_cont.134591:
    j beq_cont.134577
beq_else.134576:
    addi r17 r0 2
    bne r16 r17 beq_else.134594
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r13 r13 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134596
    addi r16 r0 1
    j float_ble_cont.134597
float_ble_else.134596:
    addi r16 r0 0
float_ble_cont.134597:
    addi r17 r0 0
    bne r13 r17 beq_else.134598
    or r13 r16 r0
    j beq_cont.134599
beq_else.134598:
    addi r13 r0 0
    bne r16 r13 beq_else.134600
    addi r13 r0 1
    j beq_cont.134601
beq_else.134600:
    addi r13 r0 0
beq_cont.134601:
beq_cont.134599:
    addi r16 r0 0
    bne r13 r16 beq_else.134602
    addi r13 r0 1
    j beq_cont.134603
beq_else.134602:
    addi r13 r0 0
beq_cont.134603:
    j beq_cont.134595
beq_else.134594:
    fmul f7 f4 f4
    lw r16 r13 16
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r16 r13 16
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r16 r13 16
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r16 r13 12
    addi r17 r0 0
    bne r16 r17 beq_else.134604
    fmv f4 f7
    j beq_cont.134605
beq_else.134604:
    fmul f8 f5 f6
    lw r16 r13 36
    addi r17 r0 0
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r16 r13 36
    addi r17 r0 1
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r16 r13 36
    addi r17 r0 2
    sll r17 r17 2
    add r27 r16 r17
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134605:
    lw r16 r13 4
    addi r17 r0 3
    bne r16 r17 beq_else.134606
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134607
beq_else.134606:
beq_cont.134607:
    lw r13 r13 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134608
    addi r16 r0 1
    j float_ble_cont.134609
float_ble_else.134608:
    addi r16 r0 0
float_ble_cont.134609:
    addi r17 r0 0
    bne r13 r17 beq_else.134610
    or r13 r16 r0
    j beq_cont.134611
beq_else.134610:
    addi r13 r0 0
    bne r16 r13 beq_else.134612
    addi r13 r0 1
    j beq_cont.134613
beq_else.134612:
    addi r13 r0 0
beq_cont.134613:
beq_cont.134611:
    addi r16 r0 0
    bne r13 r16 beq_else.134614
    addi r13 r0 1
    j beq_cont.134615
beq_else.134614:
    addi r13 r0 0
beq_cont.134615:
beq_cont.134595:
beq_cont.134577:
    addi r16 r0 0
    bne r13 r16 beq_else.134616
    addi r13 r0 3
    mv r1 r13
    mv r25 r12
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.134617
beq_else.134616:
    addi r1 r0 0
beq_cont.134617:
beq_cont.134575:
    j beq_cont.134573
beq_else.134572:
    addi r1 r0 0
beq_cont.134573:
beq_cont.134531:
    j beq_cont.134529
beq_else.134528:
    addi r1 r0 0
beq_cont.134529:
beq_cont.134487:
    addi r2 r0 0
    bne r1 r2 beq_else.134618
    j beq_cont.134619
beq_else.134618:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 24
    lwcZ f0 r29 104
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 8
    lwcZ f0 r29 100
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 96
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 92
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 4
    lw r5 r29 88
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 0
    lw r6 r29 84
    add r27 r5 r1
    sw r6 r27 0
beq_cont.134619:
    j float_ble_cont.134485
float_ble_else.134484:
float_ble_cont.134485:
    j float_ble_cont.134483
float_ble_else.134482:
float_ble_cont.134483:
    lw r1 r29 80
    addi r1 r1 1
    lw r2 r29 32
    lw r3 r2 0
    sll r4 r1 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.134620
    jr r31
beq_else.134620:
    lw r25 r29 76
    sw r3 r29 108
    sw r1 r29 112
    sw r4 r29 116
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.134622
    lw r1 r29 116
    sll r1 r1 2
    lw r2 r29 48
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.134623
    jr r31
beq_else.134623:
    lw r1 r29 112
    addi r1 r1 1
    lw r2 r29 36
    lw r3 r29 32
    lw r25 r29 40
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.134622:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134625
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 24
    add r27 r3 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134627
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 108
    add r27 r4 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 16
    add r27 r5 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 -1
    sw r1 r29 120
    swcZ f3 r29 124
    swcZ f2 r29 128
    swcZ f1 r29 132
    swcZ f0 r29 136
    bne r2 r5 beq_else.134629
    addi r1 r0 1
    j beq_cont.134630
beq_else.134629:
    sll r2 r2 2
    lw r5 r29 48
    add r27 r5 r2
    lw r2 r27 0
    lw r6 r2 20
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r6 r2 20
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r6 r2 20
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r6 r2 4
    addi r7 r0 1
    bne r6 r7 beq_else.134631
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134633
    fneg f4 f4
    j float_ble_cont.134634
float_ble_else.134633:
float_ble_cont.134634:
    lw r6 r2 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134635
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134637
    fneg f4 f5
    j float_ble_cont.134638
float_ble_else.134637:
    fmv f4 f5
float_ble_cont.134638:
    lw r6 r2 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134639
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134641
    fneg f4 f6
    j float_ble_cont.134642
float_ble_else.134641:
    fmv f4 f6
float_ble_cont.134642:
    lw r6 r2 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134643
    addi r6 r0 1
    j float_ble_cont.134644
float_ble_else.134643:
    addi r6 r0 0
float_ble_cont.134644:
    j float_ble_cont.134640
float_ble_else.134639:
    addi r6 r0 0
float_ble_cont.134640:
    j float_ble_cont.134636
float_ble_else.134635:
    addi r6 r0 0
float_ble_cont.134636:
    addi r7 r0 0
    bne r6 r7 beq_else.134645
    lw r2 r2 24
    addi r6 r0 0
    bne r2 r6 beq_else.134647
    addi r2 r0 1
    j beq_cont.134648
beq_else.134647:
    addi r2 r0 0
beq_cont.134648:
    j beq_cont.134646
beq_else.134645:
    lw r2 r2 24
beq_cont.134646:
    j beq_cont.134632
beq_else.134631:
    addi r7 r0 2
    bne r6 r7 beq_else.134649
    lw r6 r2 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134651
    addi r6 r0 1
    j float_ble_cont.134652
float_ble_else.134651:
    addi r6 r0 0
float_ble_cont.134652:
    addi r7 r0 0
    bne r2 r7 beq_else.134653
    or r2 r6 r0
    j beq_cont.134654
beq_else.134653:
    addi r2 r0 0
    bne r6 r2 beq_else.134655
    addi r2 r0 1
    j beq_cont.134656
beq_else.134655:
    addi r2 r0 0
beq_cont.134656:
beq_cont.134654:
    addi r6 r0 0
    bne r2 r6 beq_else.134657
    addi r2 r0 1
    j beq_cont.134658
beq_else.134657:
    addi r2 r0 0
beq_cont.134658:
    j beq_cont.134650
beq_else.134649:
    fmul f7 f4 f4
    lw r6 r2 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r2 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r2 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r2 12
    addi r7 r0 0
    bne r6 r7 beq_else.134659
    fmv f4 f7
    j beq_cont.134660
beq_else.134659:
    fmul f8 f5 f6
    lw r6 r2 36
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r2 36
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r2 36
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134660:
    lw r6 r2 4
    addi r7 r0 3
    bne r6 r7 beq_else.134661
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134662
beq_else.134661:
beq_cont.134662:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134663
    addi r6 r0 1
    j float_ble_cont.134664
float_ble_else.134663:
    addi r6 r0 0
float_ble_cont.134664:
    addi r7 r0 0
    bne r2 r7 beq_else.134665
    or r2 r6 r0
    j beq_cont.134666
beq_else.134665:
    addi r2 r0 0
    bne r6 r2 beq_else.134667
    addi r2 r0 1
    j beq_cont.134668
beq_else.134667:
    addi r2 r0 0
beq_cont.134668:
beq_cont.134666:
    addi r6 r0 0
    bne r2 r6 beq_else.134669
    addi r2 r0 1
    j beq_cont.134670
beq_else.134669:
    addi r2 r0 0
beq_cont.134670:
beq_cont.134650:
beq_cont.134632:
    addi r6 r0 0
    bne r2 r6 beq_else.134671
    addi r2 r0 1
    sll r2 r2 2
    add r27 r4 r2
    lw r2 r27 0
    addi r6 r0 -1
    bne r2 r6 beq_else.134673
    addi r1 r0 1
    j beq_cont.134674
beq_else.134673:
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r5 r2 20
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r5 r2 20
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r5 r2 20
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r5 r2 4
    addi r6 r0 1
    bne r5 r6 beq_else.134675
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134677
    fneg f4 f4
    j float_ble_cont.134678
float_ble_else.134677:
float_ble_cont.134678:
    lw r5 r2 16
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134679
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134681
    fneg f4 f5
    j float_ble_cont.134682
float_ble_else.134681:
    fmv f4 f5
float_ble_cont.134682:
    lw r5 r2 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134683
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134685
    fneg f4 f6
    j float_ble_cont.134686
float_ble_else.134685:
    fmv f4 f6
float_ble_cont.134686:
    lw r5 r2 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134687
    addi r5 r0 1
    j float_ble_cont.134688
float_ble_else.134687:
    addi r5 r0 0
float_ble_cont.134688:
    j float_ble_cont.134684
float_ble_else.134683:
    addi r5 r0 0
float_ble_cont.134684:
    j float_ble_cont.134680
float_ble_else.134679:
    addi r5 r0 0
float_ble_cont.134680:
    addi r6 r0 0
    bne r5 r6 beq_else.134689
    lw r2 r2 24
    addi r5 r0 0
    bne r2 r5 beq_else.134691
    addi r2 r0 1
    j beq_cont.134692
beq_else.134691:
    addi r2 r0 0
beq_cont.134692:
    j beq_cont.134690
beq_else.134689:
    lw r2 r2 24
beq_cont.134690:
    j beq_cont.134676
beq_else.134675:
    addi r6 r0 2
    bne r5 r6 beq_else.134693
    lw r5 r2 16
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134695
    addi r5 r0 1
    j float_ble_cont.134696
float_ble_else.134695:
    addi r5 r0 0
float_ble_cont.134696:
    addi r6 r0 0
    bne r2 r6 beq_else.134697
    or r2 r5 r0
    j beq_cont.134698
beq_else.134697:
    addi r2 r0 0
    bne r5 r2 beq_else.134699
    addi r2 r0 1
    j beq_cont.134700
beq_else.134699:
    addi r2 r0 0
beq_cont.134700:
beq_cont.134698:
    addi r5 r0 0
    bne r2 r5 beq_else.134701
    addi r2 r0 1
    j beq_cont.134702
beq_else.134701:
    addi r2 r0 0
beq_cont.134702:
    j beq_cont.134694
beq_else.134693:
    fmul f7 f4 f4
    lw r5 r2 16
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r5 r2 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r5 r2 16
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r5 r2 12
    addi r6 r0 0
    bne r5 r6 beq_else.134703
    fmv f4 f7
    j beq_cont.134704
beq_else.134703:
    fmul f8 f5 f6
    lw r5 r2 36
    addi r6 r0 0
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r5 r2 36
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r5 r2 36
    addi r6 r0 2
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134704:
    lw r5 r2 4
    addi r6 r0 3
    bne r5 r6 beq_else.134705
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134706
beq_else.134705:
beq_cont.134706:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134707
    addi r5 r0 1
    j float_ble_cont.134708
float_ble_else.134707:
    addi r5 r0 0
float_ble_cont.134708:
    addi r6 r0 0
    bne r2 r6 beq_else.134709
    or r2 r5 r0
    j beq_cont.134710
beq_else.134709:
    addi r2 r0 0
    bne r5 r2 beq_else.134711
    addi r2 r0 1
    j beq_cont.134712
beq_else.134711:
    addi r2 r0 0
beq_cont.134712:
beq_cont.134710:
    addi r5 r0 0
    bne r2 r5 beq_else.134713
    addi r2 r0 1
    j beq_cont.134714
beq_else.134713:
    addi r2 r0 0
beq_cont.134714:
beq_cont.134694:
beq_cont.134676:
    addi r5 r0 0
    bne r2 r5 beq_else.134715
    addi r2 r0 2
    lw r25 r29 12
    mv r1 r2
    mv r2 r4
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.134716
beq_else.134715:
    addi r1 r0 0
beq_cont.134716:
beq_cont.134674:
    j beq_cont.134672
beq_else.134671:
    addi r1 r0 0
beq_cont.134672:
beq_cont.134630:
    addi r2 r0 0
    bne r1 r2 beq_else.134717
    j beq_cont.134718
beq_else.134717:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 24
    lwcZ f0 r29 136
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 8
    lwcZ f0 r29 132
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 128
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 124
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 4
    lw r3 r29 116
    add r27 r2 r1
    sw r3 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 0
    lw r3 r29 120
    add r27 r2 r1
    sw r3 r27 0
beq_cont.134718:
    j float_ble_cont.134628
float_ble_else.134627:
float_ble_cont.134628:
    j float_ble_cont.134626
float_ble_else.134625:
float_ble_cont.134626:
    lw r1 r29 112
    addi r1 r1 1
    lw r2 r29 36
    lw r3 r29 32
    lw r25 r29 40
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_one_or_network_fast.2926:
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    addi r28 r0 -1
    bne r15 r28 beq_else.134719
    jr r31
beq_else.134719:
    sll r15 r15 2
    add r27 r14 r15
    lw r15 r27 0
    lw r16 r3 0
    lw r17 r15 0
    sw r25 r29 0
    sw r10 r29 4
    sw r12 r29 8
    sw r11 r29 12
    sw r13 r29 16
    sw r5 r29 20
    sw r4 r29 24
    sw r7 r29 28
    sw r9 r29 32
    sw r6 r29 36
    sw r3 r29 40
    sw r8 r29 44
    sw r14 r29 48
    sw r2 r29 52
    sw r1 r29 56
    addi r28 r0 -1
    bne r17 r28 beq_else.134721
    j beq_cont.134722
beq_else.134721:
    sw r16 r29 60
    sw r15 r29 64
    sw r17 r29 68
    mv r2 r3
    mv r1 r17
    mv r25 r6
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r28 r0 0
    bne r1 r28 beq_else.134723
    lw r1 r29 68
    sll r1 r1 2
    lw r2 r29 32
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.134725
    j beq_cont.134726
beq_else.134725:
    addi r1 r0 1
    lw r3 r29 64
    lw r4 r29 40
    lw r25 r29 44
    mv r2 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.134726:
    j beq_cont.134724
beq_else.134723:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134727
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 24
    add r27 r4 r3
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134729
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 60
    add r27 r5 r3
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 20
    add r27 r6 r3
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r3 r0 2
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 64
    add r27 r5 r3
    lw r3 r27 0
    addi r7 r0 -1
    sw r1 r29 72
    swcZ f3 r29 76
    swcZ f2 r29 80
    swcZ f1 r29 84
    swcZ f0 r29 88
    bne r3 r7 beq_else.134731
    addi r1 r0 1
    j beq_cont.134732
beq_else.134731:
    sll r3 r3 2
    lw r7 r29 32
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r3 20
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r8 r3 20
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r8 r3 20
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r8 r3 4
    addi r9 r0 1
    bne r8 r9 beq_else.134733
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134735
    fneg f4 f4
    j float_ble_cont.134736
float_ble_else.134735:
float_ble_cont.134736:
    lw r8 r3 16
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134737
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134739
    fneg f4 f5
    j float_ble_cont.134740
float_ble_else.134739:
    fmv f4 f5
float_ble_cont.134740:
    lw r8 r3 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134741
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134743
    fneg f4 f6
    j float_ble_cont.134744
float_ble_else.134743:
    fmv f4 f6
float_ble_cont.134744:
    lw r8 r3 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134745
    addi r8 r0 1
    j float_ble_cont.134746
float_ble_else.134745:
    addi r8 r0 0
float_ble_cont.134746:
    j float_ble_cont.134742
float_ble_else.134741:
    addi r8 r0 0
float_ble_cont.134742:
    j float_ble_cont.134738
float_ble_else.134737:
    addi r8 r0 0
float_ble_cont.134738:
    addi r9 r0 0
    bne r8 r9 beq_else.134747
    lw r3 r3 24
    addi r8 r0 0
    bne r3 r8 beq_else.134749
    addi r3 r0 1
    j beq_cont.134750
beq_else.134749:
    addi r3 r0 0
beq_cont.134750:
    j beq_cont.134748
beq_else.134747:
    lw r3 r3 24
beq_cont.134748:
    j beq_cont.134734
beq_else.134733:
    addi r9 r0 2
    bne r8 r9 beq_else.134751
    lw r8 r3 16
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r3 r3 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134753
    addi r8 r0 1
    j float_ble_cont.134754
float_ble_else.134753:
    addi r8 r0 0
float_ble_cont.134754:
    addi r9 r0 0
    bne r3 r9 beq_else.134755
    or r3 r8 r0
    j beq_cont.134756
beq_else.134755:
    addi r3 r0 0
    bne r8 r3 beq_else.134757
    addi r3 r0 1
    j beq_cont.134758
beq_else.134757:
    addi r3 r0 0
beq_cont.134758:
beq_cont.134756:
    addi r8 r0 0
    bne r3 r8 beq_else.134759
    addi r3 r0 1
    j beq_cont.134760
beq_else.134759:
    addi r3 r0 0
beq_cont.134760:
    j beq_cont.134752
beq_else.134751:
    fmul f7 f4 f4
    lw r8 r3 16
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r8 r3 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r8 r3 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r3 12
    addi r9 r0 0
    bne r8 r9 beq_else.134761
    fmv f4 f7
    j beq_cont.134762
beq_else.134761:
    fmul f8 f5 f6
    lw r8 r3 36
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r8 r3 36
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r8 r3 36
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134762:
    lw r8 r3 4
    addi r9 r0 3
    bne r8 r9 beq_else.134763
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134764
beq_else.134763:
beq_cont.134764:
    lw r3 r3 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134765
    addi r8 r0 1
    j float_ble_cont.134766
float_ble_else.134765:
    addi r8 r0 0
float_ble_cont.134766:
    addi r9 r0 0
    bne r3 r9 beq_else.134767
    or r3 r8 r0
    j beq_cont.134768
beq_else.134767:
    addi r3 r0 0
    bne r8 r3 beq_else.134769
    addi r3 r0 1
    j beq_cont.134770
beq_else.134769:
    addi r3 r0 0
beq_cont.134770:
beq_cont.134768:
    addi r8 r0 0
    bne r3 r8 beq_else.134771
    addi r3 r0 1
    j beq_cont.134772
beq_else.134771:
    addi r3 r0 0
beq_cont.134772:
beq_cont.134752:
beq_cont.134734:
    addi r8 r0 0
    bne r3 r8 beq_else.134773
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lw r3 r27 0
    addi r8 r0 -1
    bne r3 r8 beq_else.134775
    addi r1 r0 1
    j beq_cont.134776
beq_else.134775:
    sll r3 r3 2
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r3 20
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fsub f4 f1 f4
    lw r8 r3 20
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fsub f5 f2 f5
    lw r8 r3 20
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f6 r27 0
    fsub f6 f3 f6
    lw r8 r3 4
    addi r9 r0 1
    bne r8 r9 beq_else.134777
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.134779
    fneg f4 f4
    j float_ble_cont.134780
float_ble_else.134779:
float_ble_cont.134780:
    lw r8 r3 16
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f7 r27 0
    fclt f4 f7
    bc1f float_ble_else.134781
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.134783
    fneg f4 f5
    j float_ble_cont.134784
float_ble_else.134783:
    fmv f4 f5
float_ble_cont.134784:
    lw r8 r3 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134785
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.134787
    fneg f4 f6
    j float_ble_cont.134788
float_ble_else.134787:
    fmv f4 f6
float_ble_cont.134788:
    lw r8 r3 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134789
    addi r8 r0 1
    j float_ble_cont.134790
float_ble_else.134789:
    addi r8 r0 0
float_ble_cont.134790:
    j float_ble_cont.134786
float_ble_else.134785:
    addi r8 r0 0
float_ble_cont.134786:
    j float_ble_cont.134782
float_ble_else.134781:
    addi r8 r0 0
float_ble_cont.134782:
    addi r9 r0 0
    bne r8 r9 beq_else.134791
    lw r3 r3 24
    addi r8 r0 0
    bne r3 r8 beq_else.134793
    addi r3 r0 1
    j beq_cont.134794
beq_else.134793:
    addi r3 r0 0
beq_cont.134794:
    j beq_cont.134792
beq_else.134791:
    lw r3 r3 24
beq_cont.134792:
    j beq_cont.134778
beq_else.134777:
    addi r9 r0 2
    bne r8 r9 beq_else.134795
    lw r8 r3 16
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f7 r27 0
    fmul f4 f7 f4
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f7 r27 0
    fmul f5 f7 f5
    fadd f4 f4 f5
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r3 r3 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134797
    addi r8 r0 1
    j float_ble_cont.134798
float_ble_else.134797:
    addi r8 r0 0
float_ble_cont.134798:
    addi r9 r0 0
    bne r3 r9 beq_else.134799
    or r3 r8 r0
    j beq_cont.134800
beq_else.134799:
    addi r3 r0 0
    bne r8 r3 beq_else.134801
    addi r3 r0 1
    j beq_cont.134802
beq_else.134801:
    addi r3 r0 0
beq_cont.134802:
beq_cont.134800:
    addi r8 r0 0
    bne r3 r8 beq_else.134803
    addi r3 r0 1
    j beq_cont.134804
beq_else.134803:
    addi r3 r0 0
beq_cont.134804:
    j beq_cont.134796
beq_else.134795:
    fmul f7 f4 f4
    lw r8 r3 16
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f8 r27 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r8 r3 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r8 r3 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r3 12
    addi r9 r0 0
    bne r8 r9 beq_else.134805
    fmv f4 f7
    j beq_cont.134806
beq_else.134805:
    fmul f8 f5 f6
    lw r8 r3 36
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f9 r27 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r8 r3 36
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f8 r27 0
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r8 r3 36
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.134806:
    lw r8 r3 4
    addi r9 r0 3
    bne r8 r9 beq_else.134807
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.134808
beq_else.134807:
beq_cont.134808:
    lw r3 r3 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134809
    addi r8 r0 1
    j float_ble_cont.134810
float_ble_else.134809:
    addi r8 r0 0
float_ble_cont.134810:
    addi r9 r0 0
    bne r3 r9 beq_else.134811
    or r3 r8 r0
    j beq_cont.134812
beq_else.134811:
    addi r3 r0 0
    bne r8 r3 beq_else.134813
    addi r3 r0 1
    j beq_cont.134814
beq_else.134813:
    addi r3 r0 0
beq_cont.134814:
beq_cont.134812:
    addi r8 r0 0
    bne r3 r8 beq_else.134815
    addi r3 r0 1
    j beq_cont.134816
beq_else.134815:
    addi r3 r0 0
beq_cont.134816:
beq_cont.134796:
beq_cont.134778:
    addi r8 r0 0
    bne r3 r8 beq_else.134817
    addi r3 r0 2
    lw r25 r29 16
    mv r2 r5
    mv r1 r3
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.134818
beq_else.134817:
    addi r1 r0 0
beq_cont.134818:
beq_cont.134776:
    j beq_cont.134774
beq_else.134773:
    addi r1 r0 0
beq_cont.134774:
beq_cont.134732:
    addi r2 r0 0
    bne r1 r2 beq_else.134819
    j beq_cont.134820
beq_else.134819:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 24
    lwcZ f0 r29 88
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 12
    lwcZ f0 r29 84
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 80
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 76
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 8
    lw r5 r29 68
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 4
    lw r6 r29 72
    add r27 r5 r1
    sw r6 r27 0
beq_cont.134820:
    j float_ble_cont.134730
float_ble_else.134729:
float_ble_cont.134730:
    j float_ble_cont.134728
float_ble_else.134727:
float_ble_cont.134728:
    addi r1 r0 1
    lw r2 r29 64
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.134724:
beq_cont.134722:
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.134821
    jr r31
beq_else.134821:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r6 r29 40
    lw r25 r29 44
    sw r1 r29 92
    mv r3 r6
    mv r1 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 92
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.134823
    jr r31
beq_else.134823:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r29 40
    lw r6 r5 0
    lw r7 r2 0
    sw r1 r29 96
    addi r28 r0 -1
    bne r7 r28 beq_else.134825
    j beq_cont.134826
beq_else.134825:
    lw r25 r29 36
    sw r6 r29 100
    sw r2 r29 104
    sw r7 r29 108
    mv r2 r5
    mv r1 r7
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r28 r0 0
    bne r1 r28 beq_else.134827
    lw r1 r29 108
    sll r1 r1 2
    lw r2 r29 32
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.134829
    j beq_cont.134830
beq_else.134829:
    addi r1 r0 1
    lw r2 r29 104
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.134830:
    j beq_cont.134828
beq_else.134827:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134831
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 24
    add r27 r3 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134833
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 100
    add r27 r4 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 20
    add r27 r5 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r4 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    lw r4 r29 104
    lw r25 r29 16
    sw r1 r29 112
    swcZ f3 r29 116
    swcZ f2 r29 120
    swcZ f1 r29 124
    swcZ f0 r29 128
    mv r1 r2
    mv r2 r4
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 0
    bne r1 r2 beq_else.134835
    j beq_cont.134836
beq_else.134835:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 24
    lwcZ f0 r29 128
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 12
    lwcZ f0 r29 124
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 120
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 116
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 8
    lw r3 r29 108
    add r27 r2 r1
    sw r3 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 4
    lw r3 r29 112
    add r27 r2 r1
    sw r3 r27 0
beq_cont.134836:
    j float_ble_cont.134834
float_ble_else.134833:
float_ble_cont.134834:
    j float_ble_cont.134832
float_ble_else.134831:
float_ble_cont.134832:
    addi r1 r0 1
    lw r2 r29 104
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.134828:
beq_cont.134826:
    lw r1 r29 96
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.134837
    jr r31
beq_else.134837:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r5 r29 40
    lw r25 r29 44
    sw r1 r29 132
    mv r3 r5
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 132
    addi r1 r1 1
    lw r2 r29 52
    lw r3 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_or_matrix_fast.2930:
    lw r4 r25 52
    lw r5 r25 48
    lw r6 r25 44
    lw r7 r25 40
    lw r8 r25 36
    lw r9 r25 32
    lw r10 r25 28
    lw r11 r25 24
    lw r12 r25 20
    lw r13 r25 16
    lw r14 r25 12
    lw r15 r25 8
    lw r16 r25 4
    sll r17 r1 2
    add r27 r2 r17
    lw r17 r27 0
    lw r18 r17 0
    addi r28 r0 -1
    bne r18 r28 beq_else.134839
    jr r31
beq_else.134839:
    sw r25 r29 0
    sw r6 r29 4
    sw r9 r29 8
    sw r12 r29 12
    sw r14 r29 16
    sw r13 r29 20
    sw r15 r29 24
    sw r5 r29 28
    sw r4 r29 32
    sw r8 r29 36
    sw r10 r29 40
    sw r11 r29 44
    sw r7 r29 48
    sw r3 r29 52
    sw r16 r29 56
    sw r2 r29 60
    sw r1 r29 64
    addi r28 r0 99
    bne r18 r28 beq_else.134841
    lw r18 r17 4
    addi r28 r0 -1
    bne r18 r28 beq_else.134843
    j beq_cont.134844
beq_else.134843:
    sll r18 r18 2
    add r27 r16 r18
    lw r18 r27 0
    addi r19 r0 0
    sw r17 r29 68
    mv r2 r18
    mv r1 r19
    mv r25 r10
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 68
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.134845
    j beq_cont.134846
beq_else.134845:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 52
    lw r5 r4 0
    lw r6 r2 0
    addi r28 r0 -1
    bne r6 r28 beq_else.134847
    j beq_cont.134848
beq_else.134847:
    lw r25 r29 48
    sw r5 r29 72
    sw r2 r29 76
    sw r6 r29 80
    mv r2 r4
    mv r1 r6
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    addi r28 r0 0
    bne r1 r28 beq_else.134849
    lw r1 r29 80
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.134851
    j beq_cont.134852
beq_else.134851:
    addi r1 r0 1
    lw r3 r29 76
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.134852:
    j beq_cont.134850
beq_else.134849:
    lw r2 r29 36
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134853
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 32
    add r27 r4 r3
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134855
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 72
    add r27 r5 r3
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 28
    add r27 r6 r3
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r3 r0 2
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r3 r0 0
    lw r5 r29 76
    lw r25 r29 24
    sw r1 r29 84
    swcZ f3 r29 88
    swcZ f2 r29 92
    swcZ f1 r29 96
    swcZ f0 r29 100
    mv r2 r5
    mv r1 r3
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 0
    bne r1 r2 beq_else.134857
    j beq_cont.134858
beq_else.134857:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 100
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 20
    lwcZ f0 r29 96
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 92
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 88
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 16
    lw r5 r29 80
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 12
    lw r6 r29 84
    add r27 r5 r1
    sw r6 r27 0
beq_cont.134858:
    j float_ble_cont.134856
float_ble_else.134855:
float_ble_cont.134856:
    j float_ble_cont.134854
float_ble_else.134853:
float_ble_cont.134854:
    addi r1 r0 1
    lw r2 r29 76
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.134850:
beq_cont.134848:
    lw r1 r29 68
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.134859
    j beq_cont.134860
beq_else.134859:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r1 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r1 r0 4
    lw r2 r29 68
    lw r3 r29 52
    lw r25 r29 8
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.134860:
beq_cont.134846:
beq_cont.134844:
    j beq_cont.134842
beq_else.134841:
    sll r19 r18 2
    add r27 r11 r19
    lw r19 r27 0
    lw r20 r19 40
    lwcZ f0 r20 0
    lwcZ f1 r20 4
    lwcZ f2 r20 8
    lw r21 r3 4
    sll r18 r18 2
    add r27 r21 r18
    lw r18 r27 0
    lw r21 r19 4
    addi r28 r0 1
    bne r21 r28 beq_else.134861
    lw r20 r3 0
    lwcZ f3 r18 0
    fsub f3 f3 f0
    lwcZ f4 r18 4
    fmul f3 f3 f4
    lwcZ f4 r20 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134863
    fneg f4 f4
    j float_ble_cont.134864
float_ble_else.134863:
float_ble_cont.134864:
    lw r21 r19 16
    lwcZ f5 r21 4
    fclt f4 f5
    bc1f float_ble_else.134865
    addi r21 r0 2
    sll r21 r21 2
    add r27 r20 r21
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134867
    fneg f4 f4
    j float_ble_cont.134868
float_ble_else.134867:
float_ble_cont.134868:
    lw r21 r19 16
    addi r22 r0 2
    sll r22 r22 2
    add r27 r21 r22
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134869
    addi r21 r0 1
    sll r21 r21 2
    add r27 r18 r21
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.134871
    addi r21 r0 0
    j float_eq0_cont.134872
float_eq0.134871:
    addi r21 r0 1
float_eq0_cont.134872:
    j float_ble_cont.134870
float_ble_else.134869:
    addi r21 r0 0
float_ble_cont.134870:
    j float_ble_cont.134866
float_ble_else.134865:
    addi r21 r0 0
float_ble_cont.134866:
    addi r28 r0 0
    bne r21 r28 beq_else.134873
    lwcZ f3 r18 8
    fsub f3 f3 f1
    lwcZ f4 r18 12
    fmul f3 f3 f4
    lwcZ f4 r20 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134875
    fneg f4 f4
    j float_ble_cont.134876
float_ble_else.134875:
float_ble_cont.134876:
    lw r21 r19 16
    lwcZ f5 r21 0
    fclt f4 f5
    bc1f float_ble_else.134877
    addi r21 r0 2
    sll r21 r21 2
    add r27 r20 r21
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.134879
    fneg f4 f4
    j float_ble_cont.134880
float_ble_else.134879:
float_ble_cont.134880:
    lw r21 r19 16
    addi r22 r0 2
    sll r22 r22 2
    add r27 r21 r22
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.134881
    addi r21 r0 3
    sll r21 r21 2
    add r27 r18 r21
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.134883
    addi r21 r0 0
    j float_eq0_cont.134884
float_eq0.134883:
    addi r21 r0 1
float_eq0_cont.134884:
    j float_ble_cont.134882
float_ble_else.134881:
    addi r21 r0 0
float_ble_cont.134882:
    j float_ble_cont.134878
float_ble_else.134877:
    addi r21 r0 0
float_ble_cont.134878:
    addi r28 r0 0
    bne r21 r28 beq_else.134885
    lwcZ f3 r18 16
    fsub f2 f3 f2
    lwcZ f3 r18 20
    fmul f2 f2 f3
    lwcZ f3 r20 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.134887
    fneg f0 f0
    j float_ble_cont.134888
float_ble_else.134887:
float_ble_cont.134888:
    lw r21 r19 16
    lwcZ f3 r21 0
    fclt f0 f3
    bc1f float_ble_else.134889
    addi r21 r0 1
    sll r21 r21 2
    add r27 r20 r21
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.134891
    fneg f0 f0
    j float_ble_cont.134892
float_ble_else.134891:
float_ble_cont.134892:
    lw r19 r19 16
    addi r20 r0 1
    sll r20 r20 2
    add r27 r19 r20
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134893
    addi r19 r0 5
    sll r19 r19 2
    add r27 r18 r19
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.134895
    addi r18 r0 0
    j float_eq0_cont.134896
float_eq0.134895:
    addi r18 r0 1
float_eq0_cont.134896:
    j float_ble_cont.134894
float_ble_else.134893:
    addi r18 r0 0
float_ble_cont.134894:
    j float_ble_cont.134890
float_ble_else.134889:
    addi r18 r0 0
float_ble_cont.134890:
    addi r28 r0 0
    bne r18 r28 beq_else.134897
    addi r18 r0 0
    j beq_cont.134898
beq_else.134897:
    swcZ f2 r8 0
    addi r18 r0 3
beq_cont.134898:
    j beq_cont.134886
beq_else.134885:
    swcZ f3 r8 0
    addi r18 r0 2
beq_cont.134886:
    j beq_cont.134874
beq_else.134873:
    swcZ f3 r8 0
    addi r18 r0 1
beq_cont.134874:
    j beq_cont.134862
beq_else.134861:
    addi r28 r0 2
    bne r21 r28 beq_else.134899
    lwcZ f0 r18 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.134901
    addi r19 r0 1
    j float_ble_cont.134902
float_ble_else.134901:
    addi r19 r0 0
float_ble_cont.134902:
    addi r28 r0 0
    bne r19 r28 beq_else.134903
    addi r18 r0 0
    j beq_cont.134904
beq_else.134903:
    lwcZ f0 r18 0
    lwcZ f1 r20 12
    fmul f0 f0 f1
    swcZ f0 r8 0
    addi r18 r0 1
beq_cont.134904:
    j beq_cont.134900
beq_else.134899:
    lwcZ f3 r18 0
    fcz f3
    bc1f float_eq0.134905
    addi r18 r0 0
    j float_eq0_cont.134906
float_eq0.134905:
    lwcZ f4 r18 4
    fmul f0 f4 f0
    lwcZ f4 r18 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r18 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r20 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.134907
    addi r20 r0 1
    j float_ble_cont.134908
float_ble_else.134907:
    addi r20 r0 0
float_ble_cont.134908:
    addi r28 r0 0
    bne r20 r28 beq_else.134909
    addi r18 r0 0
    j beq_cont.134910
beq_else.134909:
    lw r19 r19 24
    addi r28 r0 0
    bne r19 r28 beq_else.134911
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.134913
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134915
    j float_eq0_cont.134916
float_eq0.134915:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134916:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134917
    j float_eq0_cont.134918
float_eq0.134917:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134918:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134919
    j float_eq0_cont.134920
float_eq0.134919:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134920:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134921
    j float_eq0_cont.134922
float_eq0.134921:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134922:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134923
    j float_eq0_cont.134924
float_eq0.134923:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.134924:
    fmul f1 f1 f2
    j float_ble_cont.134914
float_ble_else.134913:
    flui f1 0
    # 0.000000
float_ble_cont.134914:
    fsub f0 f0 f1
    lwcZ f1 r18 16
    fmul f0 f0 f1
    swcZ f0 r8 0
    j beq_cont.134912
beq_else.134911:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.134925
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134927
    j float_eq0_cont.134928
float_eq0.134927:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134928:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134929
    j float_eq0_cont.134930
float_eq0.134929:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134930:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134931
    j float_eq0_cont.134932
float_eq0.134931:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134932:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134933
    j float_eq0_cont.134934
float_eq0.134933:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.134934:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.134935
    j float_eq0_cont.134936
float_eq0.134935:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.134936:
    fmul f1 f1 f2
    j float_ble_cont.134926
float_ble_else.134925:
    flui f1 0
    # 0.000000
float_ble_cont.134926:
    fadd f0 f0 f1
    lwcZ f1 r18 16
    fmul f0 f0 f1
    swcZ f0 r8 0
beq_cont.134912:
    addi r18 r0 1
beq_cont.134910:
float_eq0_cont.134906:
beq_cont.134900:
beq_cont.134862:
    addi r28 r0 0
    bne r18 r28 beq_else.134937
    j beq_cont.134938
beq_else.134937:
    lwcZ f0 r8 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.134939
    addi r18 r0 1
    sll r18 r18 2
    add r27 r17 r18
    lw r18 r27 0
    addi r19 r0 -1
    bne r18 r19 beq_else.134941
    j beq_cont.134942
beq_else.134941:
    sll r18 r18 2
    add r27 r16 r18
    lw r18 r27 0
    addi r19 r0 0
    sw r17 r29 68
    mv r2 r18
    mv r1 r19
    mv r25 r10
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 68
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.134943
    j beq_cont.134944
beq_else.134943:
    sll r1 r1 2
    lw r3 r29 56
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r6 r5 0
    sll r4 r4 2
    add r27 r1 r4
    lw r4 r27 0
    addi r7 r0 -1
    bne r4 r7 beq_else.134945
    j beq_cont.134946
beq_else.134945:
    lw r25 r29 48
    sw r6 r29 104
    sw r1 r29 108
    sw r4 r29 112
    mv r2 r5
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 0
    bne r1 r2 beq_else.134947
    lw r1 r29 112
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r3 r0 0
    bne r1 r3 beq_else.134949
    j beq_cont.134950
beq_else.134949:
    addi r1 r0 1
    lw r3 r29 108
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.134950:
    j beq_cont.134948
beq_else.134947:
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lwcZ f0 r27 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134951
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 32
    add r27 r4 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134953
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 104
    add r27 r5 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r6 r29 28
    add r27 r6 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    lw r5 r29 108
    lw r25 r29 24
    sw r1 r29 116
    swcZ f3 r29 120
    swcZ f2 r29 124
    swcZ f1 r29 128
    swcZ f0 r29 132
    mv r1 r2
    mv r2 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 0
    bne r1 r2 beq_else.134955
    j beq_cont.134956
beq_else.134955:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 132
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 20
    lwcZ f0 r29 128
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 124
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 120
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 16
    lw r5 r29 112
    add r27 r4 r1
    sw r5 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r5 r29 12
    lw r6 r29 116
    add r27 r5 r1
    sw r6 r27 0
beq_cont.134956:
    j float_ble_cont.134954
float_ble_else.134953:
float_ble_cont.134954:
    j float_ble_cont.134952
float_ble_else.134951:
float_ble_cont.134952:
    addi r1 r0 1
    lw r2 r29 108
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.134948:
beq_cont.134946:
    addi r1 r0 3
    sll r1 r1 2
    lw r2 r29 68
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.134957
    j beq_cont.134958
beq_else.134957:
    sll r1 r1 2
    lw r3 r29 56
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r2 r1
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 4
    lw r2 r29 68
    lw r3 r29 52
    lw r25 r29 8
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.134958:
beq_cont.134944:
beq_cont.134942:
    j float_ble_cont.134940
float_ble_else.134939:
float_ble_cont.134940:
beq_cont.134938:
beq_cont.134842:
    lw r1 r29 64
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.134959
    jr r31
beq_else.134959:
    sw r1 r29 136
    addi r28 r0 99
    bne r4 r28 beq_else.134961
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.134963
    j beq_cont.134964
beq_else.134963:
    sll r4 r4 2
    lw r5 r29 56
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 52
    lw r7 r6 0
    lw r8 r4 0
    sw r2 r29 140
    addi r28 r0 -1
    bne r8 r28 beq_else.134965
    j beq_cont.134966
beq_else.134965:
    lw r25 r29 48
    sw r7 r29 144
    sw r4 r29 148
    sw r8 r29 152
    mv r2 r6
    mv r1 r8
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.134967
    lw r1 r29 152
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.134969
    j beq_cont.134970
beq_else.134969:
    addi r1 r0 1
    lw r3 r29 148
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.134970:
    j beq_cont.134968
beq_else.134967:
    lw r2 r29 36
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134971
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 32
    add r27 r4 r3
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134973
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 144
    add r27 r5 r3
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 28
    add r27 r6 r3
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r3 r0 2
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r3 r0 0
    lw r5 r29 148
    lw r25 r29 24
    sw r1 r29 156
    swcZ f3 r29 160
    swcZ f2 r29 164
    swcZ f1 r29 168
    swcZ f0 r29 172
    mv r2 r5
    mv r1 r3
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r2 r0 0
    bne r1 r2 beq_else.134975
    j beq_cont.134976
beq_else.134975:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 172
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 20
    lwcZ f0 r29 168
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 164
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 160
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 16
    lw r4 r29 152
    add r27 r3 r1
    sw r4 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 12
    lw r4 r29 156
    add r27 r3 r1
    sw r4 r27 0
beq_cont.134976:
    j float_ble_cont.134974
float_ble_else.134973:
float_ble_cont.134974:
    j float_ble_cont.134972
float_ble_else.134971:
float_ble_cont.134972:
    addi r1 r0 1
    lw r2 r29 148
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.134968:
beq_cont.134966:
    lw r1 r29 140
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.134977
    j beq_cont.134978
beq_else.134977:
    sll r2 r2 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r1 r0 3
    lw r2 r29 140
    lw r3 r29 52
    lw r25 r29 8
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.134978:
beq_cont.134964:
    j beq_cont.134962
beq_else.134961:
    lw r5 r29 52
    lw r25 r29 48
    sw r2 r29 140
    mv r2 r5
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r28 r0 0
    bne r1 r28 beq_else.134979
    j beq_cont.134980
beq_else.134979:
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.134981
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 140
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.134983
    j beq_cont.134984
beq_else.134983:
    sll r3 r3 2
    lw r5 r29 56
    add r27 r5 r3
    lw r3 r27 0
    addi r6 r0 0
    lw r7 r29 52
    lw r8 r7 0
    sll r6 r6 2
    add r27 r3 r6
    lw r6 r27 0
    addi r9 r0 -1
    bne r6 r9 beq_else.134985
    j beq_cont.134986
beq_else.134985:
    lw r25 r29 48
    sw r8 r29 176
    sw r3 r29 180
    sw r6 r29 184
    mv r2 r7
    mv r1 r6
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r2 r0 0
    bne r1 r2 beq_else.134987
    lw r1 r29 184
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r3 r0 0
    bne r1 r3 beq_else.134989
    j beq_cont.134990
beq_else.134989:
    addi r1 r0 1
    lw r3 r29 180
    lw r4 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r3 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.134990:
    j beq_cont.134988
beq_else.134987:
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lwcZ f0 r27 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.134991
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 32
    add r27 r4 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.134993
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 176
    add r27 r5 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r6 r29 28
    add r27 r6 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    lw r5 r29 180
    lw r25 r29 24
    sw r1 r29 188
    swcZ f3 r29 192
    swcZ f2 r29 196
    swcZ f1 r29 200
    swcZ f0 r29 204
    mv r1 r2
    mv r2 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r2 r0 0
    bne r1 r2 beq_else.134995
    j beq_cont.134996
beq_else.134995:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    lwcZ f0 r29 204
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 20
    lwcZ f0 r29 200
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 196
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 192
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 16
    lw r4 r29 184
    add r27 r3 r1
    sw r4 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 12
    lw r4 r29 188
    add r27 r3 r1
    sw r4 r27 0
beq_cont.134996:
    j float_ble_cont.134994
float_ble_else.134993:
float_ble_cont.134994:
    j float_ble_cont.134992
float_ble_else.134991:
float_ble_cont.134992:
    addi r1 r0 1
    lw r2 r29 180
    lw r3 r29 52
    lw r25 r29 40
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
beq_cont.134988:
beq_cont.134986:
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 140
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.134997
    j beq_cont.134998
beq_else.134997:
    sll r1 r1 2
    lw r3 r29 56
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r5 r29 52
    lw r25 r29 40
    mv r3 r5
    mv r2 r1
    mv r1 r4
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r1 r0 3
    lw r2 r29 140
    lw r3 r29 52
    lw r25 r29 8
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
beq_cont.134998:
beq_cont.134984:
    j float_ble_cont.134982
float_ble_else.134981:
float_ble_cont.134982:
beq_cont.134980:
beq_cont.134962:
    lw r1 r29 136
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.134999
    jr r31
beq_else.134999:
    sw r1 r29 208
    addi r28 r0 99
    bne r4 r28 beq_else.135001
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.135003
    j beq_cont.135004
beq_else.135003:
    sll r4 r4 2
    lw r5 r29 56
    add r27 r5 r4
    lw r4 r27 0
    addi r5 r0 0
    lw r6 r29 52
    lw r25 r29 40
    sw r2 r29 212
    mv r3 r6
    mv r2 r4
    mv r1 r5
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r1 r0 2
    lw r2 r29 212
    lw r3 r29 52
    lw r25 r29 8
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
beq_cont.135004:
    j beq_cont.135002
beq_else.135001:
    sll r5 r4 2
    lw r6 r29 44
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r5 40
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lw r7 r29 52
    lw r8 r7 4
    sll r4 r4 2
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    sw r2 r29 212
    addi r28 r0 1
    bne r8 r28 beq_else.135005
    lw r6 r7 0
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135007
    fneg f4 f4
    j float_ble_cont.135008
float_ble_else.135007:
float_ble_cont.135008:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.135009
    addi r8 r0 2
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135011
    fneg f4 f4
    j float_ble_cont.135012
float_ble_else.135011:
float_ble_cont.135012:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135013
    addi r8 r0 1
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135015
    addi r8 r0 0
    j float_eq0_cont.135016
float_eq0.135015:
    addi r8 r0 1
float_eq0_cont.135016:
    j float_ble_cont.135014
float_ble_else.135013:
    addi r8 r0 0
float_ble_cont.135014:
    j float_ble_cont.135010
float_ble_else.135009:
    addi r8 r0 0
float_ble_cont.135010:
    addi r28 r0 0
    bne r8 r28 beq_else.135017
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135019
    fneg f4 f4
    j float_ble_cont.135020
float_ble_else.135019:
float_ble_cont.135020:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.135021
    addi r8 r0 2
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135023
    fneg f4 f4
    j float_ble_cont.135024
float_ble_else.135023:
float_ble_cont.135024:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135025
    addi r8 r0 3
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135027
    addi r8 r0 0
    j float_eq0_cont.135028
float_eq0.135027:
    addi r8 r0 1
float_eq0_cont.135028:
    j float_ble_cont.135026
float_ble_else.135025:
    addi r8 r0 0
float_ble_cont.135026:
    j float_ble_cont.135022
float_ble_else.135021:
    addi r8 r0 0
float_ble_cont.135022:
    addi r28 r0 0
    bne r8 r28 beq_else.135029
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.135031
    fneg f0 f0
    j float_ble_cont.135032
float_ble_else.135031:
float_ble_cont.135032:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.135033
    addi r8 r0 1
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135035
    fneg f0 f0
    j float_ble_cont.135036
float_ble_else.135035:
float_ble_cont.135036:
    lw r5 r5 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r5 r6
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135037
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.135039
    addi r4 r0 0
    j float_eq0_cont.135040
float_eq0.135039:
    addi r4 r0 1
float_eq0_cont.135040:
    j float_ble_cont.135038
float_ble_else.135037:
    addi r4 r0 0
float_ble_cont.135038:
    j float_ble_cont.135034
float_ble_else.135033:
    addi r4 r0 0
float_ble_cont.135034:
    addi r28 r0 0
    bne r4 r28 beq_else.135041
    addi r1 r0 0
    j beq_cont.135042
beq_else.135041:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.135042:
    j beq_cont.135030
beq_else.135029:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.135030:
    j beq_cont.135018
beq_else.135017:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.135018:
    j beq_cont.135006
beq_else.135005:
    addi r28 r0 2
    bne r8 r28 beq_else.135043
    lwcZ f0 r4 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135045
    addi r5 r0 1
    j float_ble_cont.135046
float_ble_else.135045:
    addi r5 r0 0
float_ble_cont.135046:
    addi r28 r0 0
    bne r5 r28 beq_else.135047
    addi r1 r0 0
    j beq_cont.135048
beq_else.135047:
    lwcZ f0 r4 0
    lwcZ f1 r6 12
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.135048:
    j beq_cont.135044
beq_else.135043:
    lw r25 r29 4
    mv r3 r6
    mv r2 r4
    mv r1 r5
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
beq_cont.135044:
beq_cont.135006:
    addi r28 r0 0
    bne r1 r28 beq_else.135049
    j beq_cont.135050
beq_else.135049:
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135051
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 212
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.135053
    j beq_cont.135054
beq_else.135053:
    sll r3 r3 2
    lw r5 r29 56
    add r27 r5 r3
    lw r3 r27 0
    addi r5 r0 0
    lw r6 r29 52
    lw r25 r29 40
    mv r2 r3
    mv r1 r5
    mv r3 r6
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r1 r0 2
    lw r2 r29 212
    lw r3 r29 52
    lw r25 r29 8
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
beq_cont.135054:
    j float_ble_cont.135052
float_ble_else.135051:
float_ble_cont.135052:
beq_cont.135050:
beq_cont.135002:
    lw r1 r29 208
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.135055
    jr r31
beq_else.135055:
    sw r1 r29 216
    addi r28 r0 99
    bne r4 r28 beq_else.135057
    addi r4 r0 1
    lw r5 r29 52
    lw r25 r29 8
    mv r3 r5
    mv r1 r4
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.135058
beq_else.135057:
    lw r5 r29 52
    lw r25 r29 48
    sw r2 r29 220
    mv r2 r5
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.135059
    j beq_cont.135060
beq_else.135059:
    lw r1 r29 36
    lwcZ f0 r1 0
    lw r1 r29 32
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135061
    addi r1 r0 1
    lw r2 r29 220
    lw r3 r29 52
    lw r25 r29 8
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j float_ble_cont.135062
float_ble_else.135061:
float_ble_cont.135062:
beq_cont.135060:
beq_cont.135058:
    lw r1 r29 216
    addi r1 r1 1
    lw r2 r29 60
    lw r3 r29 52
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
judge_intersection_fast.2934:
    lw r2 r25 60
    lw r3 r25 56
    lw r4 r25 52
    lw r5 r25 48
    lw r6 r25 44
    lw r7 r25 40
    lw r8 r25 36
    lw r9 r25 32
    lw r10 r25 28
    lw r11 r25 24
    lw r12 r25 20
    lw r13 r25 16
    lw r14 r25 12
    lw r15 r25 8
    lw r16 r25 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    swcZ f0 r3 0
    lw r10 r10 0
    lw r17 r10 0
    lw r18 r17 0
    sw r3 r29 0
    addi r28 r0 -1
    bne r18 r28 beq_else.135063
    j beq_cont.135064
beq_else.135063:
    sw r2 r29 4
    sw r6 r29 8
    sw r5 r29 12
    sw r7 r29 16
    sw r11 r29 20
    sw r8 r29 24
    sw r1 r29 28
    sw r9 r29 32
    sw r16 r29 36
    sw r10 r29 40
    addi r28 r0 99
    bne r18 r28 beq_else.135065
    lw r18 r17 4
    addi r28 r0 -1
    bne r18 r28 beq_else.135067
    j beq_cont.135068
beq_else.135067:
    sll r18 r18 2
    add r27 r16 r18
    lw r18 r27 0
    lw r19 r1 0
    lw r20 r18 0
    sw r17 r29 44
    addi r28 r0 -1
    bne r20 r28 beq_else.135069
    j beq_cont.135070
beq_else.135069:
    sw r12 r29 48
    sw r14 r29 52
    sw r13 r29 56
    sw r15 r29 60
    sw r4 r29 64
    sw r19 r29 68
    sw r18 r29 72
    sw r20 r29 76
    mv r2 r1
    mv r25 r6
    mv r1 r20
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    addi r28 r0 0
    bne r1 r28 beq_else.135071
    lw r1 r29 76
    sll r1 r1 2
    lw r2 r29 20
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.135073
    j beq_cont.135074
beq_else.135073:
    addi r1 r0 1
    lw r3 r29 72
    lw r4 r29 28
    lw r25 r29 32
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.135074:
    j beq_cont.135072
beq_else.135071:
    lw r2 r29 16
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135075
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 0
    add r27 r4 r3
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135077
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 68
    add r27 r5 r3
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 64
    add r27 r6 r3
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r3 r0 2
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r3 r0 0
    lw r5 r29 72
    lw r25 r29 60
    sw r1 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    mv r2 r5
    mv r1 r3
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 0
    bne r1 r2 beq_else.135079
    j beq_cont.135080
beq_else.135079:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 0
    lwcZ f0 r29 96
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 56
    lwcZ f0 r29 92
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 88
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 84
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 52
    lw r4 r29 76
    add r27 r3 r1
    sw r4 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 48
    lw r4 r29 80
    add r27 r3 r1
    sw r4 r27 0
beq_cont.135080:
    j float_ble_cont.135078
float_ble_else.135077:
float_ble_cont.135078:
    j float_ble_cont.135076
float_ble_else.135075:
float_ble_cont.135076:
    addi r1 r0 1
    lw r2 r29 72
    lw r3 r29 28
    lw r25 r29 32
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.135072:
beq_cont.135070:
    lw r1 r29 44
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.135081
    j beq_cont.135082
beq_else.135081:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r5 r29 28
    lw r25 r29 32
    mv r3 r5
    mv r1 r4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 3
    lw r2 r29 44
    lw r3 r29 28
    lw r25 r29 24
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.135082:
beq_cont.135068:
    j beq_cont.135066
beq_else.135065:
    sw r12 r29 48
    sw r14 r29 52
    sw r13 r29 56
    sw r15 r29 60
    sw r4 r29 64
    sw r17 r29 44
    mv r2 r1
    mv r25 r6
    mv r1 r18
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r28 r0 0
    bne r1 r28 beq_else.135083
    j beq_cont.135084
beq_else.135083:
    lw r1 r29 16
    lwcZ f0 r1 0
    lw r2 r29 0
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135085
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 44
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.135087
    j beq_cont.135088
beq_else.135087:
    sll r3 r3 2
    lw r5 r29 36
    add r27 r5 r3
    lw r3 r27 0
    addi r6 r0 0
    lw r7 r29 28
    lw r8 r7 0
    sll r6 r6 2
    add r27 r3 r6
    lw r6 r27 0
    addi r9 r0 -1
    bne r6 r9 beq_else.135089
    j beq_cont.135090
beq_else.135089:
    lw r25 r29 8
    sw r8 r29 100
    sw r3 r29 104
    sw r6 r29 108
    mv r2 r7
    mv r1 r6
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 0
    bne r1 r2 beq_else.135091
    lw r1 r29 108
    sll r1 r1 2
    lw r2 r29 20
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r3 r0 0
    bne r1 r3 beq_else.135093
    j beq_cont.135094
beq_else.135093:
    addi r1 r0 1
    lw r3 r29 104
    lw r4 r29 28
    lw r25 r29 32
    mv r2 r3
    mv r3 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.135094:
    j beq_cont.135092
beq_else.135091:
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 16
    add r27 r3 r2
    lwcZ f0 r27 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135095
    addi r2 r0 0
    sll r2 r2 2
    lw r4 r29 0
    add r27 r4 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135097
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r2 r0 0
    sll r2 r2 2
    lw r5 r29 100
    add r27 r5 r2
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r2 r0 0
    sll r2 r2 2
    lw r6 r29 64
    add r27 r6 r2
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r2 r0 1
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r2 r0 2
    sll r2 r2 2
    add r27 r5 r2
    lwcZ f3 r27 0
    fmul f3 f3 f0
    addi r2 r0 2
    sll r2 r2 2
    add r27 r6 r2
    lwcZ f4 r27 0
    fadd f3 f3 f4
    addi r2 r0 0
    lw r5 r29 104
    lw r25 r29 60
    sw r1 r29 112
    swcZ f3 r29 116
    swcZ f2 r29 120
    swcZ f1 r29 124
    swcZ f0 r29 128
    mv r1 r2
    mv r2 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 0
    bne r1 r2 beq_else.135099
    j beq_cont.135100
beq_else.135099:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 0
    lwcZ f0 r29 128
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 56
    lwcZ f0 r29 124
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 1
    sll r1 r1 2
    lwcZ f0 r29 120
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 2
    sll r1 r1 2
    lwcZ f0 r29 116
    add r27 r3 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 52
    lw r4 r29 108
    add r27 r3 r1
    sw r4 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 48
    lw r4 r29 112
    add r27 r3 r1
    sw r4 r27 0
beq_cont.135100:
    j float_ble_cont.135098
float_ble_else.135097:
float_ble_cont.135098:
    j float_ble_cont.135096
float_ble_else.135095:
float_ble_cont.135096:
    addi r1 r0 1
    lw r2 r29 104
    lw r3 r29 28
    lw r25 r29 32
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.135092:
beq_cont.135090:
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 44
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.135101
    j beq_cont.135102
beq_else.135101:
    sll r1 r1 2
    lw r3 r29 36
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r5 r29 28
    lw r25 r29 32
    mv r3 r5
    mv r2 r1
    mv r1 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 3
    lw r2 r29 44
    lw r3 r29 28
    lw r25 r29 24
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.135102:
beq_cont.135088:
    j float_ble_cont.135086
float_ble_else.135085:
float_ble_cont.135086:
beq_cont.135084:
beq_cont.135066:
    lw r1 r29 40
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135103
    j beq_cont.135104
beq_else.135103:
    addi r28 r0 99
    bne r3 r28 beq_else.135105
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.135107
    j beq_cont.135108
beq_else.135107:
    sll r3 r3 2
    lw r4 r29 36
    add r27 r4 r3
    lw r3 r27 0
    addi r4 r0 0
    lw r5 r29 28
    lw r25 r29 32
    sw r2 r29 132
    mv r2 r3
    mv r1 r4
    mv r3 r5
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 2
    lw r2 r29 132
    lw r3 r29 28
    lw r25 r29 24
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.135108:
    j beq_cont.135106
beq_else.135105:
    sll r4 r3 2
    lw r5 r29 20
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r4 40
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lw r6 r29 28
    lw r7 r6 4
    sll r3 r3 2
    add r27 r7 r3
    lw r3 r27 0
    lw r7 r4 4
    sw r2 r29 132
    addi r28 r0 1
    bne r7 r28 beq_else.135109
    lw r5 r6 0
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lwcZ f4 r5 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135111
    fneg f4 f4
    j float_ble_cont.135112
float_ble_else.135111:
float_ble_cont.135112:
    lw r7 r4 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.135113
    addi r7 r0 2
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135115
    fneg f4 f4
    j float_ble_cont.135116
float_ble_else.135115:
float_ble_cont.135116:
    lw r7 r4 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135117
    addi r7 r0 1
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135119
    addi r7 r0 0
    j float_eq0_cont.135120
float_eq0.135119:
    addi r7 r0 1
float_eq0_cont.135120:
    j float_ble_cont.135118
float_ble_else.135117:
    addi r7 r0 0
float_ble_cont.135118:
    j float_ble_cont.135114
float_ble_else.135113:
    addi r7 r0 0
float_ble_cont.135114:
    addi r28 r0 0
    bne r7 r28 beq_else.135121
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r5 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135123
    fneg f4 f4
    j float_ble_cont.135124
float_ble_else.135123:
float_ble_cont.135124:
    lw r7 r4 16
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.135125
    addi r7 r0 2
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135127
    fneg f4 f4
    j float_ble_cont.135128
float_ble_else.135127:
float_ble_cont.135128:
    lw r7 r4 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135129
    addi r7 r0 3
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135131
    addi r7 r0 0
    j float_eq0_cont.135132
float_eq0.135131:
    addi r7 r0 1
float_eq0_cont.135132:
    j float_ble_cont.135130
float_ble_else.135129:
    addi r7 r0 0
float_ble_cont.135130:
    j float_ble_cont.135126
float_ble_else.135125:
    addi r7 r0 0
float_ble_cont.135126:
    addi r28 r0 0
    bne r7 r28 beq_else.135133
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r5 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.135135
    fneg f0 f0
    j float_ble_cont.135136
float_ble_else.135135:
float_ble_cont.135136:
    lw r7 r4 16
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.135137
    addi r7 r0 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135139
    fneg f0 f0
    j float_ble_cont.135140
float_ble_else.135139:
float_ble_cont.135140:
    lw r4 r4 16
    addi r5 r0 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135141
    addi r4 r0 5
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.135143
    addi r3 r0 0
    j float_eq0_cont.135144
float_eq0.135143:
    addi r3 r0 1
float_eq0_cont.135144:
    j float_ble_cont.135142
float_ble_else.135141:
    addi r3 r0 0
float_ble_cont.135142:
    j float_ble_cont.135138
float_ble_else.135137:
    addi r3 r0 0
float_ble_cont.135138:
    addi r28 r0 0
    bne r3 r28 beq_else.135145
    addi r1 r0 0
    j beq_cont.135146
beq_else.135145:
    lw r3 r29 16
    swcZ f2 r3 0
    addi r1 r0 3
beq_cont.135146:
    j beq_cont.135134
beq_else.135133:
    lw r3 r29 16
    swcZ f3 r3 0
    addi r1 r0 2
beq_cont.135134:
    j beq_cont.135122
beq_else.135121:
    lw r3 r29 16
    swcZ f3 r3 0
    addi r1 r0 1
beq_cont.135122:
    j beq_cont.135110
beq_else.135109:
    addi r28 r0 2
    bne r7 r28 beq_else.135147
    lwcZ f0 r3 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135149
    addi r4 r0 1
    j float_ble_cont.135150
float_ble_else.135149:
    addi r4 r0 0
float_ble_cont.135150:
    addi r28 r0 0
    bne r4 r28 beq_else.135151
    addi r1 r0 0
    j beq_cont.135152
beq_else.135151:
    lwcZ f0 r3 0
    lwcZ f1 r5 12
    fmul f0 f0 f1
    lw r3 r29 16
    swcZ f0 r3 0
    addi r1 r0 1
beq_cont.135152:
    j beq_cont.135148
beq_else.135147:
    lw r25 r29 12
    mv r2 r3
    mv r1 r4
    mv r3 r5
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.135148:
beq_cont.135110:
    addi r28 r0 0
    bne r1 r28 beq_else.135153
    j beq_cont.135154
beq_else.135153:
    lw r1 r29 16
    lwcZ f0 r1 0
    lw r2 r29 0
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135155
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 132
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.135157
    j beq_cont.135158
beq_else.135157:
    sll r3 r3 2
    lw r5 r29 36
    add r27 r5 r3
    lw r3 r27 0
    addi r5 r0 0
    lw r6 r29 28
    lw r25 r29 32
    mv r2 r3
    mv r1 r5
    mv r3 r6
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 2
    lw r2 r29 132
    lw r3 r29 28
    lw r25 r29 24
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.135158:
    j float_ble_cont.135156
float_ble_else.135155:
float_ble_cont.135156:
beq_cont.135154:
beq_cont.135106:
    lw r1 r29 40
    lw r2 r1 8
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135159
    j beq_cont.135160
beq_else.135159:
    addi r28 r0 99
    bne r3 r28 beq_else.135161
    addi r3 r0 1
    lw r4 r29 28
    lw r25 r29 24
    mv r1 r3
    mv r3 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.135162
beq_else.135161:
    lw r4 r29 28
    lw r25 r29 8
    sw r2 r29 136
    mv r2 r4
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.135163
    j beq_cont.135164
beq_else.135163:
    lw r1 r29 16
    lwcZ f0 r1 0
    lw r1 r29 0
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135165
    addi r2 r0 1
    lw r3 r29 136
    lw r4 r29 28
    lw r25 r29 24
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j float_ble_cont.135166
float_ble_else.135165:
float_ble_cont.135166:
beq_cont.135164:
beq_cont.135162:
    addi r1 r0 3
    lw r2 r29 40
    lw r3 r29 28
    lw r25 r29 4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.135160:
beq_cont.135104:
beq_cont.135064:
    lw r1 r29 0
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.135167
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.135168
    addi r1 r0 1
    jr r31
float_ble_else.135168:
    addi r1 r0 0
    jr r31
float_ble_else.135167:
    addi r1 r0 0
    jr r31
get_nvector_second.2940:
    lw r2 r25 8
    lw r3 r25 4
    lwcZ f0 r3 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r4 r1 20
    lwcZ f2 r4 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    addi r28 r0 0
    bne r3 r28 beq_else.135169
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f5 r2 8
    j beq_cont.135170
beq_else.135169:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    swcZ f3 r2 0
    lw r3 r1 36
    lwcZ f3 r3 8
    fmul f3 f0 f3
    lw r3 r1 36
    lwcZ f6 r3 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r2 4
    lw r3 r1 36
    lwcZ f2 r3 4
    fmul f0 f0 f2
    lw r3 r1 36
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r2 8
beq_cont.135170:
    lw r1 r1 24
    lwcZ f0 r2 0
    fmul f0 f0 f0
    lwcZ f1 r2 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r2 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135171
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135173
    j float_eq0_cont.135174
float_eq0.135173:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135174:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135175
    j float_eq0_cont.135176
float_eq0.135175:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135176:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135177
    j float_eq0_cont.135178
float_eq0.135177:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135178:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135179
    j float_eq0_cont.135180
float_eq0.135179:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135180:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135181
    j float_eq0_cont.135182
float_eq0.135181:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.135182:
    fmul f0 f0 f1
    j float_ble_cont.135172
float_ble_else.135171:
    flui f0 0
    # 0.000000
float_ble_cont.135172:
    fcz f0
    bc1f float_eq0.135183
    flui f0 16256
    # 1.000000
    j float_eq0_cont.135184
float_eq0.135183:
    addi r28 r0 0
    bne r1 r28 beq_else.135185
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.135187
    j float_eq0_cont.135188
float_eq0.135187:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.135188:
    fmul f0 f1 f0
    j beq_cont.135186
beq_else.135185:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.135189
    j float_eq0_cont.135190
float_eq0.135189:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.135190:
    fmul f0 f1 f0
beq_cont.135186:
float_eq0_cont.135184:
    lwcZ f1 r2 0
    fmul f1 f1 f0
    swcZ f1 r2 0
    lwcZ f1 r2 4
    fmul f1 f1 f0
    swcZ f1 r2 4
    lwcZ f1 r2 8
    fmul f0 f1 f0
    swcZ f0 r2 8
    jr r31
get_nvector.2942:
    lw r3 r25 12
    lw r4 r25 8
    lw r5 r25 4
    lw r6 r1 4
    addi r28 r0 1
    bne r6 r28 beq_else.135192
    lw r1 r4 0
    flui f0 0
    # 0.000000
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    subi r4 r1 1
    subi r1 r1 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.135193
    flui f0 0
    # 0.000000
    j float_eq0_cont.135194
float_eq0.135193:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135195
    addi r1 r0 1
    j float_ble_cont.135196
float_ble_else.135195:
    addi r1 r0 0
float_ble_cont.135196:
    addi r28 r0 0
    bne r1 r28 beq_else.135197
    flui f0 -16512
    # -1.000000
    j beq_cont.135198
beq_else.135197:
    flui f0 16256
    # 1.000000
beq_cont.135198:
float_eq0_cont.135194:
    fneg f0 f0
    sll r1 r4 2
    add r27 r3 r1
    swcZ f0 r27 0
    jr r31
beq_else.135192:
    addi r28 r0 2
    bne r6 r28 beq_else.135200
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    swcZ f0 r3 0
    lw r2 r1 16
    lwcZ f0 r2 4
    fneg f0 f0
    swcZ f0 r3 4
    lw r1 r1 16
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r3 8
    jr r31
beq_else.135200:
    lwcZ f0 r5 0
    lw r2 r1 20
    lwcZ f1 r2 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r2 r1 20
    lwcZ f2 r2 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r2 r1 20
    lwcZ f3 r2 8
    fsub f2 f2 f3
    lw r2 r1 16
    lwcZ f3 r2 0
    fmul f3 f0 f3
    lw r2 r1 16
    lwcZ f4 r2 4
    fmul f4 f1 f4
    lw r2 r1 16
    lwcZ f5 r2 8
    fmul f5 f2 f5
    lw r2 r1 12
    addi r28 r0 0
    bne r2 r28 beq_else.135202
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.135203
beq_else.135202:
    lw r2 r1 36
    lwcZ f6 r2 8
    fmul f6 f1 f6
    lw r2 r1 36
    lwcZ f7 r2 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    swcZ f3 r3 0
    lw r2 r1 36
    lwcZ f3 r2 8
    fmul f3 f0 f3
    lw r2 r1 36
    lwcZ f6 r2 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r2 r1 36
    lwcZ f2 r2 4
    fmul f0 f0 f2
    lw r2 r1 36
    lwcZ f2 r2 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.135203:
    lw r1 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135204
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135206
    j float_eq0_cont.135207
float_eq0.135206:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135207:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135208
    j float_eq0_cont.135209
float_eq0.135208:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135209:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135210
    j float_eq0_cont.135211
float_eq0.135210:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135211:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135212
    j float_eq0_cont.135213
float_eq0.135212:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135213:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135214
    j float_eq0_cont.135215
float_eq0.135214:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.135215:
    fmul f0 f0 f1
    j float_ble_cont.135205
float_ble_else.135204:
    flui f0 0
    # 0.000000
float_ble_cont.135205:
    fcz f0
    bc1f float_eq0.135216
    flui f0 16256
    # 1.000000
    j float_eq0_cont.135217
float_eq0.135216:
    addi r28 r0 0
    bne r1 r28 beq_else.135218
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.135220
    j float_eq0_cont.135221
float_eq0.135220:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.135221:
    fmul f0 f1 f0
    j beq_cont.135219
beq_else.135218:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.135222
    j float_eq0_cont.135223
float_eq0.135222:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.135223:
    fmul f0 f1 f0
beq_cont.135219:
float_eq0_cont.135217:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    jr r31
utexture.2945:
    lw r3 r25 4
    lw r4 r1 0
    lw r5 r1 32
    lwcZ f0 r5 0
    swcZ f0 r3 0
    lw r5 r1 32
    lwcZ f0 r5 4
    swcZ f0 r3 4
    lw r5 r1 32
    lwcZ f0 r5 8
    swcZ f0 r3 8
    addi r28 r0 1
    bne r4 r28 beq_else.135225
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r4 f1
    itof f2 r4
    fclt f1 f2
    bc1f float_ble_else.135226
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.135227
float_ble_else.135226:
    fmv f1 f2
float_ble_cont.135227:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.135228
    addi r4 r0 1
    j float_ble_cont.135229
float_ble_else.135228:
    addi r4 r0 0
float_ble_cont.135229:
    lwcZ f0 r2 8
    lw r1 r1 20
    lwcZ f1 r1 8
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f float_ble_else.135230
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.135231
float_ble_else.135230:
    fmv f1 f2
float_ble_cont.135231:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.135232
    addi r1 r0 1
    j float_ble_cont.135233
float_ble_else.135232:
    addi r1 r0 0
float_ble_cont.135233:
    addi r28 r0 0
    bne r4 r28 beq_else.135234
    addi r28 r0 0
    bne r1 r28 beq_else.135236
    flui f0 17279
    # 255.000000
    j beq_cont.135237
beq_else.135236:
    flui f0 0
    # 0.000000
beq_cont.135237:
    j beq_cont.135235
beq_else.135234:
    addi r28 r0 0
    bne r1 r28 beq_else.135238
    flui f0 0
    # 0.000000
    j beq_cont.135239
beq_else.135238:
    flui f0 17279
    # 255.000000
beq_cont.135239:
beq_cont.135235:
    swcZ f0 r3 4
    jr r31
beq_else.135225:
    addi r28 r0 2
    bne r4 r28 beq_else.135241
    lwcZ f0 r2 4
    flui f1 16000
    # 0.250000
    fmul f0 f0 f1
    addi r1 r0 3
    sw r3 r29 0
    swcZ f0 r29 4
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 0
    # 0.000000
    lwcZ f1 r29 4
    fclt f1 f0
    bc1f float_ble_else.135242
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135243
float_ble_else.135242:
float_ble_cont.135243:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 8
    fclt f0 f1
    bc1f float_ble_else.135244
    j float_ble_cont.135245
float_ble_else.135244:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135246
    j float_ble_cont.135247
float_ble_else.135246:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135248
    j float_ble_cont.135249
float_ble_else.135248:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135250
    j float_ble_cont.135251
float_ble_else.135250:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135252
    j float_ble_cont.135253
float_ble_else.135252:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135254
    j float_ble_cont.135255
float_ble_else.135254:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135256
    j float_ble_cont.135257
float_ble_else.135256:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135258
    j float_ble_cont.135259
float_ble_else.135258:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135260
    j float_ble_cont.135261
float_ble_else.135260:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135262
    j float_ble_cont.135263
float_ble_else.135262:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135264
    j float_ble_cont.135265
float_ble_else.135264:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135266
    j float_ble_cont.135267
float_ble_else.135266:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135268
    j float_ble_cont.135269
float_ble_else.135268:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2555
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.135269:
float_ble_cont.135267:
float_ble_cont.135265:
float_ble_cont.135263:
float_ble_cont.135261:
float_ble_cont.135259:
float_ble_cont.135257:
float_ble_cont.135255:
float_ble_cont.135253:
float_ble_cont.135251:
float_ble_cont.135249:
float_ble_cont.135247:
float_ble_cont.135245:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135270
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135272
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135273
float_ble_else.135272:
float_ble_cont.135273:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135274
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135276
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135277
float_ble_else.135276:
float_ble_cont.135277:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135278
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135280
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135281
float_ble_else.135280:
float_ble_cont.135281:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135282
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135284
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135285
float_ble_else.135284:
float_ble_cont.135285:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135286
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135288
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135289
float_ble_else.135288:
float_ble_cont.135289:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2557
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.135287
float_ble_else.135286:
float_ble_cont.135287:
    j float_ble_cont.135283
float_ble_else.135282:
float_ble_cont.135283:
    j float_ble_cont.135279
float_ble_else.135278:
float_ble_cont.135279:
    j float_ble_cont.135275
float_ble_else.135274:
float_ble_cont.135275:
    j float_ble_cont.135271
float_ble_else.135270:
float_ble_cont.135271:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135290
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135291
float_ble_else.135290:
float_ble_cont.135291:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135292
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135293
float_ble_else.135292:
float_ble_cont.135293:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135294
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.135295
float_ble_else.135294:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.135295:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.135296
    fneg f0 f0
    j float_ble_cont.135297
float_ble_else.135296:
float_ble_cont.135297:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f1 f0
    lw r1 r29 0
    swcZ f1 r1 0
    flui f1 17279
    # 255.000000
    flui f2 16256
    # 1.000000
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
    jr r31
beq_else.135241:
    addi r28 r0 3
    bne r4 r28 beq_else.135299
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lwcZ f1 r2 8
    lw r1 r1 20
    lwcZ f2 r1 8
    fsub f1 f1 f2
    fmul f0 f0 f0
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135300
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135302
    j float_eq0_cont.135303
float_eq0.135302:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135303:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135304
    j float_eq0_cont.135305
float_eq0.135304:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135305:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135306
    j float_eq0_cont.135307
float_eq0.135306:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135307:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135308
    j float_eq0_cont.135309
float_eq0.135308:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.135309:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.135310
    j float_eq0_cont.135311
float_eq0.135310:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.135311:
    fmul f0 f0 f1
    j float_ble_cont.135301
float_ble_else.135300:
    flui f0 0
    # 0.000000
float_ble_cont.135301:
    flui f1 16672
    # 10.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    ftoi r1 f0
    itof f1 r1
    fclt f0 f1
    bc1f float_ble_else.135312
    flui f2 16256
    # 1.000000
    fsub f1 f1 f2
    j float_ble_cont.135313
float_ble_else.135312:
float_ble_cont.135313:
    fsub f0 f0 f1
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135314
    fneg f0 f0
    j float_ble_cont.135315
float_ble_else.135314:
float_ble_cont.135315:
    addi r1 r0 3
    sw r3 r29 0
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 12
    fclt f0 f1
    bc1f float_ble_else.135316
    j float_ble_cont.135317
float_ble_else.135316:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135318
    j float_ble_cont.135319
float_ble_else.135318:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135320
    j float_ble_cont.135321
float_ble_else.135320:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135322
    j float_ble_cont.135323
float_ble_else.135322:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135324
    j float_ble_cont.135325
float_ble_else.135324:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135326
    j float_ble_cont.135327
float_ble_else.135326:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135328
    j float_ble_cont.135329
float_ble_else.135328:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135330
    j float_ble_cont.135331
float_ble_else.135330:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135332
    j float_ble_cont.135333
float_ble_else.135332:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135334
    j float_ble_cont.135335
float_ble_else.135334:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135336
    j float_ble_cont.135337
float_ble_else.135336:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135338
    j float_ble_cont.135339
float_ble_else.135338:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135340
    j float_ble_cont.135341
float_ble_else.135340:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub1.2555
    subi r29 r29 24
    lw r31 r29 20
float_ble_cont.135341:
float_ble_cont.135339:
float_ble_cont.135337:
float_ble_cont.135335:
float_ble_cont.135333:
float_ble_cont.135331:
float_ble_cont.135329:
float_ble_cont.135327:
float_ble_cont.135325:
float_ble_cont.135323:
float_ble_cont.135321:
float_ble_cont.135319:
float_ble_cont.135317:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 12
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135342
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135344
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135345
float_ble_else.135344:
float_ble_cont.135345:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135346
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135348
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135349
float_ble_else.135348:
float_ble_cont.135349:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135350
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135352
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135353
float_ble_else.135352:
float_ble_cont.135353:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135354
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135356
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135357
float_ble_else.135356:
float_ble_cont.135357:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135358
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135360
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135361
float_ble_else.135360:
float_ble_cont.135361:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub2.2557
    subi r29 r29 24
    lw r31 r29 20
    j float_ble_cont.135359
float_ble_else.135358:
float_ble_cont.135359:
    j float_ble_cont.135355
float_ble_else.135354:
float_ble_cont.135355:
    j float_ble_cont.135351
float_ble_else.135350:
float_ble_cont.135351:
    j float_ble_cont.135347
float_ble_else.135346:
float_ble_cont.135347:
    j float_ble_cont.135343
float_ble_else.135342:
float_ble_cont.135343:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 12
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135362
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135363
float_ble_else.135362:
float_ble_cont.135363:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.135364
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.135365
float_ble_else.135364:
float_ble_cont.135365:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.135366
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.135367
float_ble_else.135366:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.135367:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.135368
    fneg f0 f0
    j float_ble_cont.135369
float_ble_else.135368:
float_ble_cont.135369:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f0 f1
    lw r1 r29 0
    swcZ f1 r1 4
    flui f1 16256
    # 1.000000
    fsub f0 f1 f0
    flui f1 17279
    # 255.000000
    fmul f0 f0 f1
    swcZ f0 r1 8
    jr r31
beq_else.135299:
    addi r28 r0 4
    bne r4 r28 beq_else.135371
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lw r4 r1 16
    lwcZ f1 r4 0
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.135372
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.135374
    j float_eq0_cont.135375
float_eq0.135374:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.135375:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.135376
    j float_eq0_cont.135377
float_eq0.135376:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.135377:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.135378
    j float_eq0_cont.135379
float_eq0.135378:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.135379:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.135380
    j float_eq0_cont.135381
float_eq0.135380:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.135381:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.135382
    j float_eq0_cont.135383
float_eq0.135382:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.135383:
    fmul f1 f1 f2
    j float_ble_cont.135373
float_ble_else.135372:
    flui f1 0
    # 0.000000
float_ble_cont.135373:
    fmul f0 f0 f1
    lwcZ f1 r2 8
    lw r4 r1 20
    lwcZ f2 r4 8
    fsub f1 f1 f2
    lw r4 r1 16
    lwcZ f2 r4 8
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.135384
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135386
    j float_eq0_cont.135387
float_eq0.135386:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135387:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135388
    j float_eq0_cont.135389
float_eq0.135388:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135389:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135390
    j float_eq0_cont.135391
float_eq0.135390:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135391:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135392
    j float_eq0_cont.135393
float_eq0.135392:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135393:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135394
    j float_eq0_cont.135395
float_eq0.135394:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.135395:
    fmul f2 f2 f3
    j float_ble_cont.135385
float_ble_else.135384:
    flui f2 0
    # 0.000000
float_ble_cont.135385:
    fmul f1 f1 f2
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.135396
    fneg f3 f0
    j float_ble_cont.135397
float_ble_else.135396:
    fmv f3 f0
float_ble_cont.135397:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.135398
    flui f0 16752
    # 15.000000
    j float_ble_cont.135399
float_ble_else.135398:
    fcz f0
    bc1f float_eq0.135400
    j float_eq0_cont.135401
float_eq0.135400:
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
float_eq0_cont.135401:
    fmul f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135402
    fneg f0 f0
    j float_ble_cont.135403
float_ble_else.135402:
float_ble_cont.135403:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135404
    addi r4 r0 1
    j float_ble_cont.135405
float_ble_else.135404:
    addi r4 r0 0
float_ble_cont.135405:
    addi r5 r0 0
    bne r4 r5 beq_else.135406
    fneg f0 f0
    j beq_cont.135407
beq_else.135406:
beq_cont.135407:
    flui f1 16096
    # 0.437500
    fclt f0 f1
    bc1f float_ble_else.135408
    fmul f1 f0 f0
    fmul f3 f1 f0
    fmul f4 f1 f3
    fmul f5 f1 f4
    fmul f6 f1 f5
    fmul f7 f1 f6
    fmul f1 f1 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f0 f0 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f0 f0 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f0 f0 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f0 f0 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f0 f0 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f1 f3 f1
    fadd f0 f0 f1
    j float_ble_cont.135409
float_ble_else.135408:
    flui f1 16412
    # 2.437500
    fclt f0 f1
    bc1f float_ble_else.135410
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    flui f3 16256
    # 1.000000
    fsub f3 f0 f3
    flui f4 16256
    # 1.000000
    fadd f0 f0 f4
    fcz f0
    bc1f float_eq0.135412
    j float_eq0_cont.135413
float_eq0.135412:
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
float_eq0_cont.135413:
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fadd f0 f1 f0
    j float_ble_cont.135411
float_ble_else.135410:
    flui f1 16329
    # 1.570796
    fori f1 f1 4059
    flui f3 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.135414
    j float_eq0_cont.135415
float_eq0.135414:
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
float_eq0_cont.135415:
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fsub f0 f1 f0
float_ble_cont.135411:
float_ble_cont.135409:
    addi r5 r0 0
    bne r4 r5 beq_else.135416
    fneg f0 f0
    j beq_cont.135417
beq_else.135416:
beq_cont.135417:
    flui f1 16880
    # 30.000000
    fmul f0 f0 f1
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f0 f0 f1
float_ble_cont.135399:
    ftoi r4 f0
    itof f1 r4
    fclt f0 f1
    bc1f float_ble_else.135418
    flui f3 16256
    # 1.000000
    fsub f1 f1 f3
    j float_ble_cont.135419
float_ble_else.135418:
float_ble_cont.135419:
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r2 r1 20
    lwcZ f3 r2 4
    fsub f1 f1 f3
    lw r1 r1 16
    lwcZ f3 r1 4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.135420
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.135422
    j float_eq0_cont.135423
float_eq0.135422:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.135423:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.135424
    j float_eq0_cont.135425
float_eq0.135424:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.135425:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.135426
    j float_eq0_cont.135427
float_eq0.135426:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.135427:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.135428
    j float_eq0_cont.135429
float_eq0.135428:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.135429:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.135430
    j float_eq0_cont.135431
float_eq0.135430:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.135431:
    fmul f3 f3 f4
    j float_ble_cont.135421
float_ble_else.135420:
    flui f3 0
    # 0.000000
float_ble_cont.135421:
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.135432
    fneg f3 f2
    j float_ble_cont.135433
float_ble_else.135432:
    fmv f3 f2
float_ble_cont.135433:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.135434
    flui f1 16752
    # 15.000000
    j float_ble_cont.135435
float_ble_else.135434:
    fcz f2
    bc1f float_eq0.135436
    j float_eq0_cont.135437
float_eq0.135436:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.135437:
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.135438
    fneg f1 f1
    j float_ble_cont.135439
float_ble_else.135438:
float_ble_cont.135439:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.135440
    addi r1 r0 1
    j float_ble_cont.135441
float_ble_else.135440:
    addi r1 r0 0
float_ble_cont.135441:
    addi r2 r0 0
    bne r1 r2 beq_else.135442
    fneg f1 f1
    j beq_cont.135443
beq_else.135442:
beq_cont.135443:
    flui f2 16096
    # 0.437500
    fclt f1 f2
    bc1f float_ble_else.135444
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j float_ble_cont.135445
float_ble_else.135444:
    flui f2 16412
    # 2.437500
    fclt f1 f2
    bc1f float_ble_else.135446
    flui f2 16201
    # 0.785398
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fsub f3 f1 f3
    flui f4 16256
    # 1.000000
    fadd f1 f1 f4
    fcz f1
    bc1f float_eq0.135448
    j float_eq0_cont.135449
float_eq0.135448:
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
float_eq0_cont.135449:
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j float_ble_cont.135447
float_ble_else.135446:
    flui f2 16329
    # 1.570796
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.135450
    j float_eq0_cont.135451
float_eq0.135450:
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
float_eq0_cont.135451:
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
float_ble_cont.135447:
float_ble_cont.135445:
    addi r2 r0 0
    bne r1 r2 beq_else.135452
    fneg f1 f1
    j beq_cont.135453
beq_else.135452:
beq_cont.135453:
    flui f2 16880
    # 30.000000
    fmul f1 f1 f2
    flui f2 16457
    # 3.141593
    fori f2 f2 4059
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
float_ble_cont.135435:
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f float_ble_else.135454
    flui f3 16256
    # 1.000000
    fsub f2 f2 f3
    j float_ble_cont.135455
float_ble_else.135454:
float_ble_cont.135455:
    fsub f1 f1 f2
    flui f2 15897
    # 0.150000
    fori f2 f2 -26214
    flui f3 16128
    # 0.500000
    fsub f0 f3 f0
    fmul f0 f0 f0
    fsub f0 f2 f0
    flui f2 16128
    # 0.500000
    fsub f1 f2 f1
    fmul f1 f1 f1
    fsub f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135456
    addi r1 r0 1
    j float_ble_cont.135457
float_ble_else.135456:
    addi r1 r0 0
float_ble_cont.135457:
    addi r28 r0 0
    bne r1 r28 beq_else.135458
    j beq_cont.135459
beq_else.135458:
    flui f0 0
    # 0.000000
beq_cont.135459:
    flui f1 17279
    # 255.000000
    fmul f0 f1 f0
    flui f1 16025
    # 0.300000
    fori f1 f1 -26214
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r3 8
    jr r31
beq_else.135371:
    jr r31
trace_reflections.2952:
    lw r3 r25 108
    lw r4 r25 104
    lw r5 r25 100
    lw r6 r25 96
    lw r7 r25 92
    lw r8 r25 88
    lw r9 r25 84
    lw r10 r25 80
    lw r11 r25 76
    lw r12 r25 72
    lw r13 r25 68
    lw r14 r25 64
    lw r15 r25 60
    lw r16 r25 56
    lw r17 r25 52
    lw r18 r25 48
    lw r19 r25 44
    lw r20 r25 40
    lw r21 r25 36
    lw r22 r25 32
    lw r23 r25 28
    lw r24 r25 24
    sw r6 r29 0
    lw r6 r25 20
    sw r17 r29 4
    lw r17 r25 16
    sw r2 r29 8
    lw r2 r25 12
    sw r21 r29 12
    lw r21 r25 8
    sw r25 r29 16
    lw r25 r25 4
    slti r28 r1 0
    bne r0 r28 bge_else.135462
    sw r1 r29 20
    sll r1 r1 2
    add r27 r18 r1
    lw r1 r27 0
    sw r18 r29 24
    lw r18 r1 4
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    swcZ f2 r5 0
    sw r14 r29 28
    lw r14 r19 0
    sw r8 r29 32
    lw r8 r14 0
    sw r3 r29 36
    lw r3 r8 0
    sw r4 r29 40
    sw r9 r29 44
    sw r12 r29 48
    swcZ f1 r29 52
    swcZ f0 r29 56
    sw r18 r29 60
    sw r2 r29 64
    sw r15 r29 68
    sw r21 r29 72
    sw r23 r29 76
    sw r16 r29 80
    sw r20 r29 84
    sw r25 r29 88
    sw r11 r29 92
    sw r6 r29 96
    sw r22 r29 100
    sw r10 r29 104
    sw r19 r29 108
    sw r1 r29 112
    sw r24 r29 116
    sw r17 r29 120
    sw r5 r29 124
    addi r28 r0 -1
    bne r3 r28 beq_else.135463
    j beq_cont.135464
beq_else.135463:
    sw r14 r29 128
    addi r28 r0 99
    bne r3 r28 beq_else.135465
    lw r3 r8 4
    addi r28 r0 -1
    bne r3 r28 beq_else.135467
    j beq_cont.135468
beq_else.135467:
    sll r3 r3 2
    add r27 r25 r3
    lw r3 r27 0
    addi r7 r0 0
    sw r8 r29 132
    mv r2 r3
    mv r1 r7
    mv r25 r13
    mv r3 r18
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 2
    lw r2 r29 132
    lw r3 r29 60
    lw r25 r29 48
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.135468:
    j beq_cont.135466
beq_else.135465:
    sll r2 r3 2
    add r27 r20 r2
    lw r2 r27 0
    lw r15 r2 40
    lwcZ f2 r15 0
    lwcZ f3 r15 4
    lwcZ f4 r15 8
    lw r21 r18 4
    sll r3 r3 2
    add r27 r21 r3
    lw r3 r27 0
    lw r21 r2 4
    sw r13 r29 136
    sw r8 r29 132
    addi r28 r0 1
    bne r21 r28 beq_else.135469
    lw r7 r18 0
    lwcZ f5 r3 0
    fsub f5 f5 f2
    lwcZ f6 r3 4
    fmul f5 f5 f6
    lwcZ f6 r7 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.135471
    fneg f6 f6
    j float_ble_cont.135472
float_ble_else.135471:
float_ble_cont.135472:
    lw r15 r2 16
    lwcZ f7 r15 4
    fclt f6 f7
    bc1f float_ble_else.135473
    addi r15 r0 2
    sll r15 r15 2
    add r27 r7 r15
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.135475
    fneg f6 f6
    j float_ble_cont.135476
float_ble_else.135475:
float_ble_cont.135476:
    lw r15 r2 16
    addi r21 r0 2
    sll r21 r21 2
    add r27 r15 r21
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.135477
    addi r15 r0 1
    sll r15 r15 2
    add r27 r3 r15
    lwcZ f6 r27 0
    fcz f6
    bc1f float_eq0.135479
    addi r15 r0 0
    j float_eq0_cont.135480
float_eq0.135479:
    addi r15 r0 1
float_eq0_cont.135480:
    j float_ble_cont.135478
float_ble_else.135477:
    addi r15 r0 0
float_ble_cont.135478:
    j float_ble_cont.135474
float_ble_else.135473:
    addi r15 r0 0
float_ble_cont.135474:
    addi r28 r0 0
    bne r15 r28 beq_else.135481
    lwcZ f5 r3 8
    fsub f5 f5 f3
    lwcZ f6 r3 12
    fmul f5 f5 f6
    lwcZ f6 r7 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.135483
    fneg f6 f6
    j float_ble_cont.135484
float_ble_else.135483:
float_ble_cont.135484:
    lw r15 r2 16
    lwcZ f7 r15 0
    fclt f6 f7
    bc1f float_ble_else.135485
    addi r15 r0 2
    sll r15 r15 2
    add r27 r7 r15
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.135487
    fneg f6 f6
    j float_ble_cont.135488
float_ble_else.135487:
float_ble_cont.135488:
    lw r15 r2 16
    addi r21 r0 2
    sll r21 r21 2
    add r27 r15 r21
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.135489
    addi r15 r0 3
    sll r15 r15 2
    add r27 r3 r15
    lwcZ f6 r27 0
    fcz f6
    bc1f float_eq0.135491
    addi r15 r0 0
    j float_eq0_cont.135492
float_eq0.135491:
    addi r15 r0 1
float_eq0_cont.135492:
    j float_ble_cont.135490
float_ble_else.135489:
    addi r15 r0 0
float_ble_cont.135490:
    j float_ble_cont.135486
float_ble_else.135485:
    addi r15 r0 0
float_ble_cont.135486:
    addi r28 r0 0
    bne r15 r28 beq_else.135493
    lwcZ f5 r3 16
    fsub f4 f5 f4
    lwcZ f5 r3 20
    fmul f4 f4 f5
    lwcZ f5 r7 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.135495
    fneg f2 f2
    j float_ble_cont.135496
float_ble_else.135495:
float_ble_cont.135496:
    lw r15 r2 16
    lwcZ f5 r15 0
    fclt f2 f5
    bc1f float_ble_else.135497
    addi r15 r0 1
    sll r15 r15 2
    add r27 r7 r15
    lwcZ f2 r27 0
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.135499
    fneg f2 f2
    j float_ble_cont.135500
float_ble_else.135499:
float_ble_cont.135500:
    lw r2 r2 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r2 r7
    lwcZ f3 r27 0
    fclt f2 f3
    bc1f float_ble_else.135501
    addi r2 r0 5
    sll r2 r2 2
    add r27 r3 r2
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.135503
    addi r2 r0 0
    j float_eq0_cont.135504
float_eq0.135503:
    addi r2 r0 1
float_eq0_cont.135504:
    j float_ble_cont.135502
float_ble_else.135501:
    addi r2 r0 0
float_ble_cont.135502:
    j float_ble_cont.135498
float_ble_else.135497:
    addi r2 r0 0
float_ble_cont.135498:
    addi r28 r0 0
    bne r2 r28 beq_else.135505
    addi r1 r0 0
    j beq_cont.135506
beq_else.135505:
    swcZ f4 r11 0
    addi r1 r0 3
beq_cont.135506:
    j beq_cont.135494
beq_else.135493:
    swcZ f5 r11 0
    addi r1 r0 2
beq_cont.135494:
    j beq_cont.135482
beq_else.135481:
    swcZ f5 r11 0
    addi r1 r0 1
beq_cont.135482:
    j beq_cont.135470
beq_else.135469:
    addi r28 r0 2
    bne r21 r28 beq_else.135507
    lwcZ f2 r3 0
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.135509
    addi r2 r0 1
    j float_ble_cont.135510
float_ble_else.135509:
    addi r2 r0 0
float_ble_cont.135510:
    addi r28 r0 0
    bne r2 r28 beq_else.135511
    addi r1 r0 0
    j beq_cont.135512
beq_else.135511:
    lwcZ f2 r3 0
    lwcZ f3 r15 12
    fmul f2 f2 f3
    swcZ f2 r11 0
    addi r1 r0 1
beq_cont.135512:
    j beq_cont.135508
beq_else.135507:
    mv r1 r2
    mv r25 r7
    mv r2 r3
    mv r3 r15
    fmv  f1 f3
    fmv  f0 f2
    fmv  f2 f4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.135508:
beq_cont.135470:
    addi r28 r0 0
    bne r1 r28 beq_else.135513
    j beq_cont.135514
beq_else.135513:
    lw r1 r29 92
    lwcZ f0 r1 0
    lw r2 r29 124
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135515
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 132
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.135517
    j beq_cont.135518
beq_else.135517:
    sll r3 r3 2
    lw r5 r29 88
    add r27 r5 r3
    lw r3 r27 0
    addi r6 r0 0
    lw r7 r29 60
    lw r25 r29 136
    mv r2 r3
    mv r1 r6
    mv r3 r7
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 2
    lw r2 r29 132
    lw r3 r29 60
    lw r25 r29 48
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.135518:
    j float_ble_cont.135516
float_ble_else.135515:
float_ble_cont.135516:
beq_cont.135514:
beq_cont.135466:
    lw r1 r29 128
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135519
    j beq_cont.135520
beq_else.135519:
    addi r28 r0 99
    bne r3 r28 beq_else.135521
    addi r3 r0 1
    lw r4 r29 60
    lw r25 r29 48
    mv r1 r3
    mv r3 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.135522
beq_else.135521:
    lw r4 r29 60
    lw r25 r29 44
    sw r2 r29 140
    mv r2 r4
    mv r1 r3
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r28 r0 0
    bne r1 r28 beq_else.135523
    j beq_cont.135524
beq_else.135523:
    lw r1 r29 92
    lwcZ f0 r1 0
    lw r2 r29 124
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135525
    addi r3 r0 1
    lw r4 r29 140
    lw r5 r29 60
    lw r25 r29 48
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j float_ble_cont.135526
float_ble_else.135525:
float_ble_cont.135526:
beq_cont.135524:
beq_cont.135522:
    addi r1 r0 2
    lw r2 r29 128
    lw r3 r29 60
    lw r25 r29 40
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.135520:
beq_cont.135464:
    lw r1 r29 124
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.135527
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.135529
    addi r2 r0 1
    j float_ble_cont.135530
float_ble_else.135529:
    addi r2 r0 0
float_ble_cont.135530:
    j float_ble_cont.135528
float_ble_else.135527:
    addi r2 r0 0
float_ble_cont.135528:
    addi r28 r0 0
    bne r2 r28 beq_else.135531
    j beq_cont.135532
beq_else.135531:
    lw r2 r29 120
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 116
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 112
    lw r6 r5 0
    bne r3 r6 beq_else.135533
    lw r3 r29 108
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.135535
    addi r1 r0 0
    j beq_cont.135536
beq_else.135535:
    sw r7 r29 144
    sw r6 r29 148
    addi r28 r0 99
    bne r8 r28 beq_else.135537
    addi r1 r0 1
    j beq_cont.135538
beq_else.135537:
    lw r9 r29 100
    lw r10 r29 96
    lw r25 r29 104
    mv r3 r10
    mv r2 r9
    mv r1 r8
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.135539
    addi r1 r0 0
    j beq_cont.135540
beq_else.135539:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135541
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 144
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.135543
    addi r1 r0 0
    j beq_cont.135544
beq_else.135543:
    sll r2 r2 2
    lw r4 r29 88
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    sll r6 r5 2
    add r27 r2 r6
    lw r6 r27 0
    addi r7 r0 -1
    bne r6 r7 beq_else.135545
    addi r1 r0 0
    j beq_cont.135546
beq_else.135545:
    sll r5 r5 2
    add r27 r2 r5
    lw r5 r27 0
    lw r6 r29 100
    lw r7 r29 96
    lw r25 r29 104
    sw r2 r29 152
    sw r5 r29 156
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 92
    add r27 r3 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    bne r1 r2 beq_else.135547
    addi r1 r0 0
    j beq_cont.135548
beq_else.135547:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135549
    addi r1 r0 1
    j float_ble_cont.135550
float_ble_else.135549:
    addi r1 r0 0
float_ble_cont.135550:
beq_cont.135548:
    addi r2 r0 0
    bne r1 r2 beq_else.135551
    lw r1 r29 156
    sll r1 r1 2
    lw r2 r29 84
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r4 r0 0
    bne r1 r4 beq_else.135553
    addi r1 r0 0
    j beq_cont.135554
beq_else.135553:
    addi r1 r0 1
    lw r4 r29 152
    lw r25 r29 80
    mv r2 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.135554:
    j beq_cont.135552
beq_else.135551:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 76
    add r27 r2 r1
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 96
    add r27 r4 r1
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    fmul f0 f3 f0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f0 f0 f3
    addi r1 r0 0
    lw r5 r29 152
    lw r25 r29 72
    mv r2 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 0
    bne r1 r2 beq_else.135555
    addi r1 r0 1
    lw r2 r29 152
    lw r25 r29 80
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.135556
beq_else.135555:
    addi r1 r0 1
beq_cont.135556:
beq_cont.135552:
beq_cont.135546:
    addi r2 r0 0
    bne r1 r2 beq_else.135557
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 144
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.135559
    addi r1 r0 0
    j beq_cont.135560
beq_else.135559:
    sll r1 r1 2
    lw r3 r29 88
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r25 r29 80
    mv r2 r1
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 0
    bne r1 r2 beq_else.135561
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 68
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.135562
beq_else.135561:
    addi r1 r0 1
beq_cont.135562:
beq_cont.135560:
    j beq_cont.135558
beq_else.135557:
    addi r1 r0 1
beq_cont.135558:
beq_cont.135544:
    addi r2 r0 0
    bne r1 r2 beq_else.135563
    addi r1 r0 0
    j beq_cont.135564
beq_else.135563:
    addi r1 r0 1
beq_cont.135564:
    j float_ble_cont.135542
float_ble_else.135541:
    addi r1 r0 0
float_ble_cont.135542:
beq_cont.135540:
beq_cont.135538:
    addi r28 r0 0
    bne r1 r28 beq_else.135565
    lw r2 r29 148
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135567
    addi r1 r0 0
    j beq_cont.135568
beq_else.135567:
    sw r1 r29 160
    addi r28 r0 99
    bne r3 r28 beq_else.135569
    addi r1 r0 1
    j beq_cont.135570
beq_else.135569:
    sll r4 r3 2
    lw r5 r29 84
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 96
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 64
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.135571
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 36
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135573
    fneg f4 f4
    j float_ble_cont.135574
float_ble_else.135573:
float_ble_cont.135574:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.135575
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135577
    fneg f4 f4
    j float_ble_cont.135578
float_ble_else.135577:
float_ble_cont.135578:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135579
    addi r9 r0 1
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135581
    addi r9 r0 0
    j float_eq0_cont.135582
float_eq0.135581:
    addi r9 r0 1
float_eq0_cont.135582:
    j float_ble_cont.135580
float_ble_else.135579:
    addi r9 r0 0
float_ble_cont.135580:
    j float_ble_cont.135576
float_ble_else.135575:
    addi r9 r0 0
float_ble_cont.135576:
    addi r28 r0 0
    bne r9 r28 beq_else.135583
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135585
    fneg f4 f4
    j float_ble_cont.135586
float_ble_else.135585:
float_ble_cont.135586:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.135587
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135589
    fneg f4 f4
    j float_ble_cont.135590
float_ble_else.135589:
float_ble_cont.135590:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135591
    addi r9 r0 3
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135593
    addi r9 r0 0
    j float_eq0_cont.135594
float_eq0.135593:
    addi r9 r0 1
float_eq0_cont.135594:
    j float_ble_cont.135592
float_ble_else.135591:
    addi r9 r0 0
float_ble_cont.135592:
    j float_ble_cont.135588
float_ble_else.135587:
    addi r9 r0 0
float_ble_cont.135588:
    addi r28 r0 0
    bne r9 r28 beq_else.135595
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.135597
    fneg f0 f0
    j float_ble_cont.135598
float_ble_else.135597:
float_ble_cont.135598:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.135599
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135601
    fneg f0 f0
    j float_ble_cont.135602
float_ble_else.135601:
float_ble_cont.135602:
    lw r4 r4 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135603
    addi r4 r0 5
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.135605
    addi r3 r0 0
    j float_eq0_cont.135606
float_eq0.135605:
    addi r3 r0 1
float_eq0_cont.135606:
    j float_ble_cont.135604
float_ble_else.135603:
    addi r3 r0 0
float_ble_cont.135604:
    j float_ble_cont.135600
float_ble_else.135599:
    addi r3 r0 0
float_ble_cont.135600:
    addi r28 r0 0
    bne r3 r28 beq_else.135607
    addi r1 r0 0
    j beq_cont.135608
beq_else.135607:
    lw r3 r29 92
    swcZ f2 r3 0
    addi r1 r0 3
beq_cont.135608:
    j beq_cont.135596
beq_else.135595:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r1 r0 2
beq_cont.135596:
    j beq_cont.135584
beq_else.135583:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r1 r0 1
beq_cont.135584:
    j beq_cont.135572
beq_else.135571:
    addi r28 r0 2
    bne r8 r28 beq_else.135609
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.135611
    addi r4 r0 1
    j float_ble_cont.135612
float_ble_else.135611:
    addi r4 r0 0
float_ble_cont.135612:
    addi r28 r0 0
    bne r4 r28 beq_else.135613
    addi r1 r0 0
    j beq_cont.135614
beq_else.135613:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
    addi r1 r0 1
beq_cont.135614:
    j beq_cont.135610
beq_else.135609:
    lw r25 r29 32
    mv r2 r3
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.135610:
beq_cont.135572:
    addi r28 r0 0
    bne r1 r28 beq_else.135615
    addi r1 r0 0
    j beq_cont.135616
beq_else.135615:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135617
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 160
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.135619
    addi r1 r0 0
    j beq_cont.135620
beq_else.135619:
    sll r2 r2 2
    lw r4 r29 88
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 80
    mv r1 r5
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 0
    bne r1 r2 beq_else.135621
    addi r1 r0 2
    lw r2 r29 160
    lw r25 r29 68
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.135622
beq_else.135621:
    addi r1 r0 1
beq_cont.135622:
beq_cont.135620:
    addi r2 r0 0
    bne r1 r2 beq_else.135623
    addi r1 r0 0
    j beq_cont.135624
beq_else.135623:
    addi r1 r0 1
beq_cont.135624:
    j float_ble_cont.135618
float_ble_else.135617:
    addi r1 r0 0
float_ble_cont.135618:
beq_cont.135616:
beq_cont.135570:
    addi r28 r0 0
    bne r1 r28 beq_else.135625
    lw r2 r29 148
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135627
    addi r1 r0 0
    j beq_cont.135628
beq_else.135627:
    sw r1 r29 164
    addi r28 r0 99
    bne r3 r28 beq_else.135629
    addi r1 r0 1
    j beq_cont.135630
beq_else.135629:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.135631
    addi r1 r0 0
    j beq_cont.135632
beq_else.135631:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135633
    addi r2 r0 1
    lw r3 r29 164
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    bne r1 r2 beq_else.135635
    addi r1 r0 0
    j beq_cont.135636
beq_else.135635:
    addi r1 r0 1
beq_cont.135636:
    j float_ble_cont.135634
float_ble_else.135633:
    addi r1 r0 0
float_ble_cont.135634:
beq_cont.135632:
beq_cont.135630:
    addi r28 r0 0
    bne r1 r28 beq_else.135637
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.135638
beq_else.135637:
    addi r1 r0 1
    lw r2 r29 164
    lw r25 r29 68
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.135639
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.135640
beq_else.135639:
    addi r1 r0 1
beq_cont.135640:
beq_cont.135638:
beq_cont.135628:
    j beq_cont.135626
beq_else.135625:
    lw r1 r29 160
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.135641
    addi r1 r0 0
    j beq_cont.135642
beq_else.135641:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 80
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.135643
    addi r1 r0 2
    lw r2 r29 160
    lw r25 r29 68
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.135644
beq_else.135643:
    addi r1 r0 1
beq_cont.135644:
beq_cont.135642:
    addi r28 r0 0
    bne r1 r28 beq_else.135645
    lw r2 r29 148
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135647
    addi r1 r0 0
    j beq_cont.135648
beq_else.135647:
    sw r1 r29 168
    addi r28 r0 99
    bne r3 r28 beq_else.135649
    addi r1 r0 1
    j beq_cont.135650
beq_else.135649:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.135651
    addi r1 r0 0
    j beq_cont.135652
beq_else.135651:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135653
    addi r2 r0 1
    lw r3 r29 168
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    bne r1 r2 beq_else.135655
    addi r1 r0 0
    j beq_cont.135656
beq_else.135655:
    addi r1 r0 1
beq_cont.135656:
    j float_ble_cont.135654
float_ble_else.135653:
    addi r1 r0 0
float_ble_cont.135654:
beq_cont.135652:
beq_cont.135650:
    addi r28 r0 0
    bne r1 r28 beq_else.135657
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.135658
beq_else.135657:
    addi r1 r0 1
    lw r2 r29 168
    lw r25 r29 68
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.135659
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.135660
beq_else.135659:
    addi r1 r0 1
beq_cont.135660:
beq_cont.135658:
beq_cont.135648:
    j beq_cont.135646
beq_else.135645:
    addi r1 r0 1
beq_cont.135646:
beq_cont.135626:
beq_cont.135568:
    j beq_cont.135566
beq_else.135565:
    lw r1 r29 144
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.135661
    addi r1 r0 0
    j beq_cont.135662
beq_else.135661:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.135663
    addi r1 r0 0
    j beq_cont.135664
beq_else.135663:
    lw r4 r2 0
    lw r5 r29 100
    lw r6 r29 96
    lw r25 r29 104
    sw r2 r29 172
    sw r4 r29 176
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    lw r2 r29 92
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.135665
    addi r1 r0 0
    j beq_cont.135666
beq_else.135665:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135667
    addi r1 r0 1
    j float_ble_cont.135668
float_ble_else.135667:
    addi r1 r0 0
float_ble_cont.135668:
beq_cont.135666:
    addi r28 r0 0
    bne r1 r28 beq_else.135669
    lw r1 r29 176
    sll r1 r1 2
    lw r3 r29 84
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.135671
    addi r1 r0 0
    j beq_cont.135672
beq_else.135671:
    addi r1 r0 1
    lw r4 r29 172
    lw r25 r29 80
    mv r2 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.135672:
    j beq_cont.135670
beq_else.135669:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 76
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 96
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    addi r1 r0 0
    lw r4 r29 172
    lw r25 r29 72
    mv r2 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r28 r0 0
    bne r1 r28 beq_else.135673
    addi r1 r0 1
    lw r2 r29 172
    lw r25 r29 80
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.135674
beq_else.135673:
    addi r1 r0 1
beq_cont.135674:
beq_cont.135670:
beq_cont.135664:
    addi r28 r0 0
    bne r1 r28 beq_else.135675
    lw r1 r29 144
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.135677
    addi r1 r0 0
    j beq_cont.135678
beq_else.135677:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 80
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r28 r0 0
    bne r1 r28 beq_else.135679
    addi r1 r0 3
    lw r2 r29 144
    lw r25 r29 68
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.135680
beq_else.135679:
    addi r1 r0 1
beq_cont.135680:
beq_cont.135678:
    j beq_cont.135676
beq_else.135675:
    addi r1 r0 1
beq_cont.135676:
beq_cont.135662:
    addi r28 r0 0
    bne r1 r28 beq_else.135681
    lw r2 r29 148
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135683
    addi r1 r0 0
    j beq_cont.135684
beq_else.135683:
    sw r1 r29 180
    addi r28 r0 99
    bne r3 r28 beq_else.135685
    addi r1 r0 1
    j beq_cont.135686
beq_else.135685:
    sll r4 r3 2
    lw r5 r29 84
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 96
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 64
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.135687
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 36
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135689
    fneg f4 f4
    j float_ble_cont.135690
float_ble_else.135689:
float_ble_cont.135690:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.135691
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135693
    fneg f4 f4
    j float_ble_cont.135694
float_ble_else.135693:
float_ble_cont.135694:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135695
    addi r9 r0 1
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135697
    addi r9 r0 0
    j float_eq0_cont.135698
float_eq0.135697:
    addi r9 r0 1
float_eq0_cont.135698:
    j float_ble_cont.135696
float_ble_else.135695:
    addi r9 r0 0
float_ble_cont.135696:
    j float_ble_cont.135692
float_ble_else.135691:
    addi r9 r0 0
float_ble_cont.135692:
    addi r28 r0 0
    bne r9 r28 beq_else.135699
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135701
    fneg f4 f4
    j float_ble_cont.135702
float_ble_else.135701:
float_ble_cont.135702:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.135703
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135705
    fneg f4 f4
    j float_ble_cont.135706
float_ble_else.135705:
float_ble_cont.135706:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135707
    addi r9 r0 3
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135709
    addi r9 r0 0
    j float_eq0_cont.135710
float_eq0.135709:
    addi r9 r0 1
float_eq0_cont.135710:
    j float_ble_cont.135708
float_ble_else.135707:
    addi r9 r0 0
float_ble_cont.135708:
    j float_ble_cont.135704
float_ble_else.135703:
    addi r9 r0 0
float_ble_cont.135704:
    addi r28 r0 0
    bne r9 r28 beq_else.135711
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.135713
    fneg f0 f0
    j float_ble_cont.135714
float_ble_else.135713:
float_ble_cont.135714:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.135715
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135717
    fneg f0 f0
    j float_ble_cont.135718
float_ble_else.135717:
float_ble_cont.135718:
    lw r4 r4 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135719
    addi r4 r0 5
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.135721
    addi r3 r0 0
    j float_eq0_cont.135722
float_eq0.135721:
    addi r3 r0 1
float_eq0_cont.135722:
    j float_ble_cont.135720
float_ble_else.135719:
    addi r3 r0 0
float_ble_cont.135720:
    j float_ble_cont.135716
float_ble_else.135715:
    addi r3 r0 0
float_ble_cont.135716:
    addi r28 r0 0
    bne r3 r28 beq_else.135723
    addi r1 r0 0
    j beq_cont.135724
beq_else.135723:
    lw r3 r29 92
    swcZ f2 r3 0
    addi r1 r0 3
beq_cont.135724:
    j beq_cont.135712
beq_else.135711:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r1 r0 2
beq_cont.135712:
    j beq_cont.135700
beq_else.135699:
    lw r3 r29 92
    swcZ f3 r3 0
    addi r1 r0 1
beq_cont.135700:
    j beq_cont.135688
beq_else.135687:
    addi r28 r0 2
    bne r8 r28 beq_else.135725
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.135727
    addi r4 r0 1
    j float_ble_cont.135728
float_ble_else.135727:
    addi r4 r0 0
float_ble_cont.135728:
    addi r28 r0 0
    bne r4 r28 beq_else.135729
    addi r1 r0 0
    j beq_cont.135730
beq_else.135729:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 92
    swcZ f0 r3 0
    addi r1 r0 1
beq_cont.135730:
    j beq_cont.135726
beq_else.135725:
    lw r25 r29 32
    mv r2 r3
    mv r1 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.135726:
beq_cont.135688:
    addi r28 r0 0
    bne r1 r28 beq_else.135731
    addi r1 r0 0
    j beq_cont.135732
beq_else.135731:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135733
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 180
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.135735
    addi r1 r0 0
    j beq_cont.135736
beq_else.135735:
    sll r2 r2 2
    lw r4 r29 88
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 80
    mv r1 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r2 r0 0
    bne r1 r2 beq_else.135737
    addi r1 r0 2
    lw r2 r29 180
    lw r25 r29 68
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.135738
beq_else.135737:
    addi r1 r0 1
beq_cont.135738:
beq_cont.135736:
    addi r2 r0 0
    bne r1 r2 beq_else.135739
    addi r1 r0 0
    j beq_cont.135740
beq_else.135739:
    addi r1 r0 1
beq_cont.135740:
    j float_ble_cont.135734
float_ble_else.135733:
    addi r1 r0 0
float_ble_cont.135734:
beq_cont.135732:
beq_cont.135686:
    addi r28 r0 0
    bne r1 r28 beq_else.135741
    lw r2 r29 148
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135743
    addi r1 r0 0
    j beq_cont.135744
beq_else.135743:
    sw r1 r29 184
    addi r28 r0 99
    bne r3 r28 beq_else.135745
    addi r1 r0 1
    j beq_cont.135746
beq_else.135745:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.135747
    addi r1 r0 0
    j beq_cont.135748
beq_else.135747:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135749
    addi r2 r0 1
    lw r3 r29 184
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r2 r0 0
    bne r1 r2 beq_else.135751
    addi r1 r0 0
    j beq_cont.135752
beq_else.135751:
    addi r1 r0 1
beq_cont.135752:
    j float_ble_cont.135750
float_ble_else.135749:
    addi r1 r0 0
float_ble_cont.135750:
beq_cont.135748:
beq_cont.135746:
    addi r28 r0 0
    bne r1 r28 beq_else.135753
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.135754
beq_else.135753:
    addi r1 r0 1
    lw r2 r29 184
    lw r25 r29 68
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.135755
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.135756
beq_else.135755:
    addi r1 r0 1
beq_cont.135756:
beq_cont.135754:
beq_cont.135744:
    j beq_cont.135742
beq_else.135741:
    lw r1 r29 180
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.135757
    addi r1 r0 0
    j beq_cont.135758
beq_else.135757:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 80
    mv r1 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.135759
    addi r1 r0 2
    lw r2 r29 180
    lw r25 r29 68
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.135760
beq_else.135759:
    addi r1 r0 1
beq_cont.135760:
beq_cont.135758:
    addi r28 r0 0
    bne r1 r28 beq_else.135761
    lw r2 r29 148
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135763
    addi r1 r0 0
    j beq_cont.135764
beq_else.135763:
    sw r1 r29 188
    addi r28 r0 99
    bne r3 r28 beq_else.135765
    addi r1 r0 1
    j beq_cont.135766
beq_else.135765:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.135767
    addi r1 r0 0
    j beq_cont.135768
beq_else.135767:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135769
    addi r2 r0 1
    lw r3 r29 188
    lw r25 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 0
    bne r1 r2 beq_else.135771
    addi r1 r0 0
    j beq_cont.135772
beq_else.135771:
    addi r1 r0 1
beq_cont.135772:
    j float_ble_cont.135770
float_ble_else.135769:
    addi r1 r0 0
float_ble_cont.135770:
beq_cont.135768:
beq_cont.135766:
    addi r28 r0 0
    bne r1 r28 beq_else.135773
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.135774
beq_else.135773:
    addi r1 r0 1
    lw r2 r29 188
    lw r25 r29 68
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.135775
    addi r1 r0 3
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.135776
beq_else.135775:
    addi r1 r0 1
beq_cont.135776:
beq_cont.135774:
beq_cont.135764:
    j beq_cont.135762
beq_else.135761:
    addi r1 r0 1
beq_cont.135762:
beq_cont.135742:
beq_cont.135684:
    j beq_cont.135682
beq_else.135681:
    addi r1 r0 1
beq_cont.135682:
beq_cont.135566:
beq_cont.135536:
    addi r28 r0 0
    bne r1 r28 beq_else.135777
    lw r1 r29 60
    lw r2 r1 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 112
    lwcZ f1 r2 8
    lwcZ f2 r29 56
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 8
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.135779
    addi r1 r0 1
    j float_ble_cont.135780
float_ble_else.135779:
    addi r1 r0 0
float_ble_cont.135780:
    addi r28 r0 0
    bne r1 r28 beq_else.135781
    j beq_cont.135782
beq_else.135781:
    lw r1 r29 4
    lwcZ f3 r1 0
    lw r4 r29 0
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.135782:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135783
    addi r1 r0 1
    j float_ble_cont.135784
float_ble_else.135783:
    addi r1 r0 0
float_ble_cont.135784:
    addi r28 r0 0
    bne r1 r28 beq_else.135785
    j beq_cont.135786
beq_else.135785:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 52
    fmul f0 f0 f1
    lw r1 r29 4
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.135786:
    j beq_cont.135778
beq_else.135777:
beq_cont.135778:
    j beq_cont.135534
beq_else.135533:
beq_cont.135534:
beq_cont.135532:
    lw r1 r29 20
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.135787
    sll r2 r1 2
    lw r3 r29 24
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r4 r29 124
    swcZ f0 r4 0
    lw r5 r29 108
    lw r6 r5 0
    lw r7 r6 0
    lw r8 r7 0
    sw r1 r29 192
    sw r3 r29 196
    sw r2 r29 200
    addi r28 r0 -1
    bne r8 r28 beq_else.135788
    j beq_cont.135789
beq_else.135788:
    sw r6 r29 204
    addi r28 r0 99
    bne r8 r28 beq_else.135790
    addi r8 r0 1
    lw r25 r29 48
    mv r2 r7
    mv r1 r8
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j beq_cont.135791
beq_else.135790:
    lw r25 r29 44
    sw r7 r29 208
    mv r2 r3
    mv r1 r8
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r28 r0 0
    bne r1 r28 beq_else.135792
    j beq_cont.135793
beq_else.135792:
    lw r1 r29 92
    lwcZ f0 r1 0
    lw r2 r29 124
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135794
    addi r3 r0 1
    lw r4 r29 208
    lw r5 r29 196
    lw r25 r29 48
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    j float_ble_cont.135795
float_ble_else.135794:
float_ble_cont.135795:
beq_cont.135793:
beq_cont.135791:
    addi r1 r0 1
    lw r2 r29 204
    lw r3 r29 196
    lw r25 r29 40
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
beq_cont.135789:
    lw r1 r29 124
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.135796
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.135798
    addi r1 r0 1
    j float_ble_cont.135799
float_ble_else.135798:
    addi r1 r0 0
float_ble_cont.135799:
    j float_ble_cont.135797
float_ble_else.135796:
    addi r1 r0 0
float_ble_cont.135797:
    addi r28 r0 0
    bne r1 r28 beq_else.135800
    j beq_cont.135801
beq_else.135800:
    lw r1 r29 120
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 116
    lw r2 r2 0
    add r1 r1 r2
    lw r2 r29 200
    lw r3 r2 0
    bne r1 r3 beq_else.135802
    lw r1 r29 108
    lw r1 r1 0
    lw r3 r1 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.135804
    addi r1 r0 0
    j beq_cont.135805
beq_else.135804:
    sw r3 r29 212
    sw r1 r29 216
    addi r28 r0 99
    bne r4 r28 beq_else.135806
    addi r1 r0 1
    j beq_cont.135807
beq_else.135806:
    sll r5 r4 2
    lw r6 r29 84
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r29 96
    lwcZ f0 r6 0
    lw r7 r5 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r5 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r5 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r7 r29 64
    add r27 r7 r4
    lw r4 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.135808
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r7 r29 36
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135810
    fneg f4 f4
    j float_ble_cont.135811
float_ble_else.135810:
float_ble_cont.135811:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.135812
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135814
    fneg f4 f4
    j float_ble_cont.135815
float_ble_else.135814:
float_ble_cont.135815:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135816
    addi r8 r0 1
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135818
    addi r8 r0 0
    j float_eq0_cont.135819
float_eq0.135818:
    addi r8 r0 1
float_eq0_cont.135819:
    j float_ble_cont.135817
float_ble_else.135816:
    addi r8 r0 0
float_ble_cont.135817:
    j float_ble_cont.135813
float_ble_else.135812:
    addi r8 r0 0
float_ble_cont.135813:
    addi r28 r0 0
    bne r8 r28 beq_else.135820
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135822
    fneg f4 f4
    j float_ble_cont.135823
float_ble_else.135822:
float_ble_cont.135823:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.135824
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.135826
    fneg f4 f4
    j float_ble_cont.135827
float_ble_else.135826:
float_ble_cont.135827:
    lw r8 r5 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.135828
    addi r8 r0 3
    sll r8 r8 2
    add r27 r4 r8
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.135830
    addi r8 r0 0
    j float_eq0_cont.135831
float_eq0.135830:
    addi r8 r0 1
float_eq0_cont.135831:
    j float_ble_cont.135829
float_ble_else.135828:
    addi r8 r0 0
float_ble_cont.135829:
    j float_ble_cont.135825
float_ble_else.135824:
    addi r8 r0 0
float_ble_cont.135825:
    addi r28 r0 0
    bne r8 r28 beq_else.135832
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.135834
    fneg f0 f0
    j float_ble_cont.135835
float_ble_else.135834:
float_ble_cont.135835:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.135836
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135838
    fneg f0 f0
    j float_ble_cont.135839
float_ble_else.135838:
float_ble_cont.135839:
    lw r5 r5 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.135840
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.135842
    addi r4 r0 0
    j float_eq0_cont.135843
float_eq0.135842:
    addi r4 r0 1
float_eq0_cont.135843:
    j float_ble_cont.135841
float_ble_else.135840:
    addi r4 r0 0
float_ble_cont.135841:
    j float_ble_cont.135837
float_ble_else.135836:
    addi r4 r0 0
float_ble_cont.135837:
    addi r28 r0 0
    bne r4 r28 beq_else.135844
    addi r1 r0 0
    j beq_cont.135845
beq_else.135844:
    lw r4 r29 92
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.135845:
    j beq_cont.135833
beq_else.135832:
    lw r4 r29 92
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.135833:
    j beq_cont.135821
beq_else.135820:
    lw r4 r29 92
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.135821:
    j beq_cont.135809
beq_else.135808:
    addi r28 r0 2
    bne r7 r28 beq_else.135846
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.135848
    addi r5 r0 1
    j float_ble_cont.135849
float_ble_else.135848:
    addi r5 r0 0
float_ble_cont.135849:
    addi r28 r0 0
    bne r5 r28 beq_else.135850
    addi r1 r0 0
    j beq_cont.135851
beq_else.135850:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 92
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.135851:
    j beq_cont.135847
beq_else.135846:
    lw r25 r29 32
    mv r2 r4
    mv r1 r5
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
beq_cont.135847:
beq_cont.135809:
    addi r28 r0 0
    bne r1 r28 beq_else.135852
    addi r1 r0 0
    j beq_cont.135853
beq_else.135852:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135854
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 212
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.135856
    addi r1 r0 0
    j beq_cont.135857
beq_else.135856:
    sll r2 r2 2
    lw r4 r29 88
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 80
    mv r1 r5
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r2 r0 0
    bne r1 r2 beq_else.135858
    addi r1 r0 2
    lw r2 r29 212
    lw r25 r29 68
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.135859
beq_else.135858:
    addi r1 r0 1
beq_cont.135859:
beq_cont.135857:
    addi r2 r0 0
    bne r1 r2 beq_else.135860
    addi r1 r0 0
    j beq_cont.135861
beq_else.135860:
    addi r1 r0 1
beq_cont.135861:
    j float_ble_cont.135855
float_ble_else.135854:
    addi r1 r0 0
float_ble_cont.135855:
beq_cont.135853:
beq_cont.135807:
    addi r28 r0 0
    bne r1 r28 beq_else.135862
    lw r2 r29 216
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135864
    addi r1 r0 0
    j beq_cont.135865
beq_else.135864:
    sw r1 r29 220
    addi r28 r0 99
    bne r3 r28 beq_else.135866
    addi r1 r0 1
    j beq_cont.135867
beq_else.135866:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.135868
    addi r1 r0 0
    j beq_cont.135869
beq_else.135868:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135870
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 68
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    bne r1 r2 beq_else.135872
    addi r1 r0 0
    j beq_cont.135873
beq_else.135872:
    addi r1 r0 1
beq_cont.135873:
    j float_ble_cont.135871
float_ble_else.135870:
    addi r1 r0 0
float_ble_cont.135871:
beq_cont.135869:
beq_cont.135867:
    addi r28 r0 0
    bne r1 r28 beq_else.135874
    addi r1 r0 2
    lw r2 r29 216
    lw r25 r29 28
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.135875
beq_else.135874:
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 68
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.135876
    addi r1 r0 2
    lw r2 r29 216
    lw r25 r29 28
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.135877
beq_else.135876:
    addi r1 r0 1
beq_cont.135877:
beq_cont.135875:
beq_cont.135865:
    j beq_cont.135863
beq_else.135862:
    lw r1 r29 212
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.135878
    addi r1 r0 0
    j beq_cont.135879
beq_else.135878:
    sll r2 r2 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 80
    mv r1 r3
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.135880
    addi r1 r0 2
    lw r2 r29 212
    lw r25 r29 68
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.135881
beq_else.135880:
    addi r1 r0 1
beq_cont.135881:
beq_cont.135879:
    addi r28 r0 0
    bne r1 r28 beq_else.135882
    lw r2 r29 216
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135884
    addi r1 r0 0
    j beq_cont.135885
beq_else.135884:
    sw r1 r29 224
    addi r28 r0 99
    bne r3 r28 beq_else.135886
    addi r1 r0 1
    j beq_cont.135887
beq_else.135886:
    lw r4 r29 100
    lw r5 r29 96
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.135888
    addi r1 r0 0
    j beq_cont.135889
beq_else.135888:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135890
    addi r1 r0 1
    lw r2 r29 224
    lw r25 r29 68
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    bne r1 r2 beq_else.135892
    addi r1 r0 0
    j beq_cont.135893
beq_else.135892:
    addi r1 r0 1
beq_cont.135893:
    j float_ble_cont.135891
float_ble_else.135890:
    addi r1 r0 0
float_ble_cont.135891:
beq_cont.135889:
beq_cont.135887:
    addi r28 r0 0
    bne r1 r28 beq_else.135894
    addi r1 r0 2
    lw r2 r29 216
    lw r25 r29 28
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.135895
beq_else.135894:
    addi r1 r0 1
    lw r2 r29 224
    lw r25 r29 68
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.135896
    addi r1 r0 2
    lw r2 r29 216
    lw r25 r29 28
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.135897
beq_else.135896:
    addi r1 r0 1
beq_cont.135897:
beq_cont.135895:
beq_cont.135885:
    j beq_cont.135883
beq_else.135882:
    addi r1 r0 1
beq_cont.135883:
beq_cont.135863:
beq_cont.135805:
    addi r28 r0 0
    bne r1 r28 beq_else.135898
    lw r1 r29 196
    lw r2 r1 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 200
    lwcZ f1 r2 8
    lwcZ f2 r29 56
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 8
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.135900
    addi r1 r0 1
    j float_ble_cont.135901
float_ble_else.135900:
    addi r1 r0 0
float_ble_cont.135901:
    addi r28 r0 0
    bne r1 r28 beq_else.135902
    j beq_cont.135903
beq_else.135902:
    lw r1 r29 4
    lwcZ f3 r1 0
    lw r3 r29 0
    lwcZ f4 r3 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r3 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r3 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.135903:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.135904
    addi r1 r0 1
    j float_ble_cont.135905
float_ble_else.135904:
    addi r1 r0 0
float_ble_cont.135905:
    addi r28 r0 0
    bne r1 r28 beq_else.135906
    j beq_cont.135907
beq_else.135906:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 52
    fmul f0 f0 f1
    lw r1 r29 4
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.135907:
    j beq_cont.135899
beq_else.135898:
beq_cont.135899:
    j beq_cont.135803
beq_else.135802:
beq_cont.135803:
beq_cont.135801:
    lw r1 r29 192
    subi r1 r1 1
    lwcZ f0 r29 56
    lwcZ f1 r29 52
    lw r2 r29 8
    lw r25 r29 16
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.135787:
    jr r31
bge_else.135462:
    jr r31
trace_ray.2957:
    lw r4 r25 156
    lw r5 r25 152
    lw r6 r25 148
    lw r7 r25 144
    lw r8 r25 140
    lw r9 r25 136
    lw r10 r25 132
    lw r11 r25 128
    lw r12 r25 124
    lw r13 r25 120
    lw r14 r25 116
    lw r15 r25 112
    lw r16 r25 108
    lw r17 r25 104
    lw r18 r25 100
    lw r19 r25 96
    lw r20 r25 92
    lw r21 r25 88
    lw r22 r25 84
    lw r23 r25 80
    lw r24 r25 76
    sw r6 r29 0
    lw r6 r25 72
    sw r7 r29 4
    lw r7 r25 68
    sw r16 r29 8
    lw r16 r25 64
    sw r20 r29 12
    lw r20 r25 60
    sw r20 r29 16
    lw r20 r25 56
    sw r7 r29 20
    lw r7 r25 52
    sw r11 r29 24
    lw r11 r25 48
    sw r23 r29 28
    lw r23 r25 44
    sw r23 r29 32
    lw r23 r25 40
    sw r23 r29 36
    lw r23 r25 36
    sw r13 r29 40
    lw r13 r25 32
    sw r4 r29 44
    lw r4 r25 28
    sw r24 r29 48
    lw r24 r25 24
    sw r6 r29 52
    lw r6 r25 20
    sw r23 r29 56
    lw r23 r25 16
    sw r23 r29 60
    lw r23 r25 12
    sw r23 r29 64
    lw r23 r25 8
    sw r25 r29 68
    lw r25 r25 4
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.135910
    sw r17 r29 72
    lw r17 r3 8
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    swcZ f2 r9 0
    sw r20 r29 76
    lw r20 r20 0
    sw r10 r29 80
    lw r10 r20 0
    sw r3 r29 84
    lw r3 r10 0
    sw r8 r29 88
    sw r19 r29 92
    sw r21 r29 96
    swcZ f1 r29 100
    sw r25 r29 104
    sw r18 r29 108
    sw r5 r29 112
    sw r12 r29 116
    sw r24 r29 120
    sw r11 r29 124
    sw r4 r29 128
    sw r7 r29 132
    sw r6 r29 136
    sw r16 r29 140
    sw r23 r29 144
    swcZ f0 r29 148
    sw r13 r29 152
    sw r2 r29 156
    sw r17 r29 160
    sw r1 r29 164
    sw r9 r29 168
    addi r28 r0 -1
    bne r3 r28 beq_else.135911
    j beq_cont.135912
beq_else.135911:
    sw r20 r29 172
    addi r28 r0 99
    bne r3 r28 beq_else.135913
    lw r3 r10 4
    addi r28 r0 -1
    bne r3 r28 beq_else.135915
    j beq_cont.135916
beq_else.135915:
    sll r3 r3 2
    add r27 r25 r3
    lw r3 r27 0
    addi r14 r0 0
    sw r10 r29 176
    mv r1 r14
    mv r25 r22
    mv r24 r3
    mv r3 r2
    mv r2 r24
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r1 r0 2
    lw r2 r29 176
    lw r3 r29 156
    lw r25 r29 96
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.135916:
    j beq_cont.135914
beq_else.135913:
    sll r3 r3 2
    add r27 r7 r3
    lw r3 r27 0
    lwcZ f2 r12 0
    lw r5 r3 20
    lwcZ f3 r5 0
    fsub f2 f2 f3
    lwcZ f3 r12 4
    lw r5 r3 20
    lwcZ f4 r5 4
    fsub f3 f3 f4
    lwcZ f4 r12 8
    lw r5 r3 20
    lwcZ f5 r5 8
    fsub f4 f4 f5
    lw r5 r3 4
    sw r22 r29 180
    sw r10 r29 176
    addi r28 r0 1
    bne r5 r28 beq_else.135917
    mv r1 r3
    mv r25 r15
    fmv  f1 f3
    fmv  f0 f2
    fmv  f2 f4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.135918
beq_else.135917:
    addi r28 r0 2
    bne r5 r28 beq_else.135919
    lw r3 r3 16
    lwcZ f5 r2 0
    lwcZ f6 r3 0
    fmul f5 f5 f6
    lwcZ f6 r2 4
    lwcZ f7 r3 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    lwcZ f6 r2 8
    lwcZ f7 r3 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    flui f6 0
    # 0.000000
    fclt f6 f5
    bc1f float_ble_else.135921
    addi r5 r0 1
    j float_ble_cont.135922
float_ble_else.135921:
    addi r5 r0 0
float_ble_cont.135922:
    addi r28 r0 0
    bne r5 r28 beq_else.135923
    addi r1 r0 0
    j beq_cont.135924
beq_else.135923:
    lwcZ f6 r3 0
    fmul f2 f6 f2
    lwcZ f6 r3 4
    fmul f3 f6 f3
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    fcz f5
    bc1f float_eq0.135925
    fmv f3 f5
    j float_eq0_cont.135926
float_eq0.135925:
    finv_init f3 f5
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f6 f5 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f6 f5 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f6 f5 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f6 f5 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f5 f5 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.135926:
    fmul f2 f2 f3
    swcZ f2 r18 0
    addi r1 r0 1
beq_cont.135924:
    j beq_cont.135920
beq_else.135919:
    mv r1 r3
    mv r25 r14
    fmv  f1 f3
    fmv  f0 f2
    fmv  f2 f4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.135920:
beq_cont.135918:
    addi r28 r0 0
    bne r1 r28 beq_else.135927
    j beq_cont.135928
beq_else.135927:
    lw r1 r29 108
    lwcZ f0 r1 0
    lw r2 r29 168
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135929
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 176
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.135931
    j beq_cont.135932
beq_else.135931:
    sll r3 r3 2
    lw r5 r29 104
    add r27 r5 r3
    lw r3 r27 0
    addi r6 r0 0
    lw r7 r29 156
    lw r25 r29 180
    mv r2 r3
    mv r1 r6
    mv r3 r7
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r1 r0 2
    lw r2 r29 176
    lw r3 r29 156
    lw r25 r29 96
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.135932:
    j float_ble_cont.135930
float_ble_else.135929:
float_ble_cont.135930:
beq_cont.135928:
beq_cont.135914:
    lw r1 r29 172
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.135933
    j beq_cont.135934
beq_else.135933:
    addi r28 r0 99
    bne r3 r28 beq_else.135935
    addi r3 r0 1
    lw r4 r29 156
    lw r25 r29 96
    mv r1 r3
    mv r3 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.135936
beq_else.135935:
    lw r4 r29 156
    lw r5 r29 116
    lw r25 r29 92
    sw r2 r29 184
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.135937
    j beq_cont.135938
beq_else.135937:
    lw r1 r29 108
    lwcZ f0 r1 0
    lw r2 r29 168
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.135939
    addi r3 r0 1
    lw r4 r29 184
    lw r5 r29 156
    lw r25 r29 96
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j float_ble_cont.135940
float_ble_else.135939:
float_ble_cont.135940:
beq_cont.135938:
beq_cont.135936:
    addi r1 r0 2
    lw r2 r29 172
    lw r3 r29 156
    lw r25 r29 88
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.135934:
beq_cont.135912:
    lw r1 r29 168
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.135941
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.135943
    addi r2 r0 1
    j float_ble_cont.135944
float_ble_else.135943:
    addi r2 r0 0
float_ble_cont.135944:
    j float_ble_cont.135942
float_ble_else.135941:
    addi r2 r0 0
float_ble_cont.135942:
    addi r28 r0 0
    bne r2 r28 beq_else.135945
    addi r1 r0 -1
    lw r2 r29 164
    sll r3 r2 2
    lw r4 r29 160
    add r27 r4 r3
    sw r1 r27 0
    addi r28 r0 0
    bne r2 r28 beq_else.135946
    jr r31
beq_else.135946:
    lw r1 r29 156
    lwcZ f0 r1 0
    lw r2 r29 152
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.135948
    addi r1 r0 1
    j float_ble_cont.135949
float_ble_else.135948:
    addi r1 r0 0
float_ble_cont.135949:
    addi r28 r0 0
    bne r1 r28 beq_else.135950
    jr r31
beq_else.135950:
    fmul f1 f0 f0
    fmul f0 f1 f0
    lwcZ f1 r29 148
    fmul f0 f0 f1
    lw r1 r29 144
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f1 r1 0
    fadd f1 f1 f0
    swcZ f1 r1 0
    lwcZ f1 r1 4
    fadd f1 f1 f0
    swcZ f1 r1 4
    lwcZ f1 r1 8
    fadd f0 f1 f0
    swcZ f0 r1 8
    jr r31
beq_else.135945:
    lw r2 r29 136
    lw r3 r2 0
    sll r4 r3 2
    lw r5 r29 132
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 8
    lw r7 r4 28
    lwcZ f0 r7 0
    lwcZ f1 r29 148
    fmul f0 f0 f1
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.135953
    lw r7 r29 128
    lw r8 r7 0
    flui f2 0
    # 0.000000
    lw r9 r29 124
    swcZ f2 r9 0
    swcZ f2 r9 4
    swcZ f2 r9 8
    subi r10 r8 1
    subi r8 r8 1
    sll r8 r8 2
    lw r11 r29 156
    add r27 r11 r8
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.135955
    flui f2 0
    # 0.000000
    j float_eq0_cont.135956
float_eq0.135955:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.135957
    addi r8 r0 1
    j float_ble_cont.135958
float_ble_else.135957:
    addi r8 r0 0
float_ble_cont.135958:
    addi r28 r0 0
    bne r8 r28 beq_else.135959
    flui f2 -16512
    # -1.000000
    j beq_cont.135960
beq_else.135959:
    flui f2 16256
    # 1.000000
beq_cont.135960:
float_eq0_cont.135956:
    fneg f2 f2
    sll r8 r10 2
    add r27 r9 r8
    swcZ f2 r27 0
    j beq_cont.135954
beq_else.135953:
    addi r28 r0 2
    bne r7 r28 beq_else.135961
    lw r7 r4 16
    lwcZ f2 r7 0
    fneg f2 f2
    lw r7 r29 124
    swcZ f2 r7 0
    lw r8 r4 16
    lwcZ f2 r8 4
    fneg f2 f2
    swcZ f2 r7 4
    lw r8 r4 16
    lwcZ f2 r8 8
    fneg f2 f2
    swcZ f2 r7 8
    j beq_cont.135962
beq_else.135961:
    lw r7 r29 120
    lwcZ f2 r7 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f2 f2 f3
    lwcZ f3 r7 4
    lw r8 r4 20
    lwcZ f4 r8 4
    fsub f3 f3 f4
    lwcZ f4 r7 8
    lw r8 r4 20
    lwcZ f5 r8 8
    fsub f4 f4 f5
    lw r8 r4 16
    lwcZ f5 r8 0
    fmul f5 f2 f5
    lw r8 r4 16
    lwcZ f6 r8 4
    fmul f6 f3 f6
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f7 f4 f7
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.135963
    lw r8 r29 124
    swcZ f5 r8 0
    swcZ f6 r8 4
    swcZ f7 r8 8
    j beq_cont.135964
beq_else.135963:
    lw r8 r4 36
    lwcZ f8 r8 8
    fmul f8 f3 f8
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f9 f4 f9
    fadd f8 f8 f9
    flui f9 16128
    # 0.500000
    fmul f8 f8 f9
    fadd f5 f5 f8
    lw r8 r29 124
    swcZ f5 r8 0
    lw r9 r4 36
    lwcZ f5 r9 8
    fmul f5 f2 f5
    lw r9 r4 36
    lwcZ f8 r9 0
    fmul f4 f4 f8
    fadd f4 f5 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f6 f4
    swcZ f4 r8 4
    lw r9 r4 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    lw r9 r4 36
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f7 f2
    swcZ f2 r8 8
beq_cont.135964:
    lw r9 r4 24
    lwcZ f2 r8 0
    fmul f2 f2 f2
    lwcZ f3 r8 4
    fmul f3 f3 f3
    fadd f2 f2 f3
    lwcZ f3 r8 8
    fmul f3 f3 f3
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.135965
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135967
    j float_eq0_cont.135968
float_eq0.135967:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135968:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135969
    j float_eq0_cont.135970
float_eq0.135969:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135970:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135971
    j float_eq0_cont.135972
float_eq0.135971:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135972:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135973
    j float_eq0_cont.135974
float_eq0.135973:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.135974:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.135975
    j float_eq0_cont.135976
float_eq0.135975:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.135976:
    fmul f2 f2 f3
    j float_ble_cont.135966
float_ble_else.135965:
    flui f2 0
    # 0.000000
float_ble_cont.135966:
    fcz f2
    bc1f float_eq0.135977
    flui f2 16256
    # 1.000000
    j float_eq0_cont.135978
float_eq0.135977:
    addi r28 r0 0
    bne r9 r28 beq_else.135979
    flui f3 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.135981
    j float_eq0_cont.135982
float_eq0.135981:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.135982:
    fmul f2 f3 f2
    j beq_cont.135980
beq_else.135979:
    flui f3 -16512
    # -1.000000
    fcz f2
    bc1f float_eq0.135983
    j float_eq0_cont.135984
float_eq0.135983:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.135984:
    fmul f2 f3 f2
beq_cont.135980:
float_eq0_cont.135978:
    lwcZ f3 r8 0
    fmul f3 f3 f2
    swcZ f3 r8 0
    lwcZ f3 r8 4
    fmul f3 f3 f2
    swcZ f3 r8 4
    lwcZ f3 r8 8
    fmul f2 f3 f2
    swcZ f2 r8 8
beq_cont.135962:
beq_cont.135954:
    lw r7 r29 120
    lwcZ f2 r7 0
    lw r8 r29 116
    swcZ f2 r8 0
    lwcZ f2 r7 4
    swcZ f2 r8 4
    lwcZ f2 r7 8
    swcZ f2 r8 8
    lw r25 r29 112
    sw r6 r29 188
    swcZ f0 r29 192
    sw r4 r29 196
    sw r3 r29 200
    mv r2 r7
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r1 r29 200
    sll r1 r1 2
    lw r2 r29 128
    lw r3 r2 0
    add r1 r1 r3
    lw r3 r29 164
    sll r4 r3 2
    lw r5 r29 160
    add r27 r5 r4
    sw r1 r27 0
    lw r1 r29 84
    lw r4 r1 4
    sll r6 r3 2
    add r27 r4 r6
    lw r4 r27 0
    lw r6 r29 120
    lwcZ f0 r6 0
    swcZ f0 r4 0
    lwcZ f0 r6 4
    swcZ f0 r4 4
    lwcZ f0 r6 8
    swcZ f0 r4 8
    lw r4 r1 12
    lw r7 r29 196
    lw r8 r7 28
    lwcZ f0 r8 0
    flui f1 16128
    # 0.500000
    fclt f0 f1
    bc1f float_ble_else.135985
    addi r8 r0 0
    sll r9 r3 2
    add r27 r4 r9
    sw r8 r27 0
    j float_ble_cont.135986
float_ble_else.135985:
    addi r8 r0 1
    sll r9 r3 2
    add r27 r4 r9
    sw r8 r27 0
    lw r4 r1 16
    sll r8 r3 2
    add r27 r4 r8
    lw r8 r27 0
    addi r9 r0 0
    addi r10 r0 0
    sll r10 r10 2
    lw r11 r29 80
    add r27 r11 r10
    lwcZ f0 r27 0
    sll r9 r9 2
    add r27 r8 r9
    swcZ f0 r27 0
    addi r9 r0 1
    addi r10 r0 1
    sll r10 r10 2
    add r27 r11 r10
    lwcZ f0 r27 0
    sll r9 r9 2
    add r27 r8 r9
    swcZ f0 r27 0
    addi r9 r0 2
    addi r10 r0 2
    sll r10 r10 2
    add r27 r11 r10
    lwcZ f0 r27 0
    sll r9 r9 2
    add r27 r8 r9
    swcZ f0 r27 0
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    flui f0 16256
    # 1.000000
    flui f1 17280
    # 256.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lwcZ f1 r29 192
    fmul f0 f0 f1
    addi r8 r0 0
    addi r9 r0 0
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f2 r27 0
    fmul f2 f2 f0
    sll r8 r8 2
    add r27 r4 r8
    swcZ f2 r27 0
    addi r8 r0 1
    addi r9 r0 1
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f2 r27 0
    fmul f2 f2 f0
    sll r8 r8 2
    add r27 r4 r8
    swcZ f2 r27 0
    addi r8 r0 2
    addi r9 r0 2
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f2 r27 0
    fmul f0 f2 f0
    sll r8 r8 2
    add r27 r4 r8
    swcZ f0 r27 0
    lw r4 r1 28
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    addi r8 r0 0
    addi r9 r0 0
    sll r9 r9 2
    lw r10 r29 124
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r4 r8
    swcZ f0 r27 0
    addi r8 r0 1
    addi r9 r0 1
    sll r9 r9 2
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r4 r8
    swcZ f0 r27 0
    addi r8 r0 2
    addi r9 r0 2
    sll r9 r9 2
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r4 r8
    swcZ f0 r27 0
float_ble_cont.135986:
    flui f0 -16384
    # -2.000000
    lw r4 r29 156
    lwcZ f1 r4 0
    lw r8 r29 124
    lwcZ f2 r8 0
    fmul f1 f1 f2
    lwcZ f2 r4 4
    lwcZ f3 r8 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r4 8
    lwcZ f3 r8 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r4 0
    lwcZ f2 r8 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r8 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 4
    lwcZ f1 r4 8
    lwcZ f2 r8 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r4 8
    lw r9 r7 28
    lwcZ f0 r9 4
    lwcZ f1 r29 148
    fmul f0 f1 f0
    lw r9 r29 76
    lw r10 r9 0
    lw r11 r10 0
    lw r12 r11 0
    swcZ f0 r29 204
    addi r28 r0 -1
    bne r12 r28 beq_else.135987
    addi r1 r0 0
    j beq_cont.135988
beq_else.135987:
    sw r11 r29 208
    sw r10 r29 212
    addi r28 r0 99
    bne r12 r28 beq_else.135989
    addi r1 r0 1
    j beq_cont.135990
beq_else.135989:
    lw r13 r29 56
    lw r25 r29 72
    mv r3 r6
    mv r2 r13
    mv r1 r12
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r28 r0 0
    bne r1 r28 beq_else.135991
    addi r1 r0 0
    j beq_cont.135992
beq_else.135991:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.135993
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 208
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.135995
    addi r1 r0 0
    j beq_cont.135996
beq_else.135995:
    sll r2 r2 2
    lw r4 r29 104
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    sll r6 r5 2
    add r27 r2 r6
    lw r6 r27 0
    addi r7 r0 -1
    bne r6 r7 beq_else.135997
    addi r1 r0 0
    j beq_cont.135998
beq_else.135997:
    sll r5 r5 2
    add r27 r2 r5
    lw r5 r27 0
    lw r6 r29 56
    lw r7 r29 120
    lw r25 r29 72
    sw r2 r29 216
    sw r5 r29 220
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 108
    add r27 r3 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    bne r1 r2 beq_else.135999
    addi r1 r0 0
    j beq_cont.136000
beq_else.135999:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136001
    addi r1 r0 1
    j float_ble_cont.136002
float_ble_else.136001:
    addi r1 r0 0
float_ble_cont.136002:
beq_cont.136000:
    addi r2 r0 0
    bne r1 r2 beq_else.136003
    lw r1 r29 220
    sll r1 r1 2
    lw r2 r29 132
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r4 r0 0
    bne r1 r4 beq_else.136005
    addi r1 r0 0
    j beq_cont.136006
beq_else.136005:
    addi r1 r0 1
    lw r4 r29 216
    lw r25 r29 52
    mv r2 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.136006:
    j beq_cont.136004
beq_else.136003:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 152
    add r27 r2 r1
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 120
    add r27 r4 r1
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    fmul f0 f3 f0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f0 f0 f3
    addi r1 r0 0
    lw r5 r29 216
    lw r25 r29 64
    mv r2 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    bne r1 r2 beq_else.136007
    addi r1 r0 1
    lw r2 r29 216
    lw r25 r29 52
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.136008
beq_else.136007:
    addi r1 r0 1
beq_cont.136008:
beq_cont.136004:
beq_cont.135998:
    addi r2 r0 0
    bne r1 r2 beq_else.136009
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 208
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.136011
    addi r1 r0 0
    j beq_cont.136012
beq_else.136011:
    sll r1 r1 2
    lw r3 r29 104
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r25 r29 52
    mv r2 r1
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    bne r1 r2 beq_else.136013
    addi r1 r0 3
    lw r2 r29 208
    lw r25 r29 48
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.136014
beq_else.136013:
    addi r1 r0 1
beq_cont.136014:
beq_cont.136012:
    j beq_cont.136010
beq_else.136009:
    addi r1 r0 1
beq_cont.136010:
beq_cont.135996:
    addi r2 r0 0
    bne r1 r2 beq_else.136015
    addi r1 r0 0
    j beq_cont.136016
beq_else.136015:
    addi r1 r0 1
beq_cont.136016:
    j float_ble_cont.135994
float_ble_else.135993:
    addi r1 r0 0
float_ble_cont.135994:
beq_cont.135992:
beq_cont.135990:
    addi r28 r0 0
    bne r1 r28 beq_else.136017
    lw r2 r29 212
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136019
    addi r1 r0 0
    j beq_cont.136020
beq_else.136019:
    sw r1 r29 224
    addi r28 r0 99
    bne r3 r28 beq_else.136021
    addi r1 r0 1
    j beq_cont.136022
beq_else.136021:
    sll r4 r3 2
    lw r5 r29 132
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 120
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 60
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.136023
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 44
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136025
    fneg f4 f4
    j float_ble_cont.136026
float_ble_else.136025:
float_ble_cont.136026:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.136027
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136029
    fneg f4 f4
    j float_ble_cont.136030
float_ble_else.136029:
float_ble_cont.136030:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136031
    addi r9 r0 1
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136033
    addi r9 r0 0
    j float_eq0_cont.136034
float_eq0.136033:
    addi r9 r0 1
float_eq0_cont.136034:
    j float_ble_cont.136032
float_ble_else.136031:
    addi r9 r0 0
float_ble_cont.136032:
    j float_ble_cont.136028
float_ble_else.136027:
    addi r9 r0 0
float_ble_cont.136028:
    addi r28 r0 0
    bne r9 r28 beq_else.136035
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136037
    fneg f4 f4
    j float_ble_cont.136038
float_ble_else.136037:
float_ble_cont.136038:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.136039
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136041
    fneg f4 f4
    j float_ble_cont.136042
float_ble_else.136041:
float_ble_cont.136042:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136043
    addi r9 r0 3
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136045
    addi r9 r0 0
    j float_eq0_cont.136046
float_eq0.136045:
    addi r9 r0 1
float_eq0_cont.136046:
    j float_ble_cont.136044
float_ble_else.136043:
    addi r9 r0 0
float_ble_cont.136044:
    j float_ble_cont.136040
float_ble_else.136039:
    addi r9 r0 0
float_ble_cont.136040:
    addi r28 r0 0
    bne r9 r28 beq_else.136047
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.136049
    fneg f0 f0
    j float_ble_cont.136050
float_ble_else.136049:
float_ble_cont.136050:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.136051
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136053
    fneg f0 f0
    j float_ble_cont.136054
float_ble_else.136053:
float_ble_cont.136054:
    lw r4 r4 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.136055
    addi r4 r0 5
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136057
    addi r3 r0 0
    j float_eq0_cont.136058
float_eq0.136057:
    addi r3 r0 1
float_eq0_cont.136058:
    j float_ble_cont.136056
float_ble_else.136055:
    addi r3 r0 0
float_ble_cont.136056:
    j float_ble_cont.136052
float_ble_else.136051:
    addi r3 r0 0
float_ble_cont.136052:
    addi r28 r0 0
    bne r3 r28 beq_else.136059
    addi r1 r0 0
    j beq_cont.136060
beq_else.136059:
    lw r3 r29 108
    swcZ f2 r3 0
    addi r1 r0 3
beq_cont.136060:
    j beq_cont.136048
beq_else.136047:
    lw r3 r29 108
    swcZ f3 r3 0
    addi r1 r0 2
beq_cont.136048:
    j beq_cont.136036
beq_else.136035:
    lw r3 r29 108
    swcZ f3 r3 0
    addi r1 r0 1
beq_cont.136036:
    j beq_cont.136024
beq_else.136023:
    addi r28 r0 2
    bne r8 r28 beq_else.136061
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.136063
    addi r4 r0 1
    j float_ble_cont.136064
float_ble_else.136063:
    addi r4 r0 0
float_ble_cont.136064:
    addi r28 r0 0
    bne r4 r28 beq_else.136065
    addi r1 r0 0
    j beq_cont.136066
beq_else.136065:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 108
    swcZ f0 r3 0
    addi r1 r0 1
beq_cont.136066:
    j beq_cont.136062
beq_else.136061:
    lw r25 r29 40
    mv r2 r3
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.136062:
beq_cont.136024:
    addi r28 r0 0
    bne r1 r28 beq_else.136067
    addi r1 r0 0
    j beq_cont.136068
beq_else.136067:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136069
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 224
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.136071
    addi r1 r0 0
    j beq_cont.136072
beq_else.136071:
    sll r2 r2 2
    lw r4 r29 104
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 52
    mv r1 r5
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    bne r1 r2 beq_else.136073
    addi r1 r0 2
    lw r2 r29 224
    lw r25 r29 48
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.136074
beq_else.136073:
    addi r1 r0 1
beq_cont.136074:
beq_cont.136072:
    addi r2 r0 0
    bne r1 r2 beq_else.136075
    addi r1 r0 0
    j beq_cont.136076
beq_else.136075:
    addi r1 r0 1
beq_cont.136076:
    j float_ble_cont.136070
float_ble_else.136069:
    addi r1 r0 0
float_ble_cont.136070:
beq_cont.136068:
beq_cont.136022:
    addi r28 r0 0
    bne r1 r28 beq_else.136077
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136079
    addi r1 r0 0
    j beq_cont.136080
beq_else.136079:
    sw r1 r29 228
    addi r28 r0 99
    bne r3 r28 beq_else.136081
    addi r1 r0 1
    j beq_cont.136082
beq_else.136081:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    addi r28 r0 0
    bne r1 r28 beq_else.136083
    addi r1 r0 0
    j beq_cont.136084
beq_else.136083:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136085
    addi r2 r0 1
    lw r3 r29 228
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    addi r2 r0 0
    bne r1 r2 beq_else.136087
    addi r1 r0 0
    j beq_cont.136088
beq_else.136087:
    addi r1 r0 1
beq_cont.136088:
    j float_ble_cont.136086
float_ble_else.136085:
    addi r1 r0 0
float_ble_cont.136086:
beq_cont.136084:
beq_cont.136082:
    addi r28 r0 0
    bne r1 r28 beq_else.136089
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.136090
beq_else.136089:
    addi r1 r0 1
    lw r2 r29 228
    lw r25 r29 48
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    addi r28 r0 0
    bne r1 r28 beq_else.136091
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.136092
beq_else.136091:
    addi r1 r0 1
beq_cont.136092:
beq_cont.136090:
beq_cont.136080:
    j beq_cont.136078
beq_else.136077:
    lw r1 r29 224
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.136093
    addi r1 r0 0
    j beq_cont.136094
beq_else.136093:
    sll r2 r2 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 52
    mv r1 r4
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    addi r28 r0 0
    bne r1 r28 beq_else.136095
    addi r1 r0 2
    lw r2 r29 224
    lw r25 r29 48
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.136096
beq_else.136095:
    addi r1 r0 1
beq_cont.136096:
beq_cont.136094:
    addi r28 r0 0
    bne r1 r28 beq_else.136097
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136099
    addi r1 r0 0
    j beq_cont.136100
beq_else.136099:
    sw r1 r29 232
    addi r28 r0 99
    bne r3 r28 beq_else.136101
    addi r1 r0 1
    j beq_cont.136102
beq_else.136101:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    addi r28 r0 0
    bne r1 r28 beq_else.136103
    addi r1 r0 0
    j beq_cont.136104
beq_else.136103:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136105
    addi r2 r0 1
    lw r3 r29 232
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    addi r2 r0 0
    bne r1 r2 beq_else.136107
    addi r1 r0 0
    j beq_cont.136108
beq_else.136107:
    addi r1 r0 1
beq_cont.136108:
    j float_ble_cont.136106
float_ble_else.136105:
    addi r1 r0 0
float_ble_cont.136106:
beq_cont.136104:
beq_cont.136102:
    addi r28 r0 0
    bne r1 r28 beq_else.136109
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.136110
beq_else.136109:
    addi r1 r0 1
    lw r2 r29 232
    lw r25 r29 48
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    addi r28 r0 0
    bne r1 r28 beq_else.136111
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.136112
beq_else.136111:
    addi r1 r0 1
beq_cont.136112:
beq_cont.136110:
beq_cont.136100:
    j beq_cont.136098
beq_else.136097:
    addi r1 r0 1
beq_cont.136098:
beq_cont.136078:
beq_cont.136020:
    j beq_cont.136018
beq_else.136017:
    lw r1 r29 208
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.136113
    addi r1 r0 0
    j beq_cont.136114
beq_else.136113:
    sll r2 r2 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.136115
    addi r1 r0 0
    j beq_cont.136116
beq_else.136115:
    lw r4 r2 0
    lw r5 r29 56
    lw r6 r29 120
    lw r25 r29 72
    sw r2 r29 236
    sw r4 r29 240
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 108
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.136117
    addi r1 r0 0
    j beq_cont.136118
beq_else.136117:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136119
    addi r1 r0 1
    j float_ble_cont.136120
float_ble_else.136119:
    addi r1 r0 0
float_ble_cont.136120:
beq_cont.136118:
    addi r28 r0 0
    bne r1 r28 beq_else.136121
    lw r1 r29 240
    sll r1 r1 2
    lw r3 r29 132
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.136123
    addi r1 r0 0
    j beq_cont.136124
beq_else.136123:
    addi r1 r0 1
    lw r4 r29 236
    lw r25 r29 52
    mv r2 r4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
beq_cont.136124:
    j beq_cont.136122
beq_else.136121:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 152
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 120
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    addi r4 r0 0
    lw r5 r29 236
    lw r25 r29 64
    mv r2 r5
    mv r1 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    addi r28 r0 0
    bne r1 r28 beq_else.136125
    addi r1 r0 1
    lw r2 r29 236
    lw r25 r29 52
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.136126
beq_else.136125:
    addi r1 r0 1
beq_cont.136126:
beq_cont.136122:
beq_cont.136116:
    addi r28 r0 0
    bne r1 r28 beq_else.136127
    lw r1 r29 208
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.136129
    addi r1 r0 0
    j beq_cont.136130
beq_else.136129:
    sll r2 r2 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 52
    mv r1 r4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    addi r28 r0 0
    bne r1 r28 beq_else.136131
    addi r1 r0 3
    lw r2 r29 208
    lw r25 r29 48
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.136132
beq_else.136131:
    addi r1 r0 1
beq_cont.136132:
beq_cont.136130:
    j beq_cont.136128
beq_else.136127:
    addi r1 r0 1
beq_cont.136128:
beq_cont.136114:
    addi r28 r0 0
    bne r1 r28 beq_else.136133
    lw r2 r29 212
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136135
    addi r1 r0 0
    j beq_cont.136136
beq_else.136135:
    sw r1 r29 244
    addi r28 r0 99
    bne r3 r28 beq_else.136137
    addi r1 r0 1
    j beq_cont.136138
beq_else.136137:
    sll r4 r3 2
    lw r5 r29 132
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 120
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 60
    add r27 r7 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.136139
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r8 r29 44
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136141
    fneg f4 f4
    j float_ble_cont.136142
float_ble_else.136141:
float_ble_cont.136142:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.136143
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136145
    fneg f4 f4
    j float_ble_cont.136146
float_ble_else.136145:
float_ble_cont.136146:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136147
    addi r9 r0 1
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136149
    addi r9 r0 0
    j float_eq0_cont.136150
float_eq0.136149:
    addi r9 r0 1
float_eq0_cont.136150:
    j float_ble_cont.136148
float_ble_else.136147:
    addi r9 r0 0
float_ble_cont.136148:
    j float_ble_cont.136144
float_ble_else.136143:
    addi r9 r0 0
float_ble_cont.136144:
    addi r28 r0 0
    bne r9 r28 beq_else.136151
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136153
    fneg f4 f4
    j float_ble_cont.136154
float_ble_else.136153:
float_ble_cont.136154:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.136155
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136157
    fneg f4 f4
    j float_ble_cont.136158
float_ble_else.136157:
float_ble_cont.136158:
    lw r9 r4 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136159
    addi r9 r0 3
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136161
    addi r9 r0 0
    j float_eq0_cont.136162
float_eq0.136161:
    addi r9 r0 1
float_eq0_cont.136162:
    j float_ble_cont.136160
float_ble_else.136159:
    addi r9 r0 0
float_ble_cont.136160:
    j float_ble_cont.136156
float_ble_else.136155:
    addi r9 r0 0
float_ble_cont.136156:
    addi r28 r0 0
    bne r9 r28 beq_else.136163
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.136165
    fneg f0 f0
    j float_ble_cont.136166
float_ble_else.136165:
float_ble_cont.136166:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.136167
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136169
    fneg f0 f0
    j float_ble_cont.136170
float_ble_else.136169:
float_ble_cont.136170:
    lw r4 r4 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.136171
    addi r4 r0 5
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136173
    addi r3 r0 0
    j float_eq0_cont.136174
float_eq0.136173:
    addi r3 r0 1
float_eq0_cont.136174:
    j float_ble_cont.136172
float_ble_else.136171:
    addi r3 r0 0
float_ble_cont.136172:
    j float_ble_cont.136168
float_ble_else.136167:
    addi r3 r0 0
float_ble_cont.136168:
    addi r28 r0 0
    bne r3 r28 beq_else.136175
    addi r1 r0 0
    j beq_cont.136176
beq_else.136175:
    lw r3 r29 108
    swcZ f2 r3 0
    addi r1 r0 3
beq_cont.136176:
    j beq_cont.136164
beq_else.136163:
    lw r3 r29 108
    swcZ f3 r3 0
    addi r1 r0 2
beq_cont.136164:
    j beq_cont.136152
beq_else.136151:
    lw r3 r29 108
    swcZ f3 r3 0
    addi r1 r0 1
beq_cont.136152:
    j beq_cont.136140
beq_else.136139:
    addi r28 r0 2
    bne r8 r28 beq_else.136177
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.136179
    addi r4 r0 1
    j float_ble_cont.136180
float_ble_else.136179:
    addi r4 r0 0
float_ble_cont.136180:
    addi r28 r0 0
    bne r4 r28 beq_else.136181
    addi r1 r0 0
    j beq_cont.136182
beq_else.136181:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 108
    swcZ f0 r3 0
    addi r1 r0 1
beq_cont.136182:
    j beq_cont.136178
beq_else.136177:
    lw r25 r29 40
    mv r2 r3
    mv r1 r4
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
beq_cont.136178:
beq_cont.136140:
    addi r28 r0 0
    bne r1 r28 beq_else.136183
    addi r1 r0 0
    j beq_cont.136184
beq_else.136183:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136185
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 244
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.136187
    addi r1 r0 0
    j beq_cont.136188
beq_else.136187:
    sll r2 r2 2
    lw r4 r29 104
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 52
    mv r1 r5
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    addi r2 r0 0
    bne r1 r2 beq_else.136189
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 48
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.136190
beq_else.136189:
    addi r1 r0 1
beq_cont.136190:
beq_cont.136188:
    addi r2 r0 0
    bne r1 r2 beq_else.136191
    addi r1 r0 0
    j beq_cont.136192
beq_else.136191:
    addi r1 r0 1
beq_cont.136192:
    j float_ble_cont.136186
float_ble_else.136185:
    addi r1 r0 0
float_ble_cont.136186:
beq_cont.136184:
beq_cont.136138:
    addi r28 r0 0
    bne r1 r28 beq_else.136193
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136195
    addi r1 r0 0
    j beq_cont.136196
beq_else.136195:
    sw r1 r29 248
    addi r28 r0 99
    bne r3 r28 beq_else.136197
    addi r1 r0 1
    j beq_cont.136198
beq_else.136197:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    addi r28 r0 0
    bne r1 r28 beq_else.136199
    addi r1 r0 0
    j beq_cont.136200
beq_else.136199:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136201
    addi r2 r0 1
    lw r3 r29 248
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    addi r2 r0 0
    bne r1 r2 beq_else.136203
    addi r1 r0 0
    j beq_cont.136204
beq_else.136203:
    addi r1 r0 1
beq_cont.136204:
    j float_ble_cont.136202
float_ble_else.136201:
    addi r1 r0 0
float_ble_cont.136202:
beq_cont.136200:
beq_cont.136198:
    addi r28 r0 0
    bne r1 r28 beq_else.136205
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.136206
beq_else.136205:
    addi r1 r0 1
    lw r2 r29 248
    lw r25 r29 48
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    addi r28 r0 0
    bne r1 r28 beq_else.136207
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.136208
beq_else.136207:
    addi r1 r0 1
beq_cont.136208:
beq_cont.136206:
beq_cont.136196:
    j beq_cont.136194
beq_else.136193:
    lw r1 r29 244
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.136209
    addi r1 r0 0
    j beq_cont.136210
beq_else.136209:
    sll r2 r2 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 52
    mv r1 r4
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    addi r28 r0 0
    bne r1 r28 beq_else.136211
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 48
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.136212
beq_else.136211:
    addi r1 r0 1
beq_cont.136212:
beq_cont.136210:
    addi r28 r0 0
    bne r1 r28 beq_else.136213
    lw r2 r29 212
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136215
    addi r1 r0 0
    j beq_cont.136216
beq_else.136215:
    sw r1 r29 252
    addi r28 r0 99
    bne r3 r28 beq_else.136217
    addi r1 r0 1
    j beq_cont.136218
beq_else.136217:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.136219
    addi r1 r0 0
    j beq_cont.136220
beq_else.136219:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136221
    addi r2 r0 1
    lw r3 r29 252
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r2 r0 0
    bne r1 r2 beq_else.136223
    addi r1 r0 0
    j beq_cont.136224
beq_else.136223:
    addi r1 r0 1
beq_cont.136224:
    j float_ble_cont.136222
float_ble_else.136221:
    addi r1 r0 0
float_ble_cont.136222:
beq_cont.136220:
beq_cont.136218:
    addi r28 r0 0
    bne r1 r28 beq_else.136225
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.136226
beq_else.136225:
    addi r1 r0 1
    lw r2 r29 252
    lw r25 r29 48
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.136227
    addi r1 r0 3
    lw r2 r29 212
    lw r25 r29 28
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.136228
beq_else.136227:
    addi r1 r0 1
beq_cont.136228:
beq_cont.136226:
beq_cont.136216:
    j beq_cont.136214
beq_else.136213:
    addi r1 r0 1
beq_cont.136214:
beq_cont.136194:
beq_cont.136136:
    j beq_cont.136134
beq_else.136133:
    addi r1 r0 1
beq_cont.136134:
beq_cont.136018:
beq_cont.135988:
    addi r28 r0 0
    bne r1 r28 beq_else.136229
    lw r1 r29 124
    lwcZ f0 r1 0
    lw r2 r29 152
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 192
    fmul f0 f0 f1
    lw r3 r29 156
    lwcZ f2 r3 0
    lwcZ f3 r2 0
    fmul f2 f2 f3
    lwcZ f3 r3 4
    lwcZ f4 r2 4
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    lwcZ f4 r2 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.136231
    addi r4 r0 1
    j float_ble_cont.136232
float_ble_else.136231:
    addi r4 r0 0
float_ble_cont.136232:
    addi r28 r0 0
    bne r4 r28 beq_else.136233
    j beq_cont.136234
beq_else.136233:
    lw r4 r29 140
    lwcZ f3 r4 0
    lw r5 r29 80
    lwcZ f4 r5 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r4 0
    lwcZ f3 r4 4
    lwcZ f4 r5 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r4 4
    lwcZ f3 r4 8
    lwcZ f4 r5 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r4 8
beq_cont.136234:
    flui f0 0
    # 0.000000
    fclt f0 f2
    bc1f float_ble_else.136235
    addi r4 r0 1
    j float_ble_cont.136236
float_ble_else.136235:
    addi r4 r0 0
float_ble_cont.136236:
    addi r28 r0 0
    bne r4 r28 beq_else.136237
    j beq_cont.136238
beq_else.136237:
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 204
    fmul f0 f0 f2
    lw r4 r29 140
    lwcZ f3 r4 0
    fadd f3 f3 f0
    swcZ f3 r4 0
    lwcZ f3 r4 4
    fadd f3 f3 f0
    swcZ f3 r4 4
    lwcZ f3 r4 8
    fadd f0 f3 f0
    swcZ f0 r4 8
beq_cont.136238:
    j beq_cont.136230
beq_else.136229:
beq_cont.136230:
    lw r1 r29 120
    lwcZ f0 r1 0
    lw r2 r29 24
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r3 r29 36
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.136239
    sll r5 r4 2
    lw r6 r29 132
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 40
    lw r8 r5 4
    lwcZ f0 r1 0
    lw r9 r5 20
    lwcZ f1 r9 0
    fsub f0 f0 f1
    swcZ f0 r7 0
    lwcZ f0 r1 4
    lw r9 r5 20
    lwcZ f1 r9 4
    fsub f0 f0 f1
    swcZ f0 r7 4
    lwcZ f0 r1 8
    lw r9 r5 20
    lwcZ f1 r9 8
    fsub f0 f0 f1
    swcZ f0 r7 8
    addi r28 r0 2
    bne r8 r28 beq_else.136241
    lw r5 r5 16
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r7 12
    j beq_cont.136242
beq_else.136241:
    addi r28 r0 2
    slt r28 r28 r8
    bne r0 r28 ble_else.136243
    j ble_cont.136244
ble_else.136243:
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    fmul f3 f0 f0
    lw r9 r5 16
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r9 r5 16
    lwcZ f5 r9 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r9 r5 16
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r9 r5 12
    addi r28 r0 0
    bne r9 r28 beq_else.136245
    fmv f0 f3
    j beq_cont.136246
beq_else.136245:
    fmul f4 f1 f2
    lw r9 r5 36
    lwcZ f5 r9 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r9 r5 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.136246:
    addi r28 r0 3
    bne r8 r28 beq_else.136247
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.136248
beq_else.136247:
beq_cont.136248:
    swcZ f0 r7 12
ble_cont.136244:
beq_cont.136242:
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.136249
    sll r5 r4 2
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 40
    lw r8 r5 4
    lwcZ f0 r1 0
    lw r9 r5 20
    lwcZ f1 r9 0
    fsub f0 f0 f1
    swcZ f0 r7 0
    lwcZ f0 r1 4
    lw r9 r5 20
    lwcZ f1 r9 4
    fsub f0 f0 f1
    swcZ f0 r7 4
    lwcZ f0 r1 8
    lw r9 r5 20
    lwcZ f1 r9 8
    fsub f0 f0 f1
    swcZ f0 r7 8
    addi r28 r0 2
    bne r8 r28 beq_else.136251
    lw r5 r5 16
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r7 12
    j beq_cont.136252
beq_else.136251:
    addi r28 r0 2
    slt r28 r28 r8
    bne r0 r28 ble_else.136253
    j ble_cont.136254
ble_else.136253:
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    fmul f3 f0 f0
    lw r9 r5 16
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r9 r5 16
    lwcZ f5 r9 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r9 r5 16
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r9 r5 12
    addi r28 r0 0
    bne r9 r28 beq_else.136255
    fmv f0 f3
    j beq_cont.136256
beq_else.136255:
    fmul f4 f1 f2
    lw r9 r5 36
    lwcZ f5 r9 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r9 r5 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.136256:
    addi r28 r0 3
    bne r8 r28 beq_else.136257
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.136258
beq_else.136257:
beq_cont.136258:
    swcZ f0 r7 12
ble_cont.136254:
beq_cont.136252:
    subi r4 r4 1
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j bge_cont.136250
bge_else.136249:
bge_cont.136250:
    j bge_cont.136240
bge_else.136239:
bge_cont.136240:
    lw r1 r29 32
    lw r2 r1 0
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.136259
    sll r3 r2 2
    lw r4 r29 16
    add r27 r4 r3
    lw r3 r27 0
    lw r4 r3 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r5 r29 168
    swcZ f0 r5 0
    lw r6 r29 76
    lw r7 r6 0
    lw r8 r7 0
    lw r9 r8 0
    sw r2 r29 256
    sw r4 r29 260
    sw r3 r29 264
    addi r28 r0 -1
    bne r9 r28 beq_else.136261
    j beq_cont.136262
beq_else.136261:
    sw r7 r29 268
    addi r28 r0 99
    bne r9 r28 beq_else.136263
    addi r9 r0 1
    lw r25 r29 12
    mv r3 r4
    mv r2 r8
    mv r1 r9
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.136264
beq_else.136263:
    lw r25 r29 8
    sw r8 r29 272
    mv r2 r4
    mv r1 r9
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    addi r28 r0 0
    bne r1 r28 beq_else.136265
    j beq_cont.136266
beq_else.136265:
    lw r1 r29 108
    lwcZ f0 r1 0
    lw r2 r29 168
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.136267
    addi r3 r0 1
    lw r4 r29 272
    lw r5 r29 260
    lw r25 r29 12
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j float_ble_cont.136268
float_ble_else.136267:
float_ble_cont.136268:
beq_cont.136266:
beq_cont.136264:
    addi r1 r0 1
    lw r2 r29 268
    lw r3 r29 260
    lw r25 r29 4
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
beq_cont.136262:
    lw r1 r29 168
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.136269
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.136271
    addi r2 r0 1
    j float_ble_cont.136272
float_ble_else.136271:
    addi r2 r0 0
float_ble_cont.136272:
    j float_ble_cont.136270
float_ble_else.136269:
    addi r2 r0 0
float_ble_cont.136270:
    addi r28 r0 0
    bne r2 r28 beq_else.136273
    j beq_cont.136274
beq_else.136273:
    lw r2 r29 136
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 128
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 264
    lw r6 r5 0
    bne r3 r6 beq_else.136275
    lw r3 r29 76
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.136277
    addi r1 r0 0
    j beq_cont.136278
beq_else.136277:
    sw r7 r29 276
    sw r6 r29 280
    addi r28 r0 99
    bne r8 r28 beq_else.136279
    addi r1 r0 1
    j beq_cont.136280
beq_else.136279:
    sll r9 r8 2
    lw r10 r29 132
    add r27 r10 r9
    lw r9 r27 0
    lw r11 r29 120
    lwcZ f0 r11 0
    lw r12 r9 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    lwcZ f1 r11 4
    lw r12 r9 20
    lwcZ f2 r12 4
    fsub f1 f1 f2
    lwcZ f2 r11 8
    lw r12 r9 20
    lwcZ f3 r12 8
    fsub f2 f2 f3
    sll r8 r8 2
    lw r12 r29 60
    add r27 r12 r8
    lw r8 r27 0
    lw r13 r9 4
    addi r28 r0 1
    bne r13 r28 beq_else.136281
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lw r13 r29 44
    lwcZ f4 r13 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136283
    fneg f4 f4
    j float_ble_cont.136284
float_ble_else.136283:
float_ble_cont.136284:
    lw r14 r9 16
    lwcZ f5 r14 4
    fclt f4 f5
    bc1f float_ble_else.136285
    addi r14 r0 2
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136287
    fneg f4 f4
    j float_ble_cont.136288
float_ble_else.136287:
float_ble_cont.136288:
    lw r14 r9 16
    addi r15 r0 2
    sll r15 r15 2
    add r27 r14 r15
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136289
    addi r14 r0 1
    sll r14 r14 2
    add r27 r8 r14
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136291
    addi r14 r0 0
    j float_eq0_cont.136292
float_eq0.136291:
    addi r14 r0 1
float_eq0_cont.136292:
    j float_ble_cont.136290
float_ble_else.136289:
    addi r14 r0 0
float_ble_cont.136290:
    j float_ble_cont.136286
float_ble_else.136285:
    addi r14 r0 0
float_ble_cont.136286:
    addi r28 r0 0
    bne r14 r28 beq_else.136293
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r13 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136295
    fneg f4 f4
    j float_ble_cont.136296
float_ble_else.136295:
float_ble_cont.136296:
    lw r14 r9 16
    lwcZ f5 r14 0
    fclt f4 f5
    bc1f float_ble_else.136297
    addi r14 r0 2
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136299
    fneg f4 f4
    j float_ble_cont.136300
float_ble_else.136299:
float_ble_cont.136300:
    lw r14 r9 16
    addi r15 r0 2
    sll r15 r15 2
    add r27 r14 r15
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136301
    addi r14 r0 3
    sll r14 r14 2
    add r27 r8 r14
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136303
    addi r14 r0 0
    j float_eq0_cont.136304
float_eq0.136303:
    addi r14 r0 1
float_eq0_cont.136304:
    j float_ble_cont.136302
float_ble_else.136301:
    addi r14 r0 0
float_ble_cont.136302:
    j float_ble_cont.136298
float_ble_else.136297:
    addi r14 r0 0
float_ble_cont.136298:
    addi r28 r0 0
    bne r14 r28 beq_else.136305
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r13 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.136307
    fneg f0 f0
    j float_ble_cont.136308
float_ble_else.136307:
float_ble_cont.136308:
    lw r14 r9 16
    lwcZ f3 r14 0
    fclt f0 f3
    bc1f float_ble_else.136309
    addi r14 r0 1
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136311
    fneg f0 f0
    j float_ble_cont.136312
float_ble_else.136311:
float_ble_cont.136312:
    lw r9 r9 16
    addi r14 r0 1
    sll r14 r14 2
    add r27 r9 r14
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.136313
    addi r9 r0 5
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136315
    addi r8 r0 0
    j float_eq0_cont.136316
float_eq0.136315:
    addi r8 r0 1
float_eq0_cont.136316:
    j float_ble_cont.136314
float_ble_else.136313:
    addi r8 r0 0
float_ble_cont.136314:
    j float_ble_cont.136310
float_ble_else.136309:
    addi r8 r0 0
float_ble_cont.136310:
    addi r28 r0 0
    bne r8 r28 beq_else.136317
    addi r1 r0 0
    j beq_cont.136318
beq_else.136317:
    lw r8 r29 108
    swcZ f2 r8 0
    addi r1 r0 3
beq_cont.136318:
    j beq_cont.136306
beq_else.136305:
    lw r8 r29 108
    swcZ f3 r8 0
    addi r1 r0 2
beq_cont.136306:
    j beq_cont.136294
beq_else.136293:
    lw r8 r29 108
    swcZ f3 r8 0
    addi r1 r0 1
beq_cont.136294:
    j beq_cont.136282
beq_else.136281:
    addi r28 r0 2
    bne r13 r28 beq_else.136319
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.136321
    addi r9 r0 1
    j float_ble_cont.136322
float_ble_else.136321:
    addi r9 r0 0
float_ble_cont.136322:
    addi r28 r0 0
    bne r9 r28 beq_else.136323
    addi r1 r0 0
    j beq_cont.136324
beq_else.136323:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r8 r29 108
    swcZ f0 r8 0
    addi r1 r0 1
beq_cont.136324:
    j beq_cont.136320
beq_else.136319:
    lw r25 r29 40
    mv r2 r8
    mv r1 r9
    sw r31 r29 284
    addi r29 r29 288
    lw r26 r25 0
    jalr r26
    subi r29 r29 288
    lw r31 r29 284
beq_cont.136320:
beq_cont.136282:
    addi r28 r0 0
    bne r1 r28 beq_else.136325
    addi r1 r0 0
    j beq_cont.136326
beq_else.136325:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136327
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 276
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.136329
    addi r1 r0 0
    j beq_cont.136330
beq_else.136329:
    sll r2 r2 2
    lw r4 r29 104
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 52
    mv r1 r5
    sw r31 r29 284
    addi r29 r29 288
    lw r26 r25 0
    jalr r26
    subi r29 r29 288
    lw r31 r29 284
    addi r2 r0 0
    bne r1 r2 beq_else.136331
    addi r1 r0 2
    lw r2 r29 276
    lw r25 r29 48
    sw r31 r29 284
    addi r29 r29 288
    lw r26 r25 0
    jalr r26
    subi r29 r29 288
    lw r31 r29 284
    j beq_cont.136332
beq_else.136331:
    addi r1 r0 1
beq_cont.136332:
beq_cont.136330:
    addi r2 r0 0
    bne r1 r2 beq_else.136333
    addi r1 r0 0
    j beq_cont.136334
beq_else.136333:
    addi r1 r0 1
beq_cont.136334:
    j float_ble_cont.136328
float_ble_else.136327:
    addi r1 r0 0
float_ble_cont.136328:
beq_cont.136326:
beq_cont.136280:
    addi r28 r0 0
    bne r1 r28 beq_else.136335
    lw r2 r29 280
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136337
    addi r1 r0 0
    j beq_cont.136338
beq_else.136337:
    sw r1 r29 284
    addi r28 r0 99
    bne r3 r28 beq_else.136339
    addi r1 r0 1
    j beq_cont.136340
beq_else.136339:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r28 r0 0
    bne r1 r28 beq_else.136341
    addi r1 r0 0
    j beq_cont.136342
beq_else.136341:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136343
    addi r2 r0 1
    lw r3 r29 284
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r2 r0 0
    bne r1 r2 beq_else.136345
    addi r1 r0 0
    j beq_cont.136346
beq_else.136345:
    addi r1 r0 1
beq_cont.136346:
    j float_ble_cont.136344
float_ble_else.136343:
    addi r1 r0 0
float_ble_cont.136344:
beq_cont.136342:
beq_cont.136340:
    addi r28 r0 0
    bne r1 r28 beq_else.136347
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 28
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.136348
beq_else.136347:
    addi r1 r0 1
    lw r2 r29 284
    lw r25 r29 48
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r28 r0 0
    bne r1 r28 beq_else.136349
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 28
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.136350
beq_else.136349:
    addi r1 r0 1
beq_cont.136350:
beq_cont.136348:
beq_cont.136338:
    j beq_cont.136336
beq_else.136335:
    lw r1 r29 276
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.136351
    addi r1 r0 0
    j beq_cont.136352
beq_else.136351:
    sll r2 r2 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 52
    mv r1 r4
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r28 r0 0
    bne r1 r28 beq_else.136353
    addi r1 r0 2
    lw r2 r29 276
    lw r25 r29 48
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.136354
beq_else.136353:
    addi r1 r0 1
beq_cont.136354:
beq_cont.136352:
    addi r28 r0 0
    bne r1 r28 beq_else.136355
    lw r2 r29 280
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136357
    addi r1 r0 0
    j beq_cont.136358
beq_else.136357:
    sw r1 r29 288
    addi r28 r0 99
    bne r3 r28 beq_else.136359
    addi r1 r0 1
    j beq_cont.136360
beq_else.136359:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r28 r0 0
    bne r1 r28 beq_else.136361
    addi r1 r0 0
    j beq_cont.136362
beq_else.136361:
    lw r1 r29 108
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136363
    addi r2 r0 1
    lw r3 r29 288
    lw r25 r29 48
    mv r1 r2
    mv r2 r3
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r2 r0 0
    bne r1 r2 beq_else.136365
    addi r1 r0 0
    j beq_cont.136366
beq_else.136365:
    addi r1 r0 1
beq_cont.136366:
    j float_ble_cont.136364
float_ble_else.136363:
    addi r1 r0 0
float_ble_cont.136364:
beq_cont.136362:
beq_cont.136360:
    addi r28 r0 0
    bne r1 r28 beq_else.136367
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 28
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.136368
beq_else.136367:
    addi r1 r0 1
    lw r2 r29 288
    lw r25 r29 48
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r28 r0 0
    bne r1 r28 beq_else.136369
    addi r1 r0 2
    lw r2 r29 280
    lw r25 r29 28
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j beq_cont.136370
beq_else.136369:
    addi r1 r0 1
beq_cont.136370:
beq_cont.136368:
beq_cont.136358:
    j beq_cont.136356
beq_else.136355:
    addi r1 r0 1
beq_cont.136356:
beq_cont.136336:
beq_cont.136278:
    addi r28 r0 0
    bne r1 r28 beq_else.136371
    lw r1 r29 260
    lw r2 r1 0
    lw r3 r29 124
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 264
    lwcZ f1 r2 8
    lwcZ f2 r29 192
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 156
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.136373
    addi r1 r0 1
    j float_ble_cont.136374
float_ble_else.136373:
    addi r1 r0 0
float_ble_cont.136374:
    addi r28 r0 0
    bne r1 r28 beq_else.136375
    j beq_cont.136376
beq_else.136375:
    lw r1 r29 140
    lwcZ f3 r1 0
    lw r4 r29 80
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.136376:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136377
    addi r1 r0 1
    j float_ble_cont.136378
float_ble_else.136377:
    addi r1 r0 0
float_ble_cont.136378:
    addi r28 r0 0
    bne r1 r28 beq_else.136379
    j beq_cont.136380
beq_else.136379:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 204
    fmul f0 f0 f1
    lw r1 r29 140
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.136380:
    j beq_cont.136372
beq_else.136371:
beq_cont.136372:
    j beq_cont.136276
beq_else.136275:
beq_cont.136276:
beq_cont.136274:
    lw r1 r29 256
    subi r1 r1 1
    lwcZ f0 r29 192
    lwcZ f1 r29 204
    lw r2 r29 156
    lw r25 r29 0
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j bge_cont.136260
bge_else.136259:
bge_cont.136260:
    flui f0 15820
    # 0.100000
    fori f0 f0 -13107
    lwcZ f1 r29 148
    fclt f0 f1
    bc1f float_ble_else.136381
    addi r1 r0 4
    lw r2 r29 164
    slt r28 r2 r1
    bne r0 r28 ble_else.136382
    j ble_cont.136383
ble_else.136382:
    addi r1 r0 1
    add r1 r2 r1
    addi r3 r0 -1
    sll r1 r1 2
    lw r4 r29 160
    add r27 r4 r1
    sw r3 r27 0
ble_cont.136383:
    addi r1 r0 2
    lw r3 r29 188
    bne r3 r1 beq_else.136384
    flui f0 16256
    # 1.000000
    lw r1 r29 196
    lw r1 r1 28
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f2 r27 0
    fsub f0 f0 f2
    fmul f0 f1 f0
    addi r1 r0 1
    add r1 r2 r1
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 168
    add r27 r3 r2
    lwcZ f1 r27 0
    lwcZ f2 r29 100
    fadd f1 f2 f1
    addi r2 r0 4
    slt r28 r2 r1
    bne r0 r28 beq_else.136385
    lw r2 r29 84
    lw r4 r2 8
    addi r5 r0 0
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    sll r5 r5 2
    add r27 r3 r5
    swcZ f2 r27 0
    addi r5 r0 0
    addi r6 r0 0
    sll r6 r6 2
    lw r7 r29 76
    add r27 r7 r6
    lw r6 r27 0
    sll r5 r5 2
    add r27 r6 r5
    lw r5 r27 0
    addi r8 r0 0
    sll r8 r8 2
    add r27 r5 r8
    lw r8 r27 0
    addi r9 r0 -1
    swcZ f1 r29 292
    swcZ f0 r29 296
    sw r4 r29 300
    sw r1 r29 304
    bne r8 r9 beq_else.136386
    j beq_cont.136387
beq_else.136386:
    addi r9 r0 99
    sw r6 r29 308
    bne r8 r9 beq_else.136388
    addi r8 r0 1
    lw r9 r29 156
    lw r25 r29 96
    mv r3 r9
    mv r2 r5
    mv r1 r8
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    j beq_cont.136389
beq_else.136388:
    lw r9 r29 156
    lw r10 r29 116
    lw r25 r29 92
    sw r5 r29 312
    mv r3 r10
    mv r2 r9
    mv r1 r8
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    addi r2 r0 0
    bne r1 r2 beq_else.136390
    j beq_cont.136391
beq_else.136390:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 108
    add r27 r2 r1
    lwcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 168
    add r27 r3 r1
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.136392
    addi r1 r0 1
    lw r4 r29 312
    lw r5 r29 156
    lw r25 r29 96
    mv r3 r5
    mv r2 r4
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    j float_ble_cont.136393
float_ble_else.136392:
float_ble_cont.136393:
beq_cont.136391:
beq_cont.136389:
    addi r1 r0 1
    lw r2 r29 308
    lw r3 r29 156
    lw r25 r29 88
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
beq_cont.136387:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 168
    add r27 r2 r1
    lwcZ f0 r27 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.136394
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.136396
    addi r1 r0 1
    j float_ble_cont.136397
float_ble_else.136396:
    addi r1 r0 0
float_ble_cont.136397:
    j float_ble_cont.136395
float_ble_else.136394:
    addi r1 r0 0
float_ble_cont.136395:
    addi r3 r0 0
    bne r1 r3 beq_else.136398
    addi r1 r0 -1
    lw r2 r29 304
    sll r3 r2 2
    lw r4 r29 300
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r0 0
    bne r2 r1 beq_else.136399
    jr r31
beq_else.136399:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 156
    add r27 r2 r1
    lwcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 152
    add r27 r3 r1
    lwcZ f1 r27 0
    fmul f0 f0 f1
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f1 r27 0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r3 r1
    lwcZ f2 r27 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f1 r27 0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r3 r1
    lwcZ f2 r27 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.136401
    addi r1 r0 1
    j float_ble_cont.136402
float_ble_else.136401:
    addi r1 r0 0
float_ble_cont.136402:
    addi r2 r0 0
    bne r1 r2 beq_else.136403
    jr r31
beq_else.136403:
    fmul f1 f0 f0
    fmul f0 f1 f0
    lwcZ f1 r29 296
    fmul f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 144
    add r27 r2 r1
    lwcZ f1 r27 0
    fmul f0 f0 f1
    addi r1 r0 0
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 140
    add r27 r3 r2
    lwcZ f1 r27 0
    fadd f1 f1 f0
    sll r1 r1 2
    add r27 r3 r1
    swcZ f1 r27 0
    addi r1 r0 1
    addi r2 r0 1
    sll r2 r2 2
    add r27 r3 r2
    lwcZ f1 r27 0
    fadd f1 f1 f0
    sll r1 r1 2
    add r27 r3 r1
    swcZ f1 r27 0
    addi r1 r0 2
    addi r2 r0 2
    sll r2 r2 2
    add r27 r3 r2
    lwcZ f1 r27 0
    fadd f0 f1 f0
    sll r1 r1 2
    add r27 r3 r1
    swcZ f0 r27 0
    jr r31
beq_else.136398:
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 136
    add r27 r3 r1
    lw r1 r27 0
    sll r3 r1 2
    lw r4 r29 132
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 8
    lw r6 r3 28
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f0 r27 0
    lwcZ f1 r29 296
    fmul f0 f0 f1
    lw r6 r3 4
    addi r7 r0 1
    sw r5 r29 316
    swcZ f0 r29 320
    sw r1 r29 324
    sw r3 r29 328
    bne r6 r7 beq_else.136406
    addi r6 r0 0
    sll r6 r6 2
    lw r7 r29 128
    add r27 r7 r6
    lw r6 r27 0
    flui f2 0
    # 0.000000
    addi r8 r0 0
    sll r8 r8 2
    lw r9 r29 124
    add r27 r9 r8
    swcZ f2 r27 0
    addi r8 r0 1
    sll r8 r8 2
    add r27 r9 r8
    swcZ f2 r27 0
    addi r8 r0 2
    sll r8 r8 2
    add r27 r9 r8
    swcZ f2 r27 0
    addi r8 r0 1
    sub r8 r6 r8
    addi r10 r0 1
    sub r6 r6 r10
    sll r6 r6 2
    lw r10 r29 156
    add r27 r10 r6
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.136408
    flui f2 0
    # 0.000000
    j float_eq0_cont.136409
float_eq0.136408:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.136410
    addi r6 r0 1
    j float_ble_cont.136411
float_ble_else.136410:
    addi r6 r0 0
float_ble_cont.136411:
    addi r11 r0 0
    bne r6 r11 beq_else.136412
    flui f2 -16512
    # -1.000000
    j beq_cont.136413
beq_else.136412:
    flui f2 16256
    # 1.000000
beq_cont.136413:
float_eq0_cont.136409:
    fneg f2 f2
    sll r6 r8 2
    add r27 r9 r6
    swcZ f2 r27 0
    j beq_cont.136407
beq_else.136406:
    addi r7 r0 2
    bne r6 r7 beq_else.136414
    addi r6 r0 0
    lw r7 r3 16
    addi r8 r0 0
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f2 r27 0
    fneg f2 f2
    sll r6 r6 2
    lw r7 r29 124
    add r27 r7 r6
    swcZ f2 r27 0
    addi r6 r0 1
    lw r8 r3 16
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f2 r27 0
    fneg f2 f2
    sll r6 r6 2
    add r27 r7 r6
    swcZ f2 r27 0
    addi r6 r0 2
    lw r8 r3 16
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f2 r27 0
    fneg f2 f2
    sll r6 r6 2
    add r27 r7 r6
    swcZ f2 r27 0
    j beq_cont.136415
beq_else.136414:
    addi r6 r0 0
    sll r6 r6 2
    lw r7 r29 120
    add r27 r7 r6
    lwcZ f2 r27 0
    lw r6 r3 20
    addi r8 r0 0
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f3 r27 0
    fsub f2 f2 f3
    addi r6 r0 1
    sll r6 r6 2
    add r27 r7 r6
    lwcZ f3 r27 0
    lw r6 r3 20
    addi r8 r0 1
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f4 r27 0
    fsub f3 f3 f4
    addi r6 r0 2
    sll r6 r6 2
    add r27 r7 r6
    lwcZ f4 r27 0
    lw r6 r3 20
    addi r8 r0 2
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f5 r27 0
    fsub f4 f4 f5
    lw r6 r3 16
    addi r8 r0 0
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f5 r27 0
    fmul f5 f2 f5
    lw r6 r3 16
    addi r8 r0 1
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f6 r27 0
    fmul f6 f3 f6
    lw r6 r3 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f7 r27 0
    fmul f7 f4 f7
    lw r6 r3 12
    addi r8 r0 0
    bne r6 r8 beq_else.136416
    addi r6 r0 0
    sll r6 r6 2
    lw r8 r29 124
    add r27 r8 r6
    swcZ f5 r27 0
    addi r6 r0 1
    sll r6 r6 2
    add r27 r8 r6
    swcZ f6 r27 0
    addi r6 r0 2
    sll r6 r6 2
    add r27 r8 r6
    swcZ f7 r27 0
    j beq_cont.136417
beq_else.136416:
    addi r6 r0 0
    lw r8 r3 36
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f8 r27 0
    fmul f8 f3 f8
    lw r8 r3 36
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f9 r27 0
    fmul f9 f4 f9
    fadd f8 f8 f9
    flui f9 16128
    # 0.500000
    fmul f8 f8 f9
    fadd f5 f5 f8
    sll r6 r6 2
    lw r8 r29 124
    add r27 r8 r6
    swcZ f5 r27 0
    addi r6 r0 1
    lw r9 r3 36
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fmul f5 f2 f5
    lw r9 r3 36
    addi r10 r0 0
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f8 r27 0
    fmul f4 f4 f8
    fadd f4 f5 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f6 f4
    sll r6 r6 2
    add r27 r8 r6
    swcZ f4 r27 0
    addi r6 r0 2
    lw r9 r3 36
    addi r10 r0 1
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f4 r27 0
    fmul f2 f2 f4
    lw r9 r3 36
    addi r10 r0 0
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f4 r27 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f7 f2
    sll r6 r6 2
    add r27 r8 r6
    swcZ f2 r27 0
beq_cont.136417:
    lw r6 r3 24
    mv r2 r6
    mv r1 r8
    sw r31 r29 332
    addi r29 r29 336
    jal vecunit_sgn.2648
    subi r29 r29 336
    lw r31 r29 332
beq_cont.136415:
beq_cont.136407:
    addi r1 r0 0
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 120
    add r27 r3 r2
    lwcZ f0 r27 0
    sll r1 r1 2
    lw r2 r29 116
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    addi r4 r0 1
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    sll r1 r1 2
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    addi r4 r0 2
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    sll r1 r1 2
    add r27 r2 r1
    swcZ f0 r27 0
    lw r1 r29 328
    lw r25 r29 112
    mv r2 r3
    sw r31 r29 332
    addi r29 r29 336
    lw r26 r25 0
    jalr r26
    subi r29 r29 336
    lw r31 r29 332
    lw r1 r29 324
    sll r1 r1 2
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 128
    add r27 r3 r2
    lw r2 r27 0
    add r1 r1 r2
    lw r2 r29 304
    sll r3 r2 2
    lw r4 r29 300
    add r27 r4 r3
    sw r1 r27 0
    lw r1 r29 84
    lw r3 r1 4
    sll r5 r2 2
    add r27 r3 r5
    lw r3 r27 0
    addi r5 r0 0
    addi r6 r0 0
    sll r6 r6 2
    lw r7 r29 120
    add r27 r7 r6
    lwcZ f0 r27 0
    sll r5 r5 2
    add r27 r3 r5
    swcZ f0 r27 0
    addi r5 r0 1
    addi r6 r0 1
    sll r6 r6 2
    add r27 r7 r6
    lwcZ f0 r27 0
    sll r5 r5 2
    add r27 r3 r5
    swcZ f0 r27 0
    addi r5 r0 2
    addi r6 r0 2
    sll r6 r6 2
    add r27 r7 r6
    lwcZ f0 r27 0
    sll r5 r5 2
    add r27 r3 r5
    swcZ f0 r27 0
    lw r3 r1 12
    lw r5 r29 328
    lw r6 r5 28
    addi r8 r0 0
    sll r8 r8 2
    add r27 r6 r8
    lwcZ f0 r27 0
    flui f1 16128
    # 0.500000
    fclt f0 f1
    bc1f float_ble_else.136418
    addi r6 r0 0
    sll r8 r2 2
    add r27 r3 r8
    sw r6 r27 0
    j float_ble_cont.136419
float_ble_else.136418:
    addi r6 r0 1
    sll r8 r2 2
    add r27 r3 r8
    sw r6 r27 0
    lw r3 r1 16
    sll r6 r2 2
    add r27 r3 r6
    lw r6 r27 0
    addi r8 r0 0
    addi r9 r0 0
    sll r9 r9 2
    lw r10 r29 80
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r6 r8
    swcZ f0 r27 0
    addi r8 r0 1
    addi r9 r0 1
    sll r9 r9 2
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r6 r8
    swcZ f0 r27 0
    addi r8 r0 2
    addi r9 r0 2
    sll r9 r9 2
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r6 r8
    swcZ f0 r27 0
    sll r6 r2 2
    add r27 r3 r6
    lw r3 r27 0
    flui f0 16256
    # 1.000000
    flui f1 17280
    # 256.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lwcZ f1 r29 320
    fmul f0 f0 f1
    addi r6 r0 0
    addi r8 r0 0
    sll r8 r8 2
    add r27 r3 r8
    lwcZ f2 r27 0
    fmul f2 f2 f0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f2 r27 0
    addi r6 r0 1
    addi r8 r0 1
    sll r8 r8 2
    add r27 r3 r8
    lwcZ f2 r27 0
    fmul f2 f2 f0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f2 r27 0
    addi r6 r0 2
    addi r8 r0 2
    sll r8 r8 2
    add r27 r3 r8
    lwcZ f2 r27 0
    fmul f0 f2 f0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
    lw r3 r1 28
    sll r6 r2 2
    add r27 r3 r6
    lw r3 r27 0
    addi r6 r0 0
    addi r8 r0 0
    sll r8 r8 2
    lw r9 r29 124
    add r27 r9 r8
    lwcZ f0 r27 0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
    addi r6 r0 1
    addi r8 r0 1
    sll r8 r8 2
    add r27 r9 r8
    lwcZ f0 r27 0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
    addi r6 r0 2
    addi r8 r0 2
    sll r8 r8 2
    add r27 r9 r8
    lwcZ f0 r27 0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
float_ble_cont.136419:
    flui f0 -16384
    # -2.000000
    addi r3 r0 0
    sll r3 r3 2
    lw r6 r29 156
    add r27 r6 r3
    lwcZ f1 r27 0
    addi r3 r0 0
    sll r3 r3 2
    lw r8 r29 124
    add r27 r8 r3
    lwcZ f2 r27 0
    fmul f1 f1 f2
    addi r3 r0 1
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f2 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r8 r3
    lwcZ f3 r27 0
    fmul f2 f2 f3
    fadd f1 f1 f2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r6 r3
    lwcZ f2 r27 0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r8 r3
    lwcZ f3 r27 0
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    addi r3 r0 0
    addi r9 r0 0
    sll r9 r9 2
    add r27 r6 r9
    lwcZ f1 r27 0
    addi r9 r0 0
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f2 r27 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    sll r3 r3 2
    add r27 r6 r3
    swcZ f1 r27 0
    addi r3 r0 1
    addi r9 r0 1
    sll r9 r9 2
    add r27 r6 r9
    lwcZ f1 r27 0
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f2 r27 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    sll r3 r3 2
    add r27 r6 r3
    swcZ f1 r27 0
    addi r3 r0 2
    addi r9 r0 2
    sll r9 r9 2
    add r27 r6 r9
    lwcZ f1 r27 0
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f2 r27 0
    fmul f0 f0 f2
    fadd f0 f1 f0
    sll r3 r3 2
    add r27 r6 r3
    swcZ f0 r27 0
    lw r3 r5 28
    addi r9 r0 1
    sll r9 r9 2
    add r27 r3 r9
    lwcZ f0 r27 0
    lwcZ f1 r29 296
    fmul f0 f1 f0
    addi r3 r0 0
    addi r9 r0 0
    sll r9 r9 2
    lw r10 r29 76
    add r27 r10 r9
    lw r9 r27 0
    sll r3 r3 2
    add r27 r9 r3
    lw r3 r27 0
    addi r10 r0 0
    sll r10 r10 2
    add r27 r3 r10
    lw r10 r27 0
    addi r11 r0 -1
    swcZ f0 r29 332
    bne r10 r11 beq_else.136420
    addi r1 r0 0
    j beq_cont.136421
beq_else.136420:
    addi r11 r0 99
    sw r3 r29 336
    sw r9 r29 340
    bne r10 r11 beq_else.136422
    addi r1 r0 1
    j beq_cont.136423
beq_else.136422:
    sll r11 r10 2
    lw r12 r29 132
    add r27 r12 r11
    lw r11 r27 0
    addi r13 r0 0
    sll r13 r13 2
    add r27 r7 r13
    lwcZ f2 r27 0
    lw r13 r11 20
    addi r14 r0 0
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f3 r27 0
    fsub f2 f2 f3
    addi r13 r0 1
    sll r13 r13 2
    add r27 r7 r13
    lwcZ f3 r27 0
    lw r13 r11 20
    addi r14 r0 1
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f4 r27 0
    fsub f3 f3 f4
    addi r13 r0 2
    sll r13 r13 2
    add r27 r7 r13
    lwcZ f4 r27 0
    lw r13 r11 20
    addi r14 r0 2
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f5 r27 0
    fsub f4 f4 f5
    sll r10 r10 2
    lw r13 r29 60
    add r27 r13 r10
    lw r10 r27 0
    lw r13 r11 4
    addi r14 r0 1
    bne r13 r14 beq_else.136424
    addi r13 r0 0
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f5 r27 0
    fsub f5 f5 f2
    addi r13 r0 1
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f6 r27 0
    fmul f5 f5 f6
    addi r13 r0 1
    sll r13 r13 2
    lw r14 r29 44
    add r27 r14 r13
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.136426
    fneg f6 f6
    j float_ble_cont.136427
float_ble_else.136426:
float_ble_cont.136427:
    lw r13 r11 16
    addi r15 r0 1
    sll r15 r15 2
    add r27 r13 r15
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.136428
    addi r13 r0 2
    sll r13 r13 2
    add r27 r14 r13
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.136430
    fneg f6 f6
    j float_ble_cont.136431
float_ble_else.136430:
float_ble_cont.136431:
    lw r13 r11 16
    addi r15 r0 2
    sll r15 r15 2
    add r27 r13 r15
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.136432
    addi r13 r0 1
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f6 r27 0
    fcz f6
    bc1f float_eq0.136434
    addi r13 r0 0
    j float_eq0_cont.136435
float_eq0.136434:
    addi r13 r0 1
float_eq0_cont.136435:
    j float_ble_cont.136433
float_ble_else.136432:
    addi r13 r0 0
float_ble_cont.136433:
    j float_ble_cont.136429
float_ble_else.136428:
    addi r13 r0 0
float_ble_cont.136429:
    addi r15 r0 0
    bne r13 r15 beq_else.136436
    addi r13 r0 2
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f5 r27 0
    fsub f5 f5 f3
    addi r13 r0 3
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f6 r27 0
    fmul f5 f5 f6
    addi r13 r0 0
    sll r13 r13 2
    add r27 r14 r13
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.136438
    fneg f6 f6
    j float_ble_cont.136439
float_ble_else.136438:
float_ble_cont.136439:
    lw r13 r11 16
    addi r15 r0 0
    sll r15 r15 2
    add r27 r13 r15
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.136440
    addi r13 r0 2
    sll r13 r13 2
    add r27 r14 r13
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.136442
    fneg f6 f6
    j float_ble_cont.136443
float_ble_else.136442:
float_ble_cont.136443:
    lw r13 r11 16
    addi r15 r0 2
    sll r15 r15 2
    add r27 r13 r15
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.136444
    addi r13 r0 3
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f6 r27 0
    fcz f6
    bc1f float_eq0.136446
    addi r13 r0 0
    j float_eq0_cont.136447
float_eq0.136446:
    addi r13 r0 1
float_eq0_cont.136447:
    j float_ble_cont.136445
float_ble_else.136444:
    addi r13 r0 0
float_ble_cont.136445:
    j float_ble_cont.136441
float_ble_else.136440:
    addi r13 r0 0
float_ble_cont.136441:
    addi r15 r0 0
    bne r13 r15 beq_else.136448
    addi r13 r0 4
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f5 r27 0
    fsub f4 f5 f4
    addi r13 r0 5
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f5 r27 0
    fmul f4 f4 f5
    addi r13 r0 0
    sll r13 r13 2
    add r27 r14 r13
    lwcZ f5 r27 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.136450
    fneg f2 f2
    j float_ble_cont.136451
float_ble_else.136450:
float_ble_cont.136451:
    lw r13 r11 16
    addi r15 r0 0
    sll r15 r15 2
    add r27 r13 r15
    lwcZ f5 r27 0
    fclt f2 f5
    bc1f float_ble_else.136452
    addi r13 r0 1
    sll r13 r13 2
    add r27 r14 r13
    lwcZ f2 r27 0
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.136454
    fneg f2 f2
    j float_ble_cont.136455
float_ble_else.136454:
float_ble_cont.136455:
    lw r11 r11 16
    addi r13 r0 1
    sll r13 r13 2
    add r27 r11 r13
    lwcZ f3 r27 0
    fclt f2 f3
    bc1f float_ble_else.136456
    addi r11 r0 5
    sll r11 r11 2
    add r27 r10 r11
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.136458
    addi r10 r0 0
    j float_eq0_cont.136459
float_eq0.136458:
    addi r10 r0 1
float_eq0_cont.136459:
    j float_ble_cont.136457
float_ble_else.136456:
    addi r10 r0 0
float_ble_cont.136457:
    j float_ble_cont.136453
float_ble_else.136452:
    addi r10 r0 0
float_ble_cont.136453:
    addi r11 r0 0
    bne r10 r11 beq_else.136460
    addi r1 r0 0
    j beq_cont.136461
beq_else.136460:
    addi r10 r0 0
    sll r10 r10 2
    lw r11 r29 108
    add r27 r11 r10
    swcZ f4 r27 0
    addi r1 r0 3
beq_cont.136461:
    j beq_cont.136449
beq_else.136448:
    addi r10 r0 0
    sll r10 r10 2
    lw r11 r29 108
    add r27 r11 r10
    swcZ f5 r27 0
    addi r1 r0 2
beq_cont.136449:
    j beq_cont.136437
beq_else.136436:
    addi r10 r0 0
    sll r10 r10 2
    lw r11 r29 108
    add r27 r11 r10
    swcZ f5 r27 0
    addi r1 r0 1
beq_cont.136437:
    j beq_cont.136425
beq_else.136424:
    addi r14 r0 2
    bne r13 r14 beq_else.136462
    addi r11 r0 0
    sll r11 r11 2
    add r27 r10 r11
    lwcZ f5 r27 0
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.136464
    addi r11 r0 1
    j float_ble_cont.136465
float_ble_else.136464:
    addi r11 r0 0
float_ble_cont.136465:
    addi r13 r0 0
    bne r11 r13 beq_else.136466
    addi r1 r0 0
    j beq_cont.136467
beq_else.136466:
    addi r11 r0 0
    addi r13 r0 1
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f5 r27 0
    fmul f2 f5 f2
    addi r13 r0 2
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f5 r27 0
    fmul f3 f5 f3
    fadd f2 f2 f3
    addi r13 r0 3
    sll r13 r13 2
    add r27 r10 r13
    lwcZ f3 r27 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    sll r10 r11 2
    lw r11 r29 108
    add r27 r11 r10
    swcZ f2 r27 0
    addi r1 r0 1
beq_cont.136467:
    j beq_cont.136463
beq_else.136462:
    lw r25 r29 40
    mv r2 r10
    mv r1 r11
    fmv  f1 f3
    fmv  f0 f2
    fmv  f2 f4
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
beq_cont.136463:
beq_cont.136425:
    addi r2 r0 0
    bne r1 r2 beq_else.136468
    addi r1 r0 0
    j beq_cont.136469
beq_else.136468:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 108
    add r27 r2 r1
    lwcZ f0 r27 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136470
    addi r1 r0 1
    sll r1 r1 2
    lw r3 r29 336
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 -1
    bne r1 r4 beq_else.136472
    addi r1 r0 0
    j beq_cont.136473
beq_else.136472:
    sll r1 r1 2
    lw r4 r29 104
    add r27 r4 r1
    lw r1 r27 0
    addi r5 r0 0
    lw r25 r29 52
    mv r2 r1
    mv r1 r5
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 0
    bne r1 r2 beq_else.136474
    addi r1 r0 2
    lw r2 r29 336
    lw r25 r29 48
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.136475
beq_else.136474:
    addi r1 r0 1
beq_cont.136475:
beq_cont.136473:
    addi r2 r0 0
    bne r1 r2 beq_else.136476
    addi r1 r0 0
    j beq_cont.136477
beq_else.136476:
    addi r1 r0 1
beq_cont.136477:
    j float_ble_cont.136471
float_ble_else.136470:
    addi r1 r0 0
float_ble_cont.136471:
beq_cont.136469:
beq_cont.136423:
    addi r2 r0 0
    bne r1 r2 beq_else.136478
    addi r1 r0 1
    sll r1 r1 2
    lw r2 r29 340
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    addi r4 r0 -1
    bne r3 r4 beq_else.136480
    addi r1 r0 0
    j beq_cont.136481
beq_else.136480:
    addi r4 r0 99
    sw r1 r29 344
    bne r3 r4 beq_else.136482
    addi r1 r0 1
    j beq_cont.136483
beq_else.136482:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 0
    bne r1 r2 beq_else.136484
    addi r1 r0 0
    j beq_cont.136485
beq_else.136484:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 108
    add r27 r2 r1
    lwcZ f0 r27 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136486
    addi r1 r0 1
    lw r2 r29 344
    lw r25 r29 48
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 0
    bne r1 r2 beq_else.136488
    addi r1 r0 0
    j beq_cont.136489
beq_else.136488:
    addi r1 r0 1
beq_cont.136489:
    j float_ble_cont.136487
float_ble_else.136486:
    addi r1 r0 0
float_ble_cont.136487:
beq_cont.136485:
beq_cont.136483:
    addi r2 r0 0
    bne r1 r2 beq_else.136490
    addi r1 r0 2
    lw r2 r29 340
    lw r25 r29 28
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.136491
beq_else.136490:
    addi r1 r0 1
    lw r2 r29 344
    lw r25 r29 48
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 0
    bne r1 r2 beq_else.136492
    addi r1 r0 2
    lw r2 r29 340
    lw r25 r29 28
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.136493
beq_else.136492:
    addi r1 r0 1
beq_cont.136493:
beq_cont.136491:
beq_cont.136481:
    j beq_cont.136479
beq_else.136478:
    addi r1 r0 1
    sll r1 r1 2
    lw r2 r29 336
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.136494
    addi r1 r0 0
    j beq_cont.136495
beq_else.136494:
    sll r1 r1 2
    lw r3 r29 104
    add r27 r3 r1
    lw r1 r27 0
    addi r3 r0 0
    lw r25 r29 52
    mv r2 r1
    mv r1 r3
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    addi r2 r0 0
    bne r1 r2 beq_else.136496
    addi r1 r0 2
    lw r2 r29 336
    lw r25 r29 48
    sw r31 r29 348
    addi r29 r29 352
    lw r26 r25 0
    jalr r26
    subi r29 r29 352
    lw r31 r29 348
    j beq_cont.136497
beq_else.136496:
    addi r1 r0 1
beq_cont.136497:
beq_cont.136495:
    addi r2 r0 0
    bne r1 r2 beq_else.136498
    addi r1 r0 1
    sll r1 r1 2
    lw r2 r29 340
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    addi r4 r0 -1
    bne r3 r4 beq_else.136500
    addi r1 r0 0
    j beq_cont.136501
beq_else.136500:
    addi r4 r0 99
    sw r1 r29 348
    bne r3 r4 beq_else.136502
    addi r1 r0 1
    j beq_cont.136503
beq_else.136502:
    lw r4 r29 56
    lw r5 r29 120
    lw r25 r29 72
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 0
    bne r1 r2 beq_else.136504
    addi r1 r0 0
    j beq_cont.136505
beq_else.136504:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 108
    add r27 r2 r1
    lwcZ f0 r27 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136506
    addi r1 r0 1
    lw r2 r29 348
    lw r25 r29 48
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 0
    bne r1 r2 beq_else.136508
    addi r1 r0 0
    j beq_cont.136509
beq_else.136508:
    addi r1 r0 1
beq_cont.136509:
    j float_ble_cont.136507
float_ble_else.136506:
    addi r1 r0 0
float_ble_cont.136507:
beq_cont.136505:
beq_cont.136503:
    addi r2 r0 0
    bne r1 r2 beq_else.136510
    addi r1 r0 2
    lw r2 r29 340
    lw r25 r29 28
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.136511
beq_else.136510:
    addi r1 r0 1
    lw r2 r29 348
    lw r25 r29 48
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 0
    bne r1 r2 beq_else.136512
    addi r1 r0 2
    lw r2 r29 340
    lw r25 r29 28
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    j beq_cont.136513
beq_else.136512:
    addi r1 r0 1
beq_cont.136513:
beq_cont.136511:
beq_cont.136501:
    j beq_cont.136499
beq_else.136498:
    addi r1 r0 1
beq_cont.136499:
beq_cont.136479:
beq_cont.136421:
    addi r2 r0 0
    bne r1 r2 beq_else.136514
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 124
    add r27 r2 r1
    lwcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r3 r29 152
    add r27 r3 r1
    lwcZ f1 r27 0
    fmul f0 f0 f1
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f1 r27 0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r3 r1
    lwcZ f2 r27 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f1 r27 0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r3 r1
    lwcZ f2 r27 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 320
    fmul f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 156
    add r27 r2 r1
    lwcZ f2 r27 0
    addi r1 r0 0
    sll r1 r1 2
    add r27 r3 r1
    lwcZ f3 r27 0
    fmul f2 f2 f3
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r3 r1
    lwcZ f4 r27 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r3 r1
    lwcZ f4 r27 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.136516
    addi r1 r0 1
    j float_ble_cont.136517
float_ble_else.136516:
    addi r1 r0 0
float_ble_cont.136517:
    addi r3 r0 0
    bne r1 r3 beq_else.136518
    j beq_cont.136519
beq_else.136518:
    addi r1 r0 0
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 140
    add r27 r4 r3
    lwcZ f3 r27 0
    addi r3 r0 0
    sll r3 r3 2
    lw r5 r29 80
    add r27 r5 r3
    lwcZ f4 r27 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    sll r1 r1 2
    add r27 r4 r1
    swcZ f3 r27 0
    addi r1 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r4 r3
    lwcZ f3 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f4 r27 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    sll r1 r1 2
    add r27 r4 r1
    swcZ f3 r27 0
    addi r1 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r4 r3
    lwcZ f3 r27 0
    addi r3 r0 2
    sll r3 r3 2
    add r27 r5 r3
    lwcZ f4 r27 0
    fmul f0 f0 f4
    fadd f0 f3 f0
    sll r1 r1 2
    add r27 r4 r1
    swcZ f0 r27 0
beq_cont.136519:
    flui f0 0
    # 0.000000
    fclt f0 f2
    bc1f float_ble_else.136520
    addi r1 r0 1
    j float_ble_cont.136521
float_ble_else.136520:
    addi r1 r0 0
float_ble_cont.136521:
    addi r3 r0 0
    bne r1 r3 beq_else.136522
    j beq_cont.136523
beq_else.136522:
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 332
    fmul f0 f0 f2
    addi r1 r0 0
    addi r3 r0 0
    sll r3 r3 2
    lw r4 r29 140
    add r27 r4 r3
    lwcZ f3 r27 0
    fadd f3 f3 f0
    sll r1 r1 2
    add r27 r4 r1
    swcZ f3 r27 0
    addi r1 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r4 r3
    lwcZ f3 r27 0
    fadd f3 f3 f0
    sll r1 r1 2
    add r27 r4 r1
    swcZ f3 r27 0
    addi r1 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r4 r3
    lwcZ f3 r27 0
    fadd f0 f3 f0
    sll r1 r1 2
    add r27 r4 r1
    swcZ f0 r27 0
beq_cont.136523:
    j beq_cont.136515
beq_else.136514:
beq_cont.136515:
    addi r1 r0 0
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 120
    add r27 r3 r2
    lwcZ f0 r27 0
    sll r1 r1 2
    lw r2 r29 24
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 1
    addi r4 r0 1
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    sll r1 r1 2
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 2
    addi r4 r0 2
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    sll r1 r1 2
    add r27 r2 r1
    swcZ f0 r27 0
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    addi r2 r0 1
    sub r1 r1 r2
    addi r2 r0 0
    slt r28 r1 r2
    bne r0 r28 ble_else.136524
    sll r2 r1 2
    lw r4 r29 132
    add r27 r4 r2
    lw r2 r27 0
    lw r4 r2 40
    lw r5 r2 4
    addi r6 r0 0
    addi r7 r0 0
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f0 r27 0
    lw r7 r2 20
    addi r8 r0 0
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r6 r6 2
    add r27 r4 r6
    swcZ f0 r27 0
    addi r6 r0 1
    addi r7 r0 1
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f0 r27 0
    lw r7 r2 20
    addi r8 r0 1
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r6 r6 2
    add r27 r4 r6
    swcZ f0 r27 0
    addi r6 r0 2
    addi r7 r0 2
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f0 r27 0
    lw r7 r2 20
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r6 r6 2
    add r27 r4 r6
    swcZ f0 r27 0
    addi r6 r0 2
    bne r5 r6 beq_else.136526
    addi r5 r0 3
    lw r2 r2 16
    addi r6 r0 0
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    addi r6 r0 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f1 r27 0
    addi r6 r0 2
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f2 r27 0
    addi r6 r0 0
    sll r6 r6 2
    add r27 r2 r6
    lwcZ f3 r27 0
    fmul f0 f3 f0
    addi r6 r0 1
    sll r6 r6 2
    add r27 r2 r6
    lwcZ f3 r27 0
    fmul f1 f3 f1
    fadd f0 f0 f1
    addi r6 r0 2
    sll r6 r6 2
    add r27 r2 r6
    lwcZ f1 r27 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.136527
beq_else.136526:
    addi r6 r0 2
    slt r28 r6 r5
    bne r0 r28 ble_else.136528
    j ble_cont.136529
ble_else.136528:
    addi r6 r0 0
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f0 r27 0
    addi r6 r0 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f1 r27 0
    addi r6 r0 2
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f2 r27 0
    fmul f3 f0 f0
    lw r6 r2 16
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r6 r2 16
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r6 r2 16
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r2 12
    addi r7 r0 0
    bne r6 r7 beq_else.136530
    fmv f0 f3
    j beq_cont.136531
beq_else.136530:
    fmul f4 f1 f2
    lw r6 r2 36
    addi r7 r0 0
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f5 r27 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r6 r2 36
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r2 r2 36
    addi r6 r0 2
    sll r6 r6 2
    add r27 r2 r6
    lwcZ f1 r27 0
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.136531:
    addi r2 r0 3
    addi r6 r0 3
    bne r5 r6 beq_else.136532
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.136533
beq_else.136532:
beq_cont.136533:
    sll r2 r2 2
    add r27 r4 r2
    swcZ f0 r27 0
ble_cont.136529:
beq_cont.136527:
    addi r2 r0 1
    sub r2 r1 r2
    lw r25 r29 20
    mv r1 r3
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    j ble_cont.136525
ble_else.136524:
ble_cont.136525:
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 32
    add r27 r2 r1
    lw r1 r27 0
    addi r2 r0 1
    sub r1 r1 r2
    lwcZ f0 r29 320
    lwcZ f1 r29 332
    lw r2 r29 156
    lw r25 r29 0
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    flui f0 15820
    # 0.100000
    fori f0 f0 -13107
    lwcZ f1 r29 296
    fclt f0 f1
    bc1f float_ble_else.136534
    addi r1 r0 4
    lw r2 r29 304
    slt r28 r2 r1
    bne r0 r28 ble_else.136535
    j ble_cont.136536
ble_else.136535:
    addi r1 r0 1
    add r1 r2 r1
    addi r3 r0 -1
    sll r1 r1 2
    lw r4 r29 300
    add r27 r4 r1
    sw r3 r27 0
ble_cont.136536:
    addi r1 r0 2
    lw r3 r29 316
    bne r3 r1 beq_else.136537
    flui f0 16256
    # 1.000000
    lw r1 r29 328
    lw r1 r1 28
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f2 r27 0
    fsub f0 f0 f2
    fmul f0 f1 f0
    addi r1 r0 1
    add r1 r2 r1
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 168
    add r27 r3 r2
    lwcZ f1 r27 0
    lwcZ f2 r29 292
    fadd f1 f2 f1
    lw r2 r29 156
    lw r3 r29 84
    lw r25 r29 68
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.136537:
    jr r31
float_ble_else.136534:
    jr r31
beq_else.136385:
    jr r31
beq_else.136384:
    jr r31
float_ble_else.136381:
    jr r31
ble_else.135910:
    jr r31
trace_diffuse_ray.2963:
    lw r2 r25 108
    lw r3 r25 104
    lw r4 r25 100
    lw r5 r25 96
    lw r6 r25 92
    lw r7 r25 88
    lw r8 r25 84
    lw r9 r25 80
    lw r10 r25 76
    lw r11 r25 72
    lw r12 r25 68
    lw r13 r25 64
    lw r14 r25 60
    lw r15 r25 56
    lw r16 r25 52
    lw r17 r25 48
    lw r18 r25 44
    lw r19 r25 40
    lw r20 r25 36
    lw r21 r25 32
    lw r22 r25 28
    lw r23 r25 24
    lw r24 r25 20
    sw r6 r29 0
    lw r6 r25 16
    sw r6 r29 4
    lw r6 r25 12
    sw r14 r29 8
    lw r14 r25 8
    lw r25 r25 4
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r5 0
    sw r8 r29 12
    lw r8 r17 0
    sw r2 r29 16
    lw r2 r8 0
    sw r6 r29 20
    lw r6 r2 0
    swcZ f0 r29 24
    sw r15 r29 28
    sw r14 r29 32
    sw r21 r29 36
    sw r16 r29 40
    sw r25 r29 44
    sw r11 r29 48
    sw r20 r29 52
    sw r10 r29 56
    sw r17 r29 60
    sw r3 r29 64
    sw r23 r29 68
    sw r19 r29 72
    sw r22 r29 76
    sw r1 r29 80
    sw r18 r29 84
    sw r24 r29 88
    sw r5 r29 92
    addi r28 r0 -1
    bne r6 r28 beq_else.136544
    j beq_cont.136545
beq_else.136544:
    sw r4 r29 96
    sw r9 r29 100
    sw r12 r29 104
    sw r8 r29 108
    addi r28 r0 99
    bne r6 r28 beq_else.136546
    lw r6 r2 4
    addi r28 r0 -1
    bne r6 r28 beq_else.136548
    j beq_cont.136549
beq_else.136548:
    sll r6 r6 2
    add r27 r25 r6
    lw r6 r27 0
    addi r7 r0 0
    sw r2 r29 112
    mv r3 r1
    mv r2 r6
    mv r25 r13
    mv r1 r7
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r1 r0 2
    lw r2 r29 112
    lw r3 r29 80
    lw r25 r29 104
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.136549:
    j beq_cont.136547
beq_else.136546:
    sll r15 r6 2
    add r27 r18 r15
    lw r15 r27 0
    lw r14 r15 40
    lwcZ f1 r14 0
    lwcZ f2 r14 4
    lwcZ f3 r14 8
    lw r21 r1 4
    sll r6 r6 2
    add r27 r21 r6
    lw r6 r27 0
    lw r21 r15 4
    sw r13 r29 116
    sw r2 r29 112
    addi r28 r0 1
    bne r21 r28 beq_else.136550
    lw r7 r1 0
    lwcZ f4 r6 0
    fsub f4 f4 f1
    lwcZ f5 r6 4
    fmul f4 f4 f5
    lwcZ f5 r7 4
    fmul f5 f4 f5
    fadd f5 f5 f2
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.136552
    fneg f5 f5
    j float_ble_cont.136553
float_ble_else.136552:
float_ble_cont.136553:
    lw r14 r15 16
    lwcZ f6 r14 4
    fclt f5 f6
    bc1f float_ble_else.136554
    addi r14 r0 2
    sll r14 r14 2
    add r27 r7 r14
    lwcZ f5 r27 0
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.136556
    fneg f5 f5
    j float_ble_cont.136557
float_ble_else.136556:
float_ble_cont.136557:
    lw r14 r15 16
    addi r21 r0 2
    sll r21 r21 2
    add r27 r14 r21
    lwcZ f6 r27 0
    fclt f5 f6
    bc1f float_ble_else.136558
    addi r14 r0 1
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f5 r27 0
    fcz f5
    bc1f float_eq0.136560
    addi r14 r0 0
    j float_eq0_cont.136561
float_eq0.136560:
    addi r14 r0 1
float_eq0_cont.136561:
    j float_ble_cont.136559
float_ble_else.136558:
    addi r14 r0 0
float_ble_cont.136559:
    j float_ble_cont.136555
float_ble_else.136554:
    addi r14 r0 0
float_ble_cont.136555:
    addi r28 r0 0
    bne r14 r28 beq_else.136562
    lwcZ f4 r6 8
    fsub f4 f4 f2
    lwcZ f5 r6 12
    fmul f4 f4 f5
    lwcZ f5 r7 0
    fmul f5 f4 f5
    fadd f5 f5 f1
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.136564
    fneg f5 f5
    j float_ble_cont.136565
float_ble_else.136564:
float_ble_cont.136565:
    lw r14 r15 16
    lwcZ f6 r14 0
    fclt f5 f6
    bc1f float_ble_else.136566
    addi r14 r0 2
    sll r14 r14 2
    add r27 r7 r14
    lwcZ f5 r27 0
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.136568
    fneg f5 f5
    j float_ble_cont.136569
float_ble_else.136568:
float_ble_cont.136569:
    lw r14 r15 16
    addi r21 r0 2
    sll r21 r21 2
    add r27 r14 r21
    lwcZ f6 r27 0
    fclt f5 f6
    bc1f float_ble_else.136570
    addi r14 r0 3
    sll r14 r14 2
    add r27 r6 r14
    lwcZ f5 r27 0
    fcz f5
    bc1f float_eq0.136572
    addi r14 r0 0
    j float_eq0_cont.136573
float_eq0.136572:
    addi r14 r0 1
float_eq0_cont.136573:
    j float_ble_cont.136571
float_ble_else.136570:
    addi r14 r0 0
float_ble_cont.136571:
    j float_ble_cont.136567
float_ble_else.136566:
    addi r14 r0 0
float_ble_cont.136567:
    addi r28 r0 0
    bne r14 r28 beq_else.136574
    lwcZ f4 r6 16
    fsub f3 f4 f3
    lwcZ f4 r6 20
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f1 f4 f1
    flui f4 0
    # 0.000000
    fclt f1 f4
    bc1f float_ble_else.136576
    fneg f1 f1
    j float_ble_cont.136577
float_ble_else.136576:
float_ble_cont.136577:
    lw r14 r15 16
    lwcZ f4 r14 0
    fclt f1 f4
    bc1f float_ble_else.136578
    addi r14 r0 1
    sll r14 r14 2
    add r27 r7 r14
    lwcZ f1 r27 0
    fmul f1 f3 f1
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.136580
    fneg f1 f1
    j float_ble_cont.136581
float_ble_else.136580:
float_ble_cont.136581:
    lw r7 r15 16
    addi r14 r0 1
    sll r14 r14 2
    add r27 r7 r14
    lwcZ f2 r27 0
    fclt f1 f2
    bc1f float_ble_else.136582
    addi r7 r0 5
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f1 r27 0
    fcz f1
    bc1f float_eq0.136584
    addi r6 r0 0
    j float_eq0_cont.136585
float_eq0.136584:
    addi r6 r0 1
float_eq0_cont.136585:
    j float_ble_cont.136583
float_ble_else.136582:
    addi r6 r0 0
float_ble_cont.136583:
    j float_ble_cont.136579
float_ble_else.136578:
    addi r6 r0 0
float_ble_cont.136579:
    addi r28 r0 0
    bne r6 r28 beq_else.136586
    addi r1 r0 0
    j beq_cont.136587
beq_else.136586:
    swcZ f3 r11 0
    addi r1 r0 3
beq_cont.136587:
    j beq_cont.136575
beq_else.136574:
    swcZ f4 r11 0
    addi r1 r0 2
beq_cont.136575:
    j beq_cont.136563
beq_else.136562:
    swcZ f4 r11 0
    addi r1 r0 1
beq_cont.136563:
    j beq_cont.136551
beq_else.136550:
    addi r28 r0 2
    bne r21 r28 beq_else.136588
    lwcZ f1 r6 0
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.136590
    addi r7 r0 1
    j float_ble_cont.136591
float_ble_else.136590:
    addi r7 r0 0
float_ble_cont.136591:
    addi r28 r0 0
    bne r7 r28 beq_else.136592
    addi r1 r0 0
    j beq_cont.136593
beq_else.136592:
    lwcZ f1 r6 0
    lwcZ f2 r14 12
    fmul f1 f1 f2
    swcZ f1 r11 0
    addi r1 r0 1
beq_cont.136593:
    j beq_cont.136589
beq_else.136588:
    mv r3 r14
    mv r2 r6
    mv r1 r15
    mv r25 r7
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.136589:
beq_cont.136551:
    addi r28 r0 0
    bne r1 r28 beq_else.136594
    j beq_cont.136595
beq_else.136594:
    lw r1 r29 48
    lwcZ f0 r1 0
    lw r2 r29 92
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.136596
    addi r3 r0 1
    sll r3 r3 2
    lw r4 r29 112
    add r27 r4 r3
    lw r3 r27 0
    addi r5 r0 -1
    bne r3 r5 beq_else.136598
    j beq_cont.136599
beq_else.136598:
    sll r3 r3 2
    lw r5 r29 44
    add r27 r5 r3
    lw r3 r27 0
    addi r6 r0 0
    lw r7 r29 80
    lw r25 r29 116
    mv r2 r3
    mv r1 r6
    mv r3 r7
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r1 r0 2
    lw r2 r29 112
    lw r3 r29 80
    lw r25 r29 104
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.136599:
    j float_ble_cont.136597
float_ble_else.136596:
float_ble_cont.136597:
beq_cont.136595:
beq_cont.136547:
    lw r1 r29 108
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136600
    j beq_cont.136601
beq_else.136600:
    addi r28 r0 99
    bne r3 r28 beq_else.136602
    addi r3 r0 1
    lw r4 r29 80
    lw r25 r29 104
    mv r1 r3
    mv r3 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.136603
beq_else.136602:
    lw r4 r29 80
    lw r25 r29 100
    sw r2 r29 120
    mv r2 r4
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.136604
    j beq_cont.136605
beq_else.136604:
    lw r1 r29 48
    lwcZ f0 r1 0
    lw r2 r29 92
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.136606
    addi r3 r0 1
    lw r4 r29 120
    lw r5 r29 80
    lw r25 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j float_ble_cont.136607
float_ble_else.136606:
float_ble_cont.136607:
beq_cont.136605:
beq_cont.136603:
    addi r1 r0 2
    lw r2 r29 108
    lw r3 r29 80
    lw r25 r29 96
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.136601:
beq_cont.136545:
    lw r1 r29 92
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.136608
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.136610
    addi r1 r0 1
    j float_ble_cont.136611
float_ble_else.136610:
    addi r1 r0 0
float_ble_cont.136611:
    j float_ble_cont.136609
float_ble_else.136608:
    addi r1 r0 0
float_ble_cont.136609:
    addi r28 r0 0
    bne r1 r28 beq_else.136612
    jr r31
beq_else.136612:
    lw r1 r29 88
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 84
    add r27 r2 r1
    lw r1 r27 0
    lw r3 r29 80
    lw r3 r3 0
    lw r4 r1 4
    addi r28 r0 1
    bne r4 r28 beq_else.136614
    lw r4 r29 76
    lw r4 r4 0
    flui f0 0
    # 0.000000
    lw r5 r29 72
    swcZ f0 r5 0
    swcZ f0 r5 4
    swcZ f0 r5 8
    subi r6 r4 1
    subi r4 r4 1
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136616
    flui f0 0
    # 0.000000
    j float_eq0_cont.136617
float_eq0.136616:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.136618
    addi r3 r0 1
    j float_ble_cont.136619
float_ble_else.136618:
    addi r3 r0 0
float_ble_cont.136619:
    addi r28 r0 0
    bne r3 r28 beq_else.136620
    flui f0 -16512
    # -1.000000
    j beq_cont.136621
beq_else.136620:
    flui f0 16256
    # 1.000000
beq_cont.136621:
float_eq0_cont.136617:
    fneg f0 f0
    sll r3 r6 2
    add r27 r5 r3
    swcZ f0 r27 0
    j beq_cont.136615
beq_else.136614:
    addi r28 r0 2
    bne r4 r28 beq_else.136622
    lw r3 r1 16
    lwcZ f0 r3 0
    fneg f0 f0
    lw r3 r29 72
    swcZ f0 r3 0
    lw r4 r1 16
    lwcZ f0 r4 4
    fneg f0 f0
    swcZ f0 r3 4
    lw r4 r1 16
    lwcZ f0 r4 8
    fneg f0 f0
    swcZ f0 r3 8
    j beq_cont.136623
beq_else.136622:
    lw r3 r29 68
    lwcZ f0 r3 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r4 r1 20
    lwcZ f2 r4 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r4 r1 20
    lwcZ f3 r4 8
    fsub f2 f2 f3
    lw r4 r1 16
    lwcZ f3 r4 0
    fmul f3 f0 f3
    lw r4 r1 16
    lwcZ f4 r4 4
    fmul f4 f1 f4
    lw r4 r1 16
    lwcZ f5 r4 8
    fmul f5 f2 f5
    lw r4 r1 12
    addi r28 r0 0
    bne r4 r28 beq_else.136624
    lw r4 r29 72
    swcZ f3 r4 0
    swcZ f4 r4 4
    swcZ f5 r4 8
    j beq_cont.136625
beq_else.136624:
    lw r4 r1 36
    lwcZ f6 r4 8
    fmul f6 f1 f6
    lw r4 r1 36
    lwcZ f7 r4 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r4 r29 72
    swcZ f3 r4 0
    lw r5 r1 36
    lwcZ f3 r5 8
    fmul f3 f0 f3
    lw r5 r1 36
    lwcZ f6 r5 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r4 4
    lw r5 r1 36
    lwcZ f2 r5 4
    fmul f0 f0 f2
    lw r5 r1 36
    lwcZ f2 r5 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r4 8
beq_cont.136625:
    lw r5 r1 24
    lwcZ f0 r4 0
    fmul f0 f0 f0
    lwcZ f1 r4 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.136626
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.136628
    j float_eq0_cont.136629
float_eq0.136628:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.136629:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.136630
    j float_eq0_cont.136631
float_eq0.136630:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.136631:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.136632
    j float_eq0_cont.136633
float_eq0.136632:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.136633:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.136634
    j float_eq0_cont.136635
float_eq0.136634:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.136635:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.136636
    j float_eq0_cont.136637
float_eq0.136636:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.136637:
    fmul f0 f0 f1
    j float_ble_cont.136627
float_ble_else.136626:
    flui f0 0
    # 0.000000
float_ble_cont.136627:
    fcz f0
    bc1f float_eq0.136638
    flui f0 16256
    # 1.000000
    j float_eq0_cont.136639
float_eq0.136638:
    addi r28 r0 0
    bne r5 r28 beq_else.136640
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.136642
    j float_eq0_cont.136643
float_eq0.136642:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.136643:
    fmul f0 f1 f0
    j beq_cont.136641
beq_else.136640:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.136644
    j float_eq0_cont.136645
float_eq0.136644:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.136645:
    fmul f0 f1 f0
beq_cont.136641:
float_eq0_cont.136639:
    lwcZ f1 r4 0
    fmul f1 f1 f0
    swcZ f1 r4 0
    lwcZ f1 r4 4
    fmul f1 f1 f0
    swcZ f1 r4 4
    lwcZ f1 r4 8
    fmul f0 f1 f0
    swcZ f0 r4 8
beq_cont.136623:
beq_cont.136615:
    lw r3 r29 68
    lw r25 r29 64
    sw r1 r29 124
    mv r2 r3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 60
    lw r2 r1 0
    lw r1 r2 0
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136646
    addi r1 r0 0
    j beq_cont.136647
beq_else.136646:
    sw r1 r29 128
    sw r2 r29 132
    addi r28 r0 99
    bne r3 r28 beq_else.136648
    addi r1 r0 1
    j beq_cont.136649
beq_else.136648:
    lw r4 r29 52
    lw r5 r29 68
    lw r25 r29 56
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.136650
    addi r1 r0 0
    j beq_cont.136651
beq_else.136650:
    lw r1 r29 48
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136652
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 128
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.136654
    addi r1 r0 0
    j beq_cont.136655
beq_else.136654:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    sll r6 r5 2
    add r27 r2 r6
    lw r6 r27 0
    addi r7 r0 -1
    bne r6 r7 beq_else.136656
    addi r1 r0 0
    j beq_cont.136657
beq_else.136656:
    sll r5 r5 2
    add r27 r2 r5
    lw r5 r27 0
    lw r6 r29 52
    lw r7 r29 68
    lw r25 r29 56
    sw r2 r29 136
    sw r5 r29 140
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r2 r0 0
    sll r2 r2 2
    lw r3 r29 48
    add r27 r3 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    bne r1 r2 beq_else.136658
    addi r1 r0 0
    j beq_cont.136659
beq_else.136658:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136660
    addi r1 r0 1
    j float_ble_cont.136661
float_ble_else.136660:
    addi r1 r0 0
float_ble_cont.136661:
beq_cont.136659:
    addi r2 r0 0
    bne r1 r2 beq_else.136662
    lw r1 r29 140
    sll r1 r1 2
    lw r2 r29 84
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r4 r0 0
    bne r1 r4 beq_else.136664
    addi r1 r0 0
    j beq_cont.136665
beq_else.136664:
    addi r1 r0 1
    lw r4 r29 136
    lw r25 r29 40
    mv r2 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.136665:
    j beq_cont.136663
beq_else.136662:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    addi r1 r0 0
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lwcZ f1 r27 0
    fmul f1 f1 f0
    addi r1 r0 0
    sll r1 r1 2
    lw r4 r29 68
    add r27 r4 r1
    lwcZ f2 r27 0
    fadd f1 f1 f2
    addi r1 r0 1
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f2 r27 0
    fmul f2 f2 f0
    addi r1 r0 1
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f2 f2 f3
    addi r1 r0 2
    sll r1 r1 2
    add r27 r2 r1
    lwcZ f3 r27 0
    fmul f0 f3 f0
    addi r1 r0 2
    sll r1 r1 2
    add r27 r4 r1
    lwcZ f3 r27 0
    fadd f0 f0 f3
    addi r1 r0 0
    lw r5 r29 136
    lw r25 r29 32
    mv r2 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r2 r0 0
    bne r1 r2 beq_else.136666
    addi r1 r0 1
    lw r2 r29 136
    lw r25 r29 40
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.136667
beq_else.136666:
    addi r1 r0 1
beq_cont.136667:
beq_cont.136663:
beq_cont.136657:
    addi r2 r0 0
    bne r1 r2 beq_else.136668
    addi r1 r0 2
    sll r1 r1 2
    lw r2 r29 128
    add r27 r2 r1
    lw r1 r27 0
    addi r3 r0 -1
    bne r1 r3 beq_else.136670
    addi r1 r0 0
    j beq_cont.136671
beq_else.136670:
    sll r1 r1 2
    lw r3 r29 44
    add r27 r3 r1
    lw r1 r27 0
    addi r4 r0 0
    lw r25 r29 40
    mv r2 r1
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r2 r0 0
    bne r1 r2 beq_else.136672
    addi r1 r0 3
    lw r2 r29 128
    lw r25 r29 28
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.136673
beq_else.136672:
    addi r1 r0 1
beq_cont.136673:
beq_cont.136671:
    j beq_cont.136669
beq_else.136668:
    addi r1 r0 1
beq_cont.136669:
beq_cont.136655:
    addi r2 r0 0
    bne r1 r2 beq_else.136674
    addi r1 r0 0
    j beq_cont.136675
beq_else.136674:
    addi r1 r0 1
beq_cont.136675:
    j float_ble_cont.136653
float_ble_else.136652:
    addi r1 r0 0
float_ble_cont.136653:
beq_cont.136651:
beq_cont.136649:
    addi r28 r0 0
    bne r1 r28 beq_else.136676
    lw r2 r29 132
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136678
    addi r1 r0 0
    j beq_cont.136679
beq_else.136678:
    sw r1 r29 144
    addi r28 r0 99
    bne r3 r28 beq_else.136680
    addi r1 r0 1
    j beq_cont.136681
beq_else.136680:
    sll r4 r3 2
    lw r5 r29 84
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 68
    lwcZ f0 r5 0
    lw r6 r4 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r4 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r4 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r6 r29 20
    add r27 r6 r3
    lw r3 r27 0
    lw r6 r4 4
    addi r28 r0 1
    bne r6 r28 beq_else.136682
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r6 r29 16
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136684
    fneg f4 f4
    j float_ble_cont.136685
float_ble_else.136684:
float_ble_cont.136685:
    lw r7 r4 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.136686
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136688
    fneg f4 f4
    j float_ble_cont.136689
float_ble_else.136688:
float_ble_cont.136689:
    lw r7 r4 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136690
    addi r7 r0 1
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136692
    addi r7 r0 0
    j float_eq0_cont.136693
float_eq0.136692:
    addi r7 r0 1
float_eq0_cont.136693:
    j float_ble_cont.136691
float_ble_else.136690:
    addi r7 r0 0
float_ble_cont.136691:
    j float_ble_cont.136687
float_ble_else.136686:
    addi r7 r0 0
float_ble_cont.136687:
    addi r28 r0 0
    bne r7 r28 beq_else.136694
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136696
    fneg f4 f4
    j float_ble_cont.136697
float_ble_else.136696:
float_ble_cont.136697:
    lw r7 r4 16
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.136698
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136700
    fneg f4 f4
    j float_ble_cont.136701
float_ble_else.136700:
float_ble_cont.136701:
    lw r7 r4 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136702
    addi r7 r0 3
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136704
    addi r7 r0 0
    j float_eq0_cont.136705
float_eq0.136704:
    addi r7 r0 1
float_eq0_cont.136705:
    j float_ble_cont.136703
float_ble_else.136702:
    addi r7 r0 0
float_ble_cont.136703:
    j float_ble_cont.136699
float_ble_else.136698:
    addi r7 r0 0
float_ble_cont.136699:
    addi r28 r0 0
    bne r7 r28 beq_else.136706
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.136708
    fneg f0 f0
    j float_ble_cont.136709
float_ble_else.136708:
float_ble_cont.136709:
    lw r7 r4 16
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.136710
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136712
    fneg f0 f0
    j float_ble_cont.136713
float_ble_else.136712:
float_ble_cont.136713:
    lw r4 r4 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.136714
    addi r4 r0 5
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136716
    addi r3 r0 0
    j float_eq0_cont.136717
float_eq0.136716:
    addi r3 r0 1
float_eq0_cont.136717:
    j float_ble_cont.136715
float_ble_else.136714:
    addi r3 r0 0
float_ble_cont.136715:
    j float_ble_cont.136711
float_ble_else.136710:
    addi r3 r0 0
float_ble_cont.136711:
    addi r28 r0 0
    bne r3 r28 beq_else.136718
    addi r1 r0 0
    j beq_cont.136719
beq_else.136718:
    lw r3 r29 48
    swcZ f2 r3 0
    addi r1 r0 3
beq_cont.136719:
    j beq_cont.136707
beq_else.136706:
    lw r3 r29 48
    swcZ f3 r3 0
    addi r1 r0 2
beq_cont.136707:
    j beq_cont.136695
beq_else.136694:
    lw r3 r29 48
    swcZ f3 r3 0
    addi r1 r0 1
beq_cont.136695:
    j beq_cont.136683
beq_else.136682:
    addi r28 r0 2
    bne r6 r28 beq_else.136720
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.136722
    addi r4 r0 1
    j float_ble_cont.136723
float_ble_else.136722:
    addi r4 r0 0
float_ble_cont.136723:
    addi r28 r0 0
    bne r4 r28 beq_else.136724
    addi r1 r0 0
    j beq_cont.136725
beq_else.136724:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 48
    swcZ f0 r3 0
    addi r1 r0 1
beq_cont.136725:
    j beq_cont.136721
beq_else.136720:
    lw r25 r29 12
    mv r2 r3
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.136721:
beq_cont.136683:
    addi r28 r0 0
    bne r1 r28 beq_else.136726
    addi r1 r0 0
    j beq_cont.136727
beq_else.136726:
    lw r1 r29 48
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136728
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 144
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.136730
    addi r1 r0 0
    j beq_cont.136731
beq_else.136730:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 40
    mv r1 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r2 r0 0
    bne r1 r2 beq_else.136732
    addi r1 r0 2
    lw r2 r29 144
    lw r25 r29 28
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.136733
beq_else.136732:
    addi r1 r0 1
beq_cont.136733:
beq_cont.136731:
    addi r2 r0 0
    bne r1 r2 beq_else.136734
    addi r1 r0 0
    j beq_cont.136735
beq_else.136734:
    addi r1 r0 1
beq_cont.136735:
    j float_ble_cont.136729
float_ble_else.136728:
    addi r1 r0 0
float_ble_cont.136729:
beq_cont.136727:
beq_cont.136681:
    addi r28 r0 0
    bne r1 r28 beq_else.136736
    lw r2 r29 132
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136738
    addi r1 r0 0
    j beq_cont.136739
beq_else.136738:
    sw r1 r29 148
    addi r28 r0 99
    bne r3 r28 beq_else.136740
    addi r1 r0 1
    j beq_cont.136741
beq_else.136740:
    lw r4 r29 52
    lw r5 r29 68
    lw r25 r29 56
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.136742
    addi r1 r0 0
    j beq_cont.136743
beq_else.136742:
    lw r1 r29 48
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136744
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r2 r0 0
    bne r1 r2 beq_else.136746
    addi r1 r0 0
    j beq_cont.136747
beq_else.136746:
    addi r1 r0 1
beq_cont.136747:
    j float_ble_cont.136745
float_ble_else.136744:
    addi r1 r0 0
float_ble_cont.136745:
beq_cont.136743:
beq_cont.136741:
    addi r28 r0 0
    bne r1 r28 beq_else.136748
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.136749
beq_else.136748:
    addi r1 r0 1
    lw r2 r29 148
    lw r25 r29 28
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.136750
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.136751
beq_else.136750:
    addi r1 r0 1
beq_cont.136751:
beq_cont.136749:
beq_cont.136739:
    j beq_cont.136737
beq_else.136736:
    lw r1 r29 144
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.136752
    addi r1 r0 0
    j beq_cont.136753
beq_else.136752:
    sll r2 r2 2
    lw r3 r29 44
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 40
    mv r1 r3
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.136754
    addi r1 r0 2
    lw r2 r29 144
    lw r25 r29 28
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.136755
beq_else.136754:
    addi r1 r0 1
beq_cont.136755:
beq_cont.136753:
    addi r28 r0 0
    bne r1 r28 beq_else.136756
    lw r2 r29 132
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136758
    addi r1 r0 0
    j beq_cont.136759
beq_else.136758:
    sw r1 r29 152
    addi r28 r0 99
    bne r3 r28 beq_else.136760
    addi r1 r0 1
    j beq_cont.136761
beq_else.136760:
    lw r4 r29 52
    lw r5 r29 68
    lw r25 r29 56
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.136762
    addi r1 r0 0
    j beq_cont.136763
beq_else.136762:
    lw r1 r29 48
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136764
    addi r1 r0 1
    lw r2 r29 152
    lw r25 r29 28
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r2 r0 0
    bne r1 r2 beq_else.136766
    addi r1 r0 0
    j beq_cont.136767
beq_else.136766:
    addi r1 r0 1
beq_cont.136767:
    j float_ble_cont.136765
float_ble_else.136764:
    addi r1 r0 0
float_ble_cont.136765:
beq_cont.136763:
beq_cont.136761:
    addi r28 r0 0
    bne r1 r28 beq_else.136768
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.136769
beq_else.136768:
    addi r1 r0 1
    lw r2 r29 152
    lw r25 r29 28
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.136770
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.136771
beq_else.136770:
    addi r1 r0 1
beq_cont.136771:
beq_cont.136769:
beq_cont.136759:
    j beq_cont.136757
beq_else.136756:
    addi r1 r0 1
beq_cont.136757:
beq_cont.136737:
beq_cont.136679:
    j beq_cont.136677
beq_else.136676:
    lw r1 r29 128
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.136772
    addi r1 r0 0
    j beq_cont.136773
beq_else.136772:
    sll r2 r2 2
    lw r3 r29 44
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.136774
    addi r1 r0 0
    j beq_cont.136775
beq_else.136774:
    lw r4 r2 0
    lw r5 r29 52
    lw r6 r29 68
    lw r25 r29 56
    sw r2 r29 156
    sw r4 r29 160
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 48
    lwcZ f0 r2 0
    addi r28 r0 0
    bne r1 r28 beq_else.136776
    addi r1 r0 0
    j beq_cont.136777
beq_else.136776:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136778
    addi r1 r0 1
    j float_ble_cont.136779
float_ble_else.136778:
    addi r1 r0 0
float_ble_cont.136779:
beq_cont.136777:
    addi r28 r0 0
    bne r1 r28 beq_else.136780
    lw r1 r29 160
    sll r1 r1 2
    lw r3 r29 84
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    addi r28 r0 0
    bne r1 r28 beq_else.136782
    addi r1 r0 0
    j beq_cont.136783
beq_else.136782:
    addi r1 r0 1
    lw r4 r29 156
    lw r25 r29 40
    mv r2 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.136783:
    j beq_cont.136781
beq_else.136780:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 36
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 68
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    addi r4 r0 0
    lw r5 r29 156
    lw r25 r29 32
    mv r2 r5
    mv r1 r4
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.136784
    addi r1 r0 1
    lw r2 r29 156
    lw r25 r29 40
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.136785
beq_else.136784:
    addi r1 r0 1
beq_cont.136785:
beq_cont.136781:
beq_cont.136775:
    addi r28 r0 0
    bne r1 r28 beq_else.136786
    lw r1 r29 128
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.136788
    addi r1 r0 0
    j beq_cont.136789
beq_else.136788:
    sll r2 r2 2
    lw r3 r29 44
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 0
    lw r25 r29 40
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.136790
    addi r1 r0 3
    lw r2 r29 128
    lw r25 r29 28
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.136791
beq_else.136790:
    addi r1 r0 1
beq_cont.136791:
beq_cont.136789:
    j beq_cont.136787
beq_else.136786:
    addi r1 r0 1
beq_cont.136787:
beq_cont.136773:
    addi r28 r0 0
    bne r1 r28 beq_else.136792
    lw r2 r29 132
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136794
    addi r1 r0 0
    j beq_cont.136795
beq_else.136794:
    sw r1 r29 164
    addi r28 r0 99
    bne r3 r28 beq_else.136796
    addi r1 r0 1
    j beq_cont.136797
beq_else.136796:
    sll r4 r3 2
    lw r5 r29 84
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 68
    lwcZ f0 r5 0
    lw r6 r4 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r4 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r4 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r6 r29 20
    add r27 r6 r3
    lw r3 r27 0
    lw r6 r4 4
    addi r28 r0 1
    bne r6 r28 beq_else.136798
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r6 r29 16
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136800
    fneg f4 f4
    j float_ble_cont.136801
float_ble_else.136800:
float_ble_cont.136801:
    lw r7 r4 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.136802
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136804
    fneg f4 f4
    j float_ble_cont.136805
float_ble_else.136804:
float_ble_cont.136805:
    lw r7 r4 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136806
    addi r7 r0 1
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136808
    addi r7 r0 0
    j float_eq0_cont.136809
float_eq0.136808:
    addi r7 r0 1
float_eq0_cont.136809:
    j float_ble_cont.136807
float_ble_else.136806:
    addi r7 r0 0
float_ble_cont.136807:
    j float_ble_cont.136803
float_ble_else.136802:
    addi r7 r0 0
float_ble_cont.136803:
    addi r28 r0 0
    bne r7 r28 beq_else.136810
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136812
    fneg f4 f4
    j float_ble_cont.136813
float_ble_else.136812:
float_ble_cont.136813:
    lw r7 r4 16
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.136814
    addi r7 r0 2
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136816
    fneg f4 f4
    j float_ble_cont.136817
float_ble_else.136816:
float_ble_cont.136817:
    lw r7 r4 16
    addi r8 r0 2
    sll r8 r8 2
    add r27 r7 r8
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136818
    addi r7 r0 3
    sll r7 r7 2
    add r27 r3 r7
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136820
    addi r7 r0 0
    j float_eq0_cont.136821
float_eq0.136820:
    addi r7 r0 1
float_eq0_cont.136821:
    j float_ble_cont.136819
float_ble_else.136818:
    addi r7 r0 0
float_ble_cont.136819:
    j float_ble_cont.136815
float_ble_else.136814:
    addi r7 r0 0
float_ble_cont.136815:
    addi r28 r0 0
    bne r7 r28 beq_else.136822
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.136824
    fneg f0 f0
    j float_ble_cont.136825
float_ble_else.136824:
float_ble_cont.136825:
    lw r7 r4 16
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.136826
    addi r7 r0 1
    sll r7 r7 2
    add r27 r6 r7
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136828
    fneg f0 f0
    j float_ble_cont.136829
float_ble_else.136828:
float_ble_cont.136829:
    lw r4 r4 16
    addi r6 r0 1
    sll r6 r6 2
    add r27 r4 r6
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.136830
    addi r4 r0 5
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136832
    addi r3 r0 0
    j float_eq0_cont.136833
float_eq0.136832:
    addi r3 r0 1
float_eq0_cont.136833:
    j float_ble_cont.136831
float_ble_else.136830:
    addi r3 r0 0
float_ble_cont.136831:
    j float_ble_cont.136827
float_ble_else.136826:
    addi r3 r0 0
float_ble_cont.136827:
    addi r28 r0 0
    bne r3 r28 beq_else.136834
    addi r1 r0 0
    j beq_cont.136835
beq_else.136834:
    lw r3 r29 48
    swcZ f2 r3 0
    addi r1 r0 3
beq_cont.136835:
    j beq_cont.136823
beq_else.136822:
    lw r3 r29 48
    swcZ f3 r3 0
    addi r1 r0 2
beq_cont.136823:
    j beq_cont.136811
beq_else.136810:
    lw r3 r29 48
    swcZ f3 r3 0
    addi r1 r0 1
beq_cont.136811:
    j beq_cont.136799
beq_else.136798:
    addi r28 r0 2
    bne r6 r28 beq_else.136836
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.136838
    addi r4 r0 1
    j float_ble_cont.136839
float_ble_else.136838:
    addi r4 r0 0
float_ble_cont.136839:
    addi r28 r0 0
    bne r4 r28 beq_else.136840
    addi r1 r0 0
    j beq_cont.136841
beq_else.136840:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 48
    swcZ f0 r3 0
    addi r1 r0 1
beq_cont.136841:
    j beq_cont.136837
beq_else.136836:
    lw r25 r29 12
    mv r2 r3
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.136837:
beq_cont.136799:
    addi r28 r0 0
    bne r1 r28 beq_else.136842
    addi r1 r0 0
    j beq_cont.136843
beq_else.136842:
    lw r1 r29 48
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136844
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 164
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.136846
    addi r1 r0 0
    j beq_cont.136847
beq_else.136846:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 40
    mv r1 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    bne r1 r2 beq_else.136848
    addi r1 r0 2
    lw r2 r29 164
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.136849
beq_else.136848:
    addi r1 r0 1
beq_cont.136849:
beq_cont.136847:
    addi r2 r0 0
    bne r1 r2 beq_else.136850
    addi r1 r0 0
    j beq_cont.136851
beq_else.136850:
    addi r1 r0 1
beq_cont.136851:
    j float_ble_cont.136845
float_ble_else.136844:
    addi r1 r0 0
float_ble_cont.136845:
beq_cont.136843:
beq_cont.136797:
    addi r28 r0 0
    bne r1 r28 beq_else.136852
    lw r2 r29 132
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136854
    addi r1 r0 0
    j beq_cont.136855
beq_else.136854:
    sw r1 r29 168
    addi r28 r0 99
    bne r3 r28 beq_else.136856
    addi r1 r0 1
    j beq_cont.136857
beq_else.136856:
    lw r4 r29 52
    lw r5 r29 68
    lw r25 r29 56
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.136858
    addi r1 r0 0
    j beq_cont.136859
beq_else.136858:
    lw r1 r29 48
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136860
    addi r1 r0 1
    lw r2 r29 168
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r2 r0 0
    bne r1 r2 beq_else.136862
    addi r1 r0 0
    j beq_cont.136863
beq_else.136862:
    addi r1 r0 1
beq_cont.136863:
    j float_ble_cont.136861
float_ble_else.136860:
    addi r1 r0 0
float_ble_cont.136861:
beq_cont.136859:
beq_cont.136857:
    addi r28 r0 0
    bne r1 r28 beq_else.136864
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.136865
beq_else.136864:
    addi r1 r0 1
    lw r2 r29 168
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.136866
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.136867
beq_else.136866:
    addi r1 r0 1
beq_cont.136867:
beq_cont.136865:
beq_cont.136855:
    j beq_cont.136853
beq_else.136852:
    lw r1 r29 164
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.136868
    addi r1 r0 0
    j beq_cont.136869
beq_else.136868:
    sll r2 r2 2
    lw r3 r29 44
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 40
    mv r1 r3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.136870
    addi r1 r0 2
    lw r2 r29 164
    lw r25 r29 28
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.136871
beq_else.136870:
    addi r1 r0 1
beq_cont.136871:
beq_cont.136869:
    addi r28 r0 0
    bne r1 r28 beq_else.136872
    lw r2 r29 132
    lw r1 r2 8
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136874
    addi r1 r0 0
    j beq_cont.136875
beq_else.136874:
    sw r1 r29 172
    addi r28 r0 99
    bne r3 r28 beq_else.136876
    addi r1 r0 1
    j beq_cont.136877
beq_else.136876:
    lw r4 r29 52
    lw r5 r29 68
    lw r25 r29 56
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r28 r0 0
    bne r1 r28 beq_else.136878
    addi r1 r0 0
    j beq_cont.136879
beq_else.136878:
    lw r1 r29 48
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136880
    addi r1 r0 1
    lw r2 r29 172
    lw r25 r29 28
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r2 r0 0
    bne r1 r2 beq_else.136882
    addi r1 r0 0
    j beq_cont.136883
beq_else.136882:
    addi r1 r0 1
beq_cont.136883:
    j float_ble_cont.136881
float_ble_else.136880:
    addi r1 r0 0
float_ble_cont.136881:
beq_cont.136879:
beq_cont.136877:
    addi r28 r0 0
    bne r1 r28 beq_else.136884
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.136885
beq_else.136884:
    addi r1 r0 1
    lw r2 r29 172
    lw r25 r29 28
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r28 r0 0
    bne r1 r28 beq_else.136886
    addi r1 r0 3
    lw r2 r29 132
    lw r25 r29 8
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.136887
beq_else.136886:
    addi r1 r0 1
beq_cont.136887:
beq_cont.136885:
beq_cont.136875:
    j beq_cont.136873
beq_else.136872:
    addi r1 r0 1
beq_cont.136873:
beq_cont.136853:
beq_cont.136795:
    j beq_cont.136793
beq_else.136792:
    addi r1 r0 1
beq_cont.136793:
beq_cont.136677:
beq_cont.136647:
    addi r28 r0 0
    bne r1 r28 beq_else.136888
    lw r1 r29 72
    lwcZ f0 r1 0
    lw r2 r29 36
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.136889
    addi r1 r0 1
    j float_ble_cont.136890
float_ble_else.136889:
    addi r1 r0 0
float_ble_cont.136890:
    addi r28 r0 0
    bne r1 r28 beq_else.136891
    flui f0 0
    # 0.000000
    j beq_cont.136892
beq_else.136891:
beq_cont.136892:
    lwcZ f1 r29 24
    fmul f0 f1 f0
    lw r1 r29 124
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 4
    lwcZ f1 r1 0
    lw r2 r29 0
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    jr r31
beq_else.136888:
    jr r31
iter_trace_diffuse_rays.2966:
    lw r5 r25 112
    lw r6 r25 108
    lw r7 r25 104
    lw r8 r25 100
    lw r9 r25 96
    lw r10 r25 92
    lw r11 r25 88
    lw r12 r25 84
    lw r13 r25 80
    lw r14 r25 76
    lw r15 r25 72
    lw r16 r25 68
    lw r17 r25 64
    lw r18 r25 60
    lw r19 r25 56
    lw r20 r25 52
    lw r21 r25 48
    lw r22 r25 44
    lw r23 r25 40
    lw r24 r25 36
    sw r3 r29 0
    lw r3 r25 32
    sw r8 r29 4
    lw r8 r25 28
    sw r24 r29 8
    lw r24 r25 24
    sw r10 r29 12
    lw r10 r25 20
    sw r10 r29 16
    lw r10 r25 16
    sw r10 r29 20
    lw r10 r25 12
    sw r10 r29 24
    lw r10 r25 8
    sw r25 r29 28
    lw r25 r25 4
    slti r28 r4 0
    bne r0 r28 bge_else.136895
    sw r23 r29 32
    sll r23 r4 2
    add r27 r1 r23
    lw r23 r27 0
    lw r23 r23 0
    lwcZ f0 r23 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r23 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r23 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136896
    addi r23 r0 1
    j float_ble_cont.136897
float_ble_else.136896:
    addi r23 r0 0
float_ble_cont.136897:
    sw r16 r29 36
    sw r17 r29 40
    sw r14 r29 44
    sw r22 r29 48
    sw r13 r29 52
    sw r8 r29 56
    sw r6 r29 60
    sw r21 r29 64
    sw r3 r29 68
    sw r20 r29 72
    sw r24 r29 76
    sw r7 r29 80
    sw r19 r29 84
    sw r9 r29 88
    sw r2 r29 92
    sw r1 r29 96
    sw r4 r29 100
    addi r28 r0 0
    bne r23 r28 beq_else.136898
    sll r23 r4 2
    add r27 r1 r23
    lw r23 r27 0
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r9 0
    lw r2 r19 0
    lw r1 r2 0
    lw r4 r1 0
    swcZ f0 r29 104
    sw r18 r29 108
    sw r25 r29 112
    sw r11 r29 116
    sw r5 r29 120
    sw r10 r29 124
    sw r23 r29 128
    addi r28 r0 -1
    bne r4 r28 beq_else.136900
    j beq_cont.136901
beq_else.136900:
    sw r2 r29 132
    addi r28 r0 99
    bne r4 r28 beq_else.136902
    addi r4 r0 1
    mv r3 r23
    mv r2 r1
    mv r25 r15
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.136903
beq_else.136902:
    sw r1 r29 136
    sw r15 r29 140
    mv r2 r23
    mv r1 r4
    mv r25 r12
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r28 r0 0
    bne r1 r28 beq_else.136904
    j beq_cont.136905
beq_else.136904:
    lw r1 r29 44
    lwcZ f0 r1 0
    lw r2 r29 88
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.136906
    addi r3 r0 1
    lw r4 r29 136
    lw r5 r29 128
    lw r25 r29 140
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j float_ble_cont.136907
float_ble_else.136906:
float_ble_cont.136907:
beq_cont.136905:
beq_cont.136903:
    addi r1 r0 1
    lw r2 r29 132
    lw r3 r29 128
    lw r25 r29 80
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.136901:
    lw r1 r29 88
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.136908
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.136910
    addi r2 r0 1
    j float_ble_cont.136911
float_ble_else.136910:
    addi r2 r0 0
float_ble_cont.136911:
    j float_ble_cont.136909
float_ble_else.136908:
    addi r2 r0 0
float_ble_cont.136909:
    addi r28 r0 0
    bne r2 r28 beq_else.136912
    j beq_cont.136913
beq_else.136912:
    lw r2 r29 76
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 72
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r29 128
    lw r5 r5 0
    lw r6 r3 4
    sw r3 r29 144
    addi r28 r0 1
    bne r6 r28 beq_else.136914
    lw r6 r29 68
    lw r7 r6 0
    flui f0 0
    # 0.000000
    lw r8 r29 64
    swcZ f0 r8 0
    swcZ f0 r8 4
    swcZ f0 r8 8
    subi r9 r7 1
    subi r7 r7 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136916
    flui f0 0
    # 0.000000
    j float_eq0_cont.136917
float_eq0.136916:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.136918
    addi r5 r0 1
    j float_ble_cont.136919
float_ble_else.136918:
    addi r5 r0 0
float_ble_cont.136919:
    addi r28 r0 0
    bne r5 r28 beq_else.136920
    flui f0 -16512
    # -1.000000
    j beq_cont.136921
beq_else.136920:
    flui f0 16256
    # 1.000000
beq_cont.136921:
float_eq0_cont.136917:
    fneg f0 f0
    sll r5 r9 2
    add r27 r8 r5
    swcZ f0 r27 0
    j beq_cont.136915
beq_else.136914:
    addi r28 r0 2
    bne r6 r28 beq_else.136922
    lw r5 r3 16
    lwcZ f0 r5 0
    fneg f0 f0
    lw r5 r29 64
    swcZ f0 r5 0
    lw r6 r3 16
    lwcZ f0 r6 4
    fneg f0 f0
    swcZ f0 r5 4
    lw r6 r3 16
    lwcZ f0 r6 8
    fneg f0 f0
    swcZ f0 r5 8
    j beq_cont.136923
beq_else.136922:
    lw r5 r29 56
    lwcZ f0 r5 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r3 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r3 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r3 16
    lwcZ f3 r6 0
    fmul f3 f0 f3
    lw r6 r3 16
    lwcZ f4 r6 4
    fmul f4 f1 f4
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f5 f2 f5
    lw r6 r3 12
    addi r28 r0 0
    bne r6 r28 beq_else.136924
    lw r6 r29 64
    swcZ f3 r6 0
    swcZ f4 r6 4
    swcZ f5 r6 8
    j beq_cont.136925
beq_else.136924:
    lw r6 r3 36
    lwcZ f6 r6 8
    fmul f6 f1 f6
    lw r6 r3 36
    lwcZ f7 r6 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r6 r29 64
    swcZ f3 r6 0
    lw r7 r3 36
    lwcZ f3 r7 8
    fmul f3 f0 f3
    lw r7 r3 36
    lwcZ f6 r7 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r6 4
    lw r7 r3 36
    lwcZ f2 r7 4
    fmul f0 f0 f2
    lw r7 r3 36
    lwcZ f2 r7 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r6 8
beq_cont.136925:
    lw r7 r3 24
    mv r2 r7
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    jal vecunit_sgn.2648
    subi r29 r29 152
    lw r31 r29 148
beq_cont.136923:
beq_cont.136915:
    lw r1 r29 144
    lw r2 r29 56
    lw r25 r29 60
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 84
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.136926
    addi r1 r0 0
    j beq_cont.136927
beq_else.136926:
    sw r3 r29 148
    sw r2 r29 152
    addi r28 r0 99
    bne r4 r28 beq_else.136928
    addi r1 r0 1
    j beq_cont.136929
beq_else.136928:
    sll r5 r4 2
    lw r6 r29 72
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r29 56
    lwcZ f0 r7 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r5 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r5 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r8 r29 124
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.136930
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r8 r29 120
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136932
    fneg f4 f4
    j float_ble_cont.136933
float_ble_else.136932:
float_ble_cont.136933:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.136934
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136936
    fneg f4 f4
    j float_ble_cont.136937
float_ble_else.136936:
float_ble_cont.136937:
    lw r9 r5 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136938
    addi r9 r0 1
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136940
    addi r9 r0 0
    j float_eq0_cont.136941
float_eq0.136940:
    addi r9 r0 1
float_eq0_cont.136941:
    j float_ble_cont.136939
float_ble_else.136938:
    addi r9 r0 0
float_ble_cont.136939:
    j float_ble_cont.136935
float_ble_else.136934:
    addi r9 r0 0
float_ble_cont.136935:
    addi r28 r0 0
    bne r9 r28 beq_else.136942
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136944
    fneg f4 f4
    j float_ble_cont.136945
float_ble_else.136944:
float_ble_cont.136945:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.136946
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.136948
    fneg f4 f4
    j float_ble_cont.136949
float_ble_else.136948:
float_ble_cont.136949:
    lw r9 r5 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.136950
    addi r9 r0 3
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.136952
    addi r9 r0 0
    j float_eq0_cont.136953
float_eq0.136952:
    addi r9 r0 1
float_eq0_cont.136953:
    j float_ble_cont.136951
float_ble_else.136950:
    addi r9 r0 0
float_ble_cont.136951:
    j float_ble_cont.136947
float_ble_else.136946:
    addi r9 r0 0
float_ble_cont.136947:
    addi r28 r0 0
    bne r9 r28 beq_else.136954
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.136956
    fneg f0 f0
    j float_ble_cont.136957
float_ble_else.136956:
float_ble_cont.136957:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.136958
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.136960
    fneg f0 f0
    j float_ble_cont.136961
float_ble_else.136960:
float_ble_cont.136961:
    lw r5 r5 16
    addi r8 r0 1
    sll r8 r8 2
    add r27 r5 r8
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.136962
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.136964
    addi r4 r0 0
    j float_eq0_cont.136965
float_eq0.136964:
    addi r4 r0 1
float_eq0_cont.136965:
    j float_ble_cont.136963
float_ble_else.136962:
    addi r4 r0 0
float_ble_cont.136963:
    j float_ble_cont.136959
float_ble_else.136958:
    addi r4 r0 0
float_ble_cont.136959:
    addi r28 r0 0
    bne r4 r28 beq_else.136966
    addi r1 r0 0
    j beq_cont.136967
beq_else.136966:
    lw r4 r29 44
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.136967:
    j beq_cont.136955
beq_else.136954:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.136955:
    j beq_cont.136943
beq_else.136942:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.136943:
    j beq_cont.136931
beq_else.136930:
    addi r28 r0 2
    bne r8 r28 beq_else.136968
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.136970
    addi r5 r0 1
    j float_ble_cont.136971
float_ble_else.136970:
    addi r5 r0 0
float_ble_cont.136971:
    addi r28 r0 0
    bne r5 r28 beq_else.136972
    addi r1 r0 0
    j beq_cont.136973
beq_else.136972:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 44
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.136973:
    j beq_cont.136969
beq_else.136968:
    lw r25 r29 116
    mv r2 r4
    mv r1 r5
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.136969:
beq_cont.136931:
    addi r28 r0 0
    bne r1 r28 beq_else.136974
    addi r1 r0 0
    j beq_cont.136975
beq_else.136974:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136976
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 148
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.136978
    addi r1 r0 0
    j beq_cont.136979
beq_else.136978:
    sll r2 r2 2
    lw r4 r29 112
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 108
    mv r1 r5
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r2 r0 0
    bne r1 r2 beq_else.136980
    addi r1 r0 2
    lw r2 r29 148
    lw r25 r29 40
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.136981
beq_else.136980:
    addi r1 r0 1
beq_cont.136981:
beq_cont.136979:
    addi r2 r0 0
    bne r1 r2 beq_else.136982
    addi r1 r0 0
    j beq_cont.136983
beq_else.136982:
    addi r1 r0 1
beq_cont.136983:
    j float_ble_cont.136977
float_ble_else.136976:
    addi r1 r0 0
float_ble_cont.136977:
beq_cont.136975:
beq_cont.136929:
    addi r28 r0 0
    bne r1 r28 beq_else.136984
    lw r2 r29 152
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.136986
    addi r1 r0 0
    j beq_cont.136987
beq_else.136986:
    sw r1 r29 156
    addi r28 r0 99
    bne r3 r28 beq_else.136988
    addi r1 r0 1
    j beq_cont.136989
beq_else.136988:
    lw r4 r29 48
    lw r5 r29 56
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.136990
    addi r1 r0 0
    j beq_cont.136991
beq_else.136990:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.136992
    addi r2 r0 1
    lw r3 r29 156
    lw r25 r29 40
    mv r1 r2
    mv r2 r3
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 0
    bne r1 r2 beq_else.136994
    addi r1 r0 0
    j beq_cont.136995
beq_else.136994:
    addi r1 r0 1
beq_cont.136995:
    j float_ble_cont.136993
float_ble_else.136992:
    addi r1 r0 0
float_ble_cont.136993:
beq_cont.136991:
beq_cont.136989:
    addi r28 r0 0
    bne r1 r28 beq_else.136996
    addi r1 r0 2
    lw r2 r29 152
    lw r25 r29 36
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.136997
beq_else.136996:
    addi r1 r0 1
    lw r2 r29 156
    lw r25 r29 40
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.136998
    addi r1 r0 2
    lw r2 r29 152
    lw r25 r29 36
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.136999
beq_else.136998:
    addi r1 r0 1
beq_cont.136999:
beq_cont.136997:
beq_cont.136987:
    j beq_cont.136985
beq_else.136984:
    lw r1 r29 148
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.137000
    addi r1 r0 0
    j beq_cont.137001
beq_else.137000:
    sll r2 r2 2
    lw r3 r29 112
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 108
    mv r1 r3
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.137002
    addi r1 r0 2
    lw r2 r29 148
    lw r25 r29 40
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.137003
beq_else.137002:
    addi r1 r0 1
beq_cont.137003:
beq_cont.137001:
    addi r28 r0 0
    bne r1 r28 beq_else.137004
    lw r2 r29 152
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.137006
    addi r1 r0 0
    j beq_cont.137007
beq_else.137006:
    sw r1 r29 160
    addi r28 r0 99
    bne r3 r28 beq_else.137008
    addi r1 r0 1
    j beq_cont.137009
beq_else.137008:
    lw r4 r29 48
    lw r5 r29 56
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.137010
    addi r1 r0 0
    j beq_cont.137011
beq_else.137010:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137012
    addi r2 r0 1
    lw r3 r29 160
    lw r25 r29 40
    mv r1 r2
    mv r2 r3
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 0
    bne r1 r2 beq_else.137014
    addi r1 r0 0
    j beq_cont.137015
beq_else.137014:
    addi r1 r0 1
beq_cont.137015:
    j float_ble_cont.137013
float_ble_else.137012:
    addi r1 r0 0
float_ble_cont.137013:
beq_cont.137011:
beq_cont.137009:
    addi r28 r0 0
    bne r1 r28 beq_else.137016
    addi r1 r0 2
    lw r2 r29 152
    lw r25 r29 36
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.137017
beq_else.137016:
    addi r1 r0 1
    lw r2 r29 160
    lw r25 r29 40
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.137018
    addi r1 r0 2
    lw r2 r29 152
    lw r25 r29 36
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.137019
beq_else.137018:
    addi r1 r0 1
beq_cont.137019:
beq_cont.137017:
beq_cont.137007:
    j beq_cont.137005
beq_else.137004:
    addi r1 r0 1
beq_cont.137005:
beq_cont.136985:
beq_cont.136927:
    addi r28 r0 0
    bne r1 r28 beq_else.137020
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137022
    addi r3 r0 1
    j float_ble_cont.137023
float_ble_else.137022:
    addi r3 r0 0
float_ble_cont.137023:
    addi r28 r0 0
    bne r3 r28 beq_else.137024
    flui f0 0
    # 0.000000
    j beq_cont.137025
beq_else.137024:
beq_cont.137025:
    lwcZ f1 r29 104
    fmul f0 f1 f0
    lw r3 r29 144
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 24
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137021
beq_else.137020:
beq_cont.137021:
beq_cont.136913:
    j beq_cont.136899
beq_else.136898:
    addi r23 r4 1
    sll r23 r23 2
    add r27 r1 r23
    lw r23 r27 0
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r9 0
    lw r2 r19 0
    lw r1 r2 0
    lw r4 r1 0
    swcZ f0 r29 164
    sw r18 r29 108
    sw r25 r29 112
    sw r11 r29 116
    sw r5 r29 120
    sw r10 r29 124
    sw r23 r29 168
    addi r28 r0 -1
    bne r4 r28 beq_else.137026
    j beq_cont.137027
beq_else.137026:
    sw r2 r29 172
    addi r28 r0 99
    bne r4 r28 beq_else.137028
    addi r4 r0 1
    mv r3 r23
    mv r2 r1
    mv r25 r15
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.137029
beq_else.137028:
    sw r1 r29 176
    sw r15 r29 140
    mv r2 r23
    mv r1 r4
    mv r25 r12
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r28 r0 0
    bne r1 r28 beq_else.137030
    j beq_cont.137031
beq_else.137030:
    lw r1 r29 44
    lwcZ f0 r1 0
    lw r2 r29 88
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.137032
    addi r3 r0 1
    lw r4 r29 176
    lw r5 r29 168
    lw r25 r29 140
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j float_ble_cont.137033
float_ble_else.137032:
float_ble_cont.137033:
beq_cont.137031:
beq_cont.137029:
    addi r1 r0 1
    lw r2 r29 172
    lw r3 r29 168
    lw r25 r29 80
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.137027:
    lw r1 r29 88
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.137034
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.137036
    addi r2 r0 1
    j float_ble_cont.137037
float_ble_else.137036:
    addi r2 r0 0
float_ble_cont.137037:
    j float_ble_cont.137035
float_ble_else.137034:
    addi r2 r0 0
float_ble_cont.137035:
    addi r28 r0 0
    bne r2 r28 beq_else.137038
    j beq_cont.137039
beq_else.137038:
    lw r2 r29 76
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 72
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r29 168
    lw r5 r5 0
    lw r6 r3 4
    sw r3 r29 180
    addi r28 r0 1
    bne r6 r28 beq_else.137040
    lw r6 r29 68
    lw r7 r6 0
    flui f0 0
    # 0.000000
    lw r8 r29 64
    swcZ f0 r8 0
    swcZ f0 r8 4
    swcZ f0 r8 8
    subi r9 r7 1
    subi r7 r7 1
    sll r7 r7 2
    add r27 r5 r7
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.137042
    flui f0 0
    # 0.000000
    j float_eq0_cont.137043
float_eq0.137042:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137044
    addi r5 r0 1
    j float_ble_cont.137045
float_ble_else.137044:
    addi r5 r0 0
float_ble_cont.137045:
    addi r28 r0 0
    bne r5 r28 beq_else.137046
    flui f0 -16512
    # -1.000000
    j beq_cont.137047
beq_else.137046:
    flui f0 16256
    # 1.000000
beq_cont.137047:
float_eq0_cont.137043:
    fneg f0 f0
    sll r5 r9 2
    add r27 r8 r5
    swcZ f0 r27 0
    j beq_cont.137041
beq_else.137040:
    addi r28 r0 2
    bne r6 r28 beq_else.137048
    lw r5 r3 16
    lwcZ f0 r5 0
    fneg f0 f0
    lw r5 r29 64
    swcZ f0 r5 0
    lw r6 r3 16
    lwcZ f0 r6 4
    fneg f0 f0
    swcZ f0 r5 4
    lw r6 r3 16
    lwcZ f0 r6 8
    fneg f0 f0
    swcZ f0 r5 8
    j beq_cont.137049
beq_else.137048:
    lw r5 r29 56
    lwcZ f0 r5 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r3 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r3 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r3 16
    lwcZ f3 r6 0
    fmul f3 f0 f3
    lw r6 r3 16
    lwcZ f4 r6 4
    fmul f4 f1 f4
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f5 f2 f5
    lw r6 r3 12
    addi r28 r0 0
    bne r6 r28 beq_else.137050
    lw r6 r29 64
    swcZ f3 r6 0
    swcZ f4 r6 4
    swcZ f5 r6 8
    j beq_cont.137051
beq_else.137050:
    lw r6 r3 36
    lwcZ f6 r6 8
    fmul f6 f1 f6
    lw r6 r3 36
    lwcZ f7 r6 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r6 r29 64
    swcZ f3 r6 0
    lw r7 r3 36
    lwcZ f3 r7 8
    fmul f3 f0 f3
    lw r7 r3 36
    lwcZ f6 r7 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r6 4
    lw r7 r3 36
    lwcZ f2 r7 4
    fmul f0 f0 f2
    lw r7 r3 36
    lwcZ f2 r7 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r6 8
beq_cont.137051:
    lw r7 r3 24
    mv r2 r7
    mv r1 r6
    sw r31 r29 188
    addi r29 r29 192
    jal vecunit_sgn.2648
    subi r29 r29 192
    lw r31 r29 188
beq_cont.137049:
beq_cont.137041:
    lw r1 r29 180
    lw r2 r29 56
    lw r25 r29 60
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 84
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.137052
    addi r1 r0 0
    j beq_cont.137053
beq_else.137052:
    sw r3 r29 184
    sw r2 r29 188
    addi r28 r0 99
    bne r4 r28 beq_else.137054
    addi r1 r0 1
    j beq_cont.137055
beq_else.137054:
    sll r5 r4 2
    lw r6 r29 72
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r29 56
    lwcZ f0 r7 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r5 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r5 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r8 r29 124
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.137056
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r8 r29 120
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.137058
    fneg f4 f4
    j float_ble_cont.137059
float_ble_else.137058:
float_ble_cont.137059:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.137060
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.137062
    fneg f4 f4
    j float_ble_cont.137063
float_ble_else.137062:
float_ble_cont.137063:
    lw r9 r5 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.137064
    addi r9 r0 1
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.137066
    addi r9 r0 0
    j float_eq0_cont.137067
float_eq0.137066:
    addi r9 r0 1
float_eq0_cont.137067:
    j float_ble_cont.137065
float_ble_else.137064:
    addi r9 r0 0
float_ble_cont.137065:
    j float_ble_cont.137061
float_ble_else.137060:
    addi r9 r0 0
float_ble_cont.137061:
    addi r28 r0 0
    bne r9 r28 beq_else.137068
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.137070
    fneg f4 f4
    j float_ble_cont.137071
float_ble_else.137070:
float_ble_cont.137071:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.137072
    addi r9 r0 2
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f4 r27 0
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.137074
    fneg f4 f4
    j float_ble_cont.137075
float_ble_else.137074:
float_ble_cont.137075:
    lw r9 r5 16
    addi r10 r0 2
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f5 r27 0
    fclt f4 f5
    bc1f float_ble_else.137076
    addi r9 r0 3
    sll r9 r9 2
    add r27 r4 r9
    lwcZ f4 r27 0
    fcz f4
    bc1f float_eq0.137078
    addi r9 r0 0
    j float_eq0_cont.137079
float_eq0.137078:
    addi r9 r0 1
float_eq0_cont.137079:
    j float_ble_cont.137077
float_ble_else.137076:
    addi r9 r0 0
float_ble_cont.137077:
    j float_ble_cont.137073
float_ble_else.137072:
    addi r9 r0 0
float_ble_cont.137073:
    addi r28 r0 0
    bne r9 r28 beq_else.137080
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.137082
    fneg f0 f0
    j float_ble_cont.137083
float_ble_else.137082:
float_ble_cont.137083:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.137084
    addi r9 r0 1
    sll r9 r9 2
    add r27 r8 r9
    lwcZ f0 r27 0
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137086
    fneg f0 f0
    j float_ble_cont.137087
float_ble_else.137086:
float_ble_cont.137087:
    lw r5 r5 16
    addi r8 r0 1
    sll r8 r8 2
    add r27 r5 r8
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.137088
    addi r5 r0 5
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.137090
    addi r4 r0 0
    j float_eq0_cont.137091
float_eq0.137090:
    addi r4 r0 1
float_eq0_cont.137091:
    j float_ble_cont.137089
float_ble_else.137088:
    addi r4 r0 0
float_ble_cont.137089:
    j float_ble_cont.137085
float_ble_else.137084:
    addi r4 r0 0
float_ble_cont.137085:
    addi r28 r0 0
    bne r4 r28 beq_else.137092
    addi r1 r0 0
    j beq_cont.137093
beq_else.137092:
    lw r4 r29 44
    swcZ f2 r4 0
    addi r1 r0 3
beq_cont.137093:
    j beq_cont.137081
beq_else.137080:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 2
beq_cont.137081:
    j beq_cont.137069
beq_else.137068:
    lw r4 r29 44
    swcZ f3 r4 0
    addi r1 r0 1
beq_cont.137069:
    j beq_cont.137057
beq_else.137056:
    addi r28 r0 2
    bne r8 r28 beq_else.137094
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.137096
    addi r5 r0 1
    j float_ble_cont.137097
float_ble_else.137096:
    addi r5 r0 0
float_ble_cont.137097:
    addi r28 r0 0
    bne r5 r28 beq_else.137098
    addi r1 r0 0
    j beq_cont.137099
beq_else.137098:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 44
    swcZ f0 r4 0
    addi r1 r0 1
beq_cont.137099:
    j beq_cont.137095
beq_else.137094:
    lw r25 r29 116
    mv r2 r4
    mv r1 r5
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.137095:
beq_cont.137057:
    addi r28 r0 0
    bne r1 r28 beq_else.137100
    addi r1 r0 0
    j beq_cont.137101
beq_else.137100:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137102
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 184
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.137104
    addi r1 r0 0
    j beq_cont.137105
beq_else.137104:
    sll r2 r2 2
    lw r4 r29 112
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 108
    mv r1 r5
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 0
    bne r1 r2 beq_else.137106
    addi r1 r0 2
    lw r2 r29 184
    lw r25 r29 40
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.137107
beq_else.137106:
    addi r1 r0 1
beq_cont.137107:
beq_cont.137105:
    addi r2 r0 0
    bne r1 r2 beq_else.137108
    addi r1 r0 0
    j beq_cont.137109
beq_else.137108:
    addi r1 r0 1
beq_cont.137109:
    j float_ble_cont.137103
float_ble_else.137102:
    addi r1 r0 0
float_ble_cont.137103:
beq_cont.137101:
beq_cont.137055:
    addi r28 r0 0
    bne r1 r28 beq_else.137110
    lw r2 r29 188
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.137112
    addi r1 r0 0
    j beq_cont.137113
beq_else.137112:
    sw r1 r29 192
    addi r28 r0 99
    bne r3 r28 beq_else.137114
    addi r1 r0 1
    j beq_cont.137115
beq_else.137114:
    lw r4 r29 48
    lw r5 r29 56
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.137116
    addi r1 r0 0
    j beq_cont.137117
beq_else.137116:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137118
    addi r2 r0 1
    lw r3 r29 192
    lw r25 r29 40
    mv r1 r2
    mv r2 r3
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 0
    bne r1 r2 beq_else.137120
    addi r1 r0 0
    j beq_cont.137121
beq_else.137120:
    addi r1 r0 1
beq_cont.137121:
    j float_ble_cont.137119
float_ble_else.137118:
    addi r1 r0 0
float_ble_cont.137119:
beq_cont.137117:
beq_cont.137115:
    addi r28 r0 0
    bne r1 r28 beq_else.137122
    addi r1 r0 2
    lw r2 r29 188
    lw r25 r29 36
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.137123
beq_else.137122:
    addi r1 r0 1
    lw r2 r29 192
    lw r25 r29 40
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.137124
    addi r1 r0 2
    lw r2 r29 188
    lw r25 r29 36
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.137125
beq_else.137124:
    addi r1 r0 1
beq_cont.137125:
beq_cont.137123:
beq_cont.137113:
    j beq_cont.137111
beq_else.137110:
    lw r1 r29 184
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.137126
    addi r1 r0 0
    j beq_cont.137127
beq_else.137126:
    sll r2 r2 2
    lw r3 r29 112
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 108
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.137128
    addi r1 r0 2
    lw r2 r29 184
    lw r25 r29 40
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.137129
beq_else.137128:
    addi r1 r0 1
beq_cont.137129:
beq_cont.137127:
    addi r28 r0 0
    bne r1 r28 beq_else.137130
    lw r2 r29 188
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.137132
    addi r1 r0 0
    j beq_cont.137133
beq_else.137132:
    sw r1 r29 196
    addi r28 r0 99
    bne r3 r28 beq_else.137134
    addi r1 r0 1
    j beq_cont.137135
beq_else.137134:
    lw r4 r29 48
    lw r5 r29 56
    lw r25 r29 52
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r28 r0 0
    bne r1 r28 beq_else.137136
    addi r1 r0 0
    j beq_cont.137137
beq_else.137136:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137138
    addi r2 r0 1
    lw r3 r29 196
    lw r25 r29 40
    mv r1 r2
    mv r2 r3
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r2 r0 0
    bne r1 r2 beq_else.137140
    addi r1 r0 0
    j beq_cont.137141
beq_else.137140:
    addi r1 r0 1
beq_cont.137141:
    j float_ble_cont.137139
float_ble_else.137138:
    addi r1 r0 0
float_ble_cont.137139:
beq_cont.137137:
beq_cont.137135:
    addi r28 r0 0
    bne r1 r28 beq_else.137142
    addi r1 r0 2
    lw r2 r29 188
    lw r25 r29 36
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.137143
beq_else.137142:
    addi r1 r0 1
    lw r2 r29 196
    lw r25 r29 40
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r28 r0 0
    bne r1 r28 beq_else.137144
    addi r1 r0 2
    lw r2 r29 188
    lw r25 r29 36
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j beq_cont.137145
beq_else.137144:
    addi r1 r0 1
beq_cont.137145:
beq_cont.137143:
beq_cont.137133:
    j beq_cont.137131
beq_else.137130:
    addi r1 r0 1
beq_cont.137131:
beq_cont.137111:
beq_cont.137053:
    addi r28 r0 0
    bne r1 r28 beq_else.137146
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137148
    addi r3 r0 1
    j float_ble_cont.137149
float_ble_else.137148:
    addi r3 r0 0
float_ble_cont.137149:
    addi r28 r0 0
    bne r3 r28 beq_else.137150
    flui f0 0
    # 0.000000
    j beq_cont.137151
beq_else.137150:
beq_cont.137151:
    lwcZ f1 r29 164
    fmul f0 f1 f0
    lw r3 r29 180
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 24
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137147
beq_else.137146:
beq_cont.137147:
beq_cont.137039:
beq_cont.136899:
    lw r1 r29 100
    subi r1 r1 2
    slti r28 r1 0
    bne r0 r28 bge_else.137152
    sll r2 r1 2
    lw r3 r29 96
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r4 r29 92
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137153
    addi r2 r0 1
    j float_ble_cont.137154
float_ble_else.137153:
    addi r2 r0 0
float_ble_cont.137154:
    sw r1 r29 200
    addi r28 r0 0
    bne r2 r28 beq_else.137155
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r5 r29 88
    swcZ f1 r5 0
    addi r6 r0 0
    lw r7 r29 84
    lw r8 r7 0
    lw r25 r29 80
    swcZ f0 r29 204
    sw r2 r29 208
    mv r3 r2
    mv r1 r6
    mv r2 r8
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    lw r1 r29 88
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.137157
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.137159
    addi r1 r0 1
    j float_ble_cont.137160
float_ble_else.137159:
    addi r1 r0 0
float_ble_cont.137160:
    j float_ble_cont.137158
float_ble_else.137157:
    addi r1 r0 0
float_ble_cont.137158:
    addi r28 r0 0
    bne r1 r28 beq_else.137161
    j beq_cont.137162
beq_else.137161:
    lw r1 r29 76
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 208
    lw r4 r4 0
    lw r5 r2 4
    sw r2 r29 212
    addi r28 r0 1
    bne r5 r28 beq_else.137163
    lw r5 r29 68
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 64
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    subi r7 r5 1
    subi r5 r5 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.137165
    flui f0 0
    # 0.000000
    j float_eq0_cont.137166
float_eq0.137165:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137167
    addi r4 r0 1
    j float_ble_cont.137168
float_ble_else.137167:
    addi r4 r0 0
float_ble_cont.137168:
    addi r28 r0 0
    bne r4 r28 beq_else.137169
    flui f0 -16512
    # -1.000000
    j beq_cont.137170
beq_else.137169:
    flui f0 16256
    # 1.000000
beq_cont.137170:
float_eq0_cont.137166:
    fneg f0 f0
    sll r4 r7 2
    add r27 r6 r4
    swcZ f0 r27 0
    j beq_cont.137164
beq_else.137163:
    addi r28 r0 2
    bne r5 r28 beq_else.137171
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 64
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.137172
beq_else.137171:
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
beq_cont.137172:
beq_cont.137164:
    lw r1 r29 212
    lw r2 r29 56
    lw r25 r29 60
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    lw r1 r29 84
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.137173
    addi r1 r0 0
    j beq_cont.137174
beq_else.137173:
    sw r3 r29 216
    sw r2 r29 220
    addi r28 r0 99
    bne r4 r28 beq_else.137175
    addi r1 r0 1
    j beq_cont.137176
beq_else.137175:
    lw r5 r29 48
    lw r6 r29 56
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.137177
    addi r1 r0 0
    j beq_cont.137178
beq_else.137177:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137179
    addi r1 r0 1
    lw r2 r29 216
    lw r25 r29 40
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r2 r0 0
    bne r1 r2 beq_else.137181
    addi r1 r0 0
    j beq_cont.137182
beq_else.137181:
    addi r1 r0 1
beq_cont.137182:
    j float_ble_cont.137180
float_ble_else.137179:
    addi r1 r0 0
float_ble_cont.137180:
beq_cont.137178:
beq_cont.137176:
    addi r28 r0 0
    bne r1 r28 beq_else.137183
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 36
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.137184
beq_else.137183:
    addi r1 r0 1
    lw r2 r29 216
    lw r25 r29 40
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.137185
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 36
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.137186
beq_else.137185:
    addi r1 r0 1
beq_cont.137186:
beq_cont.137184:
beq_cont.137174:
    addi r28 r0 0
    bne r1 r28 beq_else.137187
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137189
    addi r3 r0 1
    j float_ble_cont.137190
float_ble_else.137189:
    addi r3 r0 0
float_ble_cont.137190:
    addi r28 r0 0
    bne r3 r28 beq_else.137191
    flui f0 0
    # 0.000000
    j beq_cont.137192
beq_else.137191:
beq_cont.137192:
    lwcZ f1 r29 204
    fmul f0 f1 f0
    lw r3 r29 212
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 24
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137188
beq_else.137187:
beq_cont.137188:
beq_cont.137162:
    j beq_cont.137156
beq_else.137155:
    addi r2 r1 1
    sll r2 r2 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r5 r29 88
    swcZ f1 r5 0
    addi r6 r0 0
    lw r7 r29 84
    lw r8 r7 0
    lw r25 r29 80
    swcZ f0 r29 224
    sw r2 r29 228
    mv r3 r2
    mv r1 r6
    mv r2 r8
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    lw r1 r29 88
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.137193
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.137195
    addi r1 r0 1
    j float_ble_cont.137196
float_ble_else.137195:
    addi r1 r0 0
float_ble_cont.137196:
    j float_ble_cont.137194
float_ble_else.137193:
    addi r1 r0 0
float_ble_cont.137194:
    addi r28 r0 0
    bne r1 r28 beq_else.137197
    j beq_cont.137198
beq_else.137197:
    lw r1 r29 76
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 228
    lw r4 r4 0
    lw r5 r2 4
    sw r2 r29 232
    addi r28 r0 1
    bne r5 r28 beq_else.137199
    lw r5 r29 68
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 64
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    subi r7 r5 1
    subi r5 r5 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.137201
    flui f0 0
    # 0.000000
    j float_eq0_cont.137202
float_eq0.137201:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137203
    addi r4 r0 1
    j float_ble_cont.137204
float_ble_else.137203:
    addi r4 r0 0
float_ble_cont.137204:
    addi r28 r0 0
    bne r4 r28 beq_else.137205
    flui f0 -16512
    # -1.000000
    j beq_cont.137206
beq_else.137205:
    flui f0 16256
    # 1.000000
beq_cont.137206:
float_eq0_cont.137202:
    fneg f0 f0
    sll r4 r7 2
    add r27 r6 r4
    swcZ f0 r27 0
    j beq_cont.137200
beq_else.137199:
    addi r28 r0 2
    bne r5 r28 beq_else.137207
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 64
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.137208
beq_else.137207:
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
beq_cont.137208:
beq_cont.137200:
    lw r1 r29 232
    lw r2 r29 56
    lw r25 r29 60
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    lw r1 r29 84
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.137209
    addi r1 r0 0
    j beq_cont.137210
beq_else.137209:
    sw r3 r29 236
    sw r2 r29 240
    addi r28 r0 99
    bne r4 r28 beq_else.137211
    addi r1 r0 1
    j beq_cont.137212
beq_else.137211:
    lw r5 r29 48
    lw r6 r29 56
    lw r25 r29 52
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    addi r28 r0 0
    bne r1 r28 beq_else.137213
    addi r1 r0 0
    j beq_cont.137214
beq_else.137213:
    lw r1 r29 44
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137215
    addi r1 r0 1
    lw r2 r29 236
    lw r25 r29 40
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    addi r2 r0 0
    bne r1 r2 beq_else.137217
    addi r1 r0 0
    j beq_cont.137218
beq_else.137217:
    addi r1 r0 1
beq_cont.137218:
    j float_ble_cont.137216
float_ble_else.137215:
    addi r1 r0 0
float_ble_cont.137216:
beq_cont.137214:
beq_cont.137212:
    addi r28 r0 0
    bne r1 r28 beq_else.137219
    addi r1 r0 1
    lw r2 r29 240
    lw r25 r29 36
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.137220
beq_else.137219:
    addi r1 r0 1
    lw r2 r29 236
    lw r25 r29 40
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    addi r28 r0 0
    bne r1 r28 beq_else.137221
    addi r1 r0 1
    lw r2 r29 240
    lw r25 r29 36
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.137222
beq_else.137221:
    addi r1 r0 1
beq_cont.137222:
beq_cont.137220:
beq_cont.137210:
    addi r28 r0 0
    bne r1 r28 beq_else.137223
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137225
    addi r3 r0 1
    j float_ble_cont.137226
float_ble_else.137225:
    addi r3 r0 0
float_ble_cont.137226:
    addi r28 r0 0
    bne r3 r28 beq_else.137227
    flui f0 0
    # 0.000000
    j beq_cont.137228
beq_else.137227:
beq_cont.137228:
    lwcZ f1 r29 224
    fmul f0 f1 f0
    lw r3 r29 232
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 24
    lwcZ f1 r3 0
    lw r4 r29 12
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137224
beq_else.137223:
beq_cont.137224:
beq_cont.137198:
beq_cont.137156:
    lw r1 r29 200
    subi r1 r1 2
    slti r28 r1 0
    bne r0 r28 bge_else.137229
    sll r2 r1 2
    lw r3 r29 96
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r4 r29 92
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137230
    addi r2 r0 1
    j float_ble_cont.137231
float_ble_else.137230:
    addi r2 r0 0
float_ble_cont.137231:
    sw r1 r29 244
    addi r28 r0 0
    bne r2 r28 beq_else.137232
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 8
    swcZ f0 r29 248
    sw r2 r29 252
    mv r1 r2
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.137234
    j beq_cont.137235
beq_else.137234:
    lw r1 r29 76
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 72
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 252
    lw r2 r2 0
    lw r25 r29 20
    sw r1 r29 256
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    lw r1 r29 256
    lw r2 r29 56
    lw r25 r29 60
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r1 r0 0
    lw r2 r29 84
    lw r2 r2 0
    lw r25 r29 36
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.137236
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137238
    addi r1 r0 1
    j float_ble_cont.137239
float_ble_else.137238:
    addi r1 r0 0
float_ble_cont.137239:
    addi r28 r0 0
    bne r1 r28 beq_else.137240
    flui f0 0
    # 0.000000
    j beq_cont.137241
beq_else.137240:
beq_cont.137241:
    lwcZ f1 r29 248
    fmul f0 f1 f0
    lw r1 r29 256
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    lw r2 r29 12
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137237
beq_else.137236:
beq_cont.137237:
beq_cont.137235:
    j beq_cont.137233
beq_else.137232:
    addi r2 r1 1
    sll r2 r2 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 8
    swcZ f0 r29 260
    sw r2 r29 264
    mv r1 r2
    sw r31 r29 268
    addi r29 r29 272
    lw r26 r25 0
    jalr r26
    subi r29 r29 272
    lw r31 r29 268
    addi r28 r0 0
    bne r1 r28 beq_else.137242
    j beq_cont.137243
beq_else.137242:
    lw r1 r29 76
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 72
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 264
    lw r2 r2 0
    lw r25 r29 20
    sw r1 r29 268
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    lw r1 r29 268
    lw r2 r29 56
    lw r25 r29 60
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    addi r1 r0 0
    lw r2 r29 84
    lw r2 r2 0
    lw r25 r29 36
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    addi r28 r0 0
    bne r1 r28 beq_else.137244
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 32
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137246
    addi r1 r0 1
    j float_ble_cont.137247
float_ble_else.137246:
    addi r1 r0 0
float_ble_cont.137247:
    addi r28 r0 0
    bne r1 r28 beq_else.137248
    flui f0 0
    # 0.000000
    j beq_cont.137249
beq_else.137248:
beq_cont.137249:
    lwcZ f1 r29 260
    fmul f0 f1 f0
    lw r1 r29 268
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    lw r2 r29 12
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137245
beq_else.137244:
beq_cont.137245:
beq_cont.137243:
beq_cont.137233:
    lw r1 r29 244
    subi r1 r1 2
    slti r28 r1 0
    bne r0 r28 bge_else.137250
    sll r2 r1 2
    lw r3 r29 96
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r4 r29 92
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137251
    addi r2 r0 1
    j float_ble_cont.137252
float_ble_else.137251:
    addi r2 r0 0
float_ble_cont.137252:
    sw r1 r29 272
    addi r28 r0 0
    bne r2 r28 beq_else.137253
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.137254
beq_else.137253:
    addi r2 r1 1
    sll r2 r2 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
beq_cont.137254:
    lw r1 r29 272
    subi r4 r1 2
    lw r1 r29 96
    lw r2 r29 92
    lw r3 r29 0
    lw r25 r29 28
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137250:
    jr r31
bge_else.137229:
    jr r31
bge_else.137152:
    jr r31
bge_else.136895:
    jr r31
trace_diffuse_rays.2971:
    lw r4 r25 100
    lw r5 r25 96
    lw r6 r25 92
    lw r7 r25 88
    lw r8 r25 84
    lw r9 r25 80
    lw r10 r25 76
    lw r11 r25 72
    lw r12 r25 68
    lw r13 r25 64
    lw r14 r25 60
    lw r15 r25 56
    lw r16 r25 52
    lw r17 r25 48
    lw r18 r25 44
    lw r19 r25 40
    lw r20 r25 36
    lw r21 r25 32
    lw r22 r25 28
    lw r23 r25 24
    lw r24 r25 20
    sw r22 r29 0
    lw r22 r25 16
    sw r6 r29 4
    lw r6 r25 12
    sw r21 r29 8
    lw r21 r25 8
    lw r25 r25 4
    lwcZ f0 r3 0
    swcZ f0 r9 0
    lwcZ f0 r3 4
    swcZ f0 r9 4
    lwcZ f0 r3 8
    swcZ f0 r9 8
    lw r9 r18 0
    subi r9 r9 1
    sw r3 r29 12
    sw r21 r29 16
    sw r8 r29 20
    sw r25 r29 24
    sw r20 r29 28
    sw r12 r29 32
    sw r13 r29 36
    sw r11 r29 40
    sw r19 r29 44
    sw r10 r29 48
    sw r24 r29 52
    sw r4 r29 56
    sw r6 r29 60
    sw r17 r29 64
    sw r23 r29 68
    sw r16 r29 72
    sw r22 r29 76
    sw r5 r29 80
    sw r15 r29 84
    sw r7 r29 88
    sw r2 r29 92
    sw r1 r29 96
    slti r28 r9 0
    bne r0 r28 bge_else.137259
    sll r18 r9 2
    add r27 r16 r18
    lw r18 r27 0
    lw r21 r18 40
    lw r8 r18 4
    lwcZ f0 r3 0
    lw r25 r18 20
    lwcZ f1 r25 0
    fsub f0 f0 f1
    swcZ f0 r21 0
    lwcZ f0 r3 4
    lw r25 r18 20
    lwcZ f1 r25 4
    fsub f0 f0 f1
    swcZ f0 r21 4
    lwcZ f0 r3 8
    lw r25 r18 20
    lwcZ f1 r25 8
    fsub f0 f0 f1
    swcZ f0 r21 8
    addi r28 r0 2
    bne r8 r28 beq_else.137261
    lw r8 r18 16
    lwcZ f0 r21 0
    lwcZ f1 r21 4
    lwcZ f2 r21 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r21 12
    j beq_cont.137262
beq_else.137261:
    addi r28 r0 2
    slt r28 r28 r8
    bne r0 r28 ble_else.137263
    j ble_cont.137264
ble_else.137263:
    lwcZ f0 r21 0
    lwcZ f1 r21 4
    lwcZ f2 r21 8
    fmul f3 f0 f0
    lw r25 r18 16
    lwcZ f4 r25 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r25 r18 16
    lwcZ f5 r25 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r25 r18 16
    lwcZ f5 r25 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r25 r18 12
    addi r28 r0 0
    bne r25 r28 beq_else.137265
    fmv f0 f3
    j beq_cont.137266
beq_else.137265:
    fmul f4 f1 f2
    lw r25 r18 36
    lwcZ f5 r25 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r25 r18 36
    lwcZ f4 r25 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r18 r18 36
    lwcZ f1 r18 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137266:
    addi r28 r0 3
    bne r8 r28 beq_else.137267
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137268
beq_else.137267:
beq_cont.137268:
    swcZ f0 r21 12
ble_cont.137264:
beq_cont.137262:
    subi r8 r9 1
    slti r28 r8 0
    bne r0 r28 bge_else.137269
    sll r9 r8 2
    add r27 r16 r9
    lw r9 r27 0
    lw r18 r9 40
    lw r21 r9 4
    lwcZ f0 r3 0
    lw r25 r9 20
    lwcZ f1 r25 0
    fsub f0 f0 f1
    swcZ f0 r18 0
    lwcZ f0 r3 4
    lw r25 r9 20
    lwcZ f1 r25 4
    fsub f0 f0 f1
    swcZ f0 r18 4
    lwcZ f0 r3 8
    lw r25 r9 20
    lwcZ f1 r25 8
    fsub f0 f0 f1
    swcZ f0 r18 8
    addi r28 r0 2
    bne r21 r28 beq_else.137271
    lw r9 r9 16
    lwcZ f0 r18 0
    lwcZ f1 r18 4
    lwcZ f2 r18 8
    lwcZ f3 r9 0
    fmul f0 f3 f0
    lwcZ f3 r9 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r9 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r18 12
    j beq_cont.137272
beq_else.137271:
    addi r28 r0 2
    slt r28 r28 r21
    bne r0 r28 ble_else.137273
    j ble_cont.137274
ble_else.137273:
    lwcZ f0 r18 0
    lwcZ f1 r18 4
    lwcZ f2 r18 8
    fmul f3 f0 f0
    lw r25 r9 16
    lwcZ f4 r25 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r25 r9 16
    lwcZ f5 r25 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r25 r9 16
    lwcZ f5 r25 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r25 r9 12
    addi r28 r0 0
    bne r25 r28 beq_else.137275
    fmv f0 f3
    j beq_cont.137276
beq_else.137275:
    fmul f4 f1 f2
    lw r25 r9 36
    lwcZ f5 r25 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r25 r9 36
    lwcZ f4 r25 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r9 r9 36
    lwcZ f1 r9 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137276:
    addi r28 r0 3
    bne r21 r28 beq_else.137277
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137278
beq_else.137277:
beq_cont.137278:
    swcZ f0 r18 12
ble_cont.137274:
beq_cont.137272:
    subi r8 r8 1
    mv r2 r8
    mv r1 r3
    mv r25 r14
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j bge_cont.137270
bge_else.137269:
bge_cont.137270:
    j bge_cont.137260
bge_else.137259:
bge_cont.137260:
    lw r1 r29 96
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 92
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137279
    addi r2 r0 1
    j float_ble_cont.137280
float_ble_else.137279:
    addi r2 r0 0
float_ble_cont.137280:
    addi r28 r0 0
    bne r2 r28 beq_else.137281
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r4 r29 88
    swcZ f1 r4 0
    addi r5 r0 0
    lw r6 r29 84
    lw r7 r6 0
    lw r25 r29 80
    swcZ f0 r29 100
    sw r2 r29 104
    mv r3 r2
    mv r1 r5
    mv r2 r7
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 88
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.137283
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.137285
    addi r1 r0 1
    j float_ble_cont.137286
float_ble_else.137285:
    addi r1 r0 0
float_ble_cont.137286:
    j float_ble_cont.137284
float_ble_else.137283:
    addi r1 r0 0
float_ble_cont.137284:
    addi r28 r0 0
    bne r1 r28 beq_else.137287
    j beq_cont.137288
beq_else.137287:
    lw r1 r29 76
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 104
    lw r4 r4 0
    lw r5 r2 4
    sw r2 r29 108
    addi r28 r0 1
    bne r5 r28 beq_else.137289
    lw r5 r29 68
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 64
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    subi r7 r5 1
    subi r5 r5 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.137291
    flui f0 0
    # 0.000000
    j float_eq0_cont.137292
float_eq0.137291:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137293
    addi r4 r0 1
    j float_ble_cont.137294
float_ble_else.137293:
    addi r4 r0 0
float_ble_cont.137294:
    addi r28 r0 0
    bne r4 r28 beq_else.137295
    flui f0 -16512
    # -1.000000
    j beq_cont.137296
beq_else.137295:
    flui f0 16256
    # 1.000000
beq_cont.137296:
float_eq0_cont.137292:
    fneg f0 f0
    sll r4 r7 2
    add r27 r6 r4
    swcZ f0 r27 0
    j beq_cont.137290
beq_else.137289:
    addi r28 r0 2
    bne r5 r28 beq_else.137297
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 64
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.137298
beq_else.137297:
    lw r25 r29 60
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.137298:
beq_cont.137290:
    lw r1 r29 108
    lw r2 r29 52
    lw r25 r29 56
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 84
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.137299
    addi r1 r0 0
    j beq_cont.137300
beq_else.137299:
    sw r3 r29 112
    sw r2 r29 116
    addi r28 r0 99
    bne r4 r28 beq_else.137301
    addi r1 r0 1
    j beq_cont.137302
beq_else.137301:
    lw r5 r29 44
    lw r6 r29 52
    lw r25 r29 48
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.137303
    addi r1 r0 0
    j beq_cont.137304
beq_else.137303:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137305
    addi r1 r0 1
    lw r2 r29 112
    lw r25 r29 36
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 0
    bne r1 r2 beq_else.137307
    addi r1 r0 0
    j beq_cont.137308
beq_else.137307:
    addi r1 r0 1
beq_cont.137308:
    j float_ble_cont.137306
float_ble_else.137305:
    addi r1 r0 0
float_ble_cont.137306:
beq_cont.137304:
beq_cont.137302:
    addi r28 r0 0
    bne r1 r28 beq_else.137309
    addi r1 r0 1
    lw r2 r29 116
    lw r25 r29 32
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.137310
beq_else.137309:
    addi r1 r0 1
    lw r2 r29 112
    lw r25 r29 36
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.137311
    addi r1 r0 1
    lw r2 r29 116
    lw r25 r29 32
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.137312
beq_else.137311:
    addi r1 r0 1
beq_cont.137312:
beq_cont.137310:
beq_cont.137300:
    addi r28 r0 0
    bne r1 r28 beq_else.137313
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 28
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137315
    addi r3 r0 1
    j float_ble_cont.137316
float_ble_else.137315:
    addi r3 r0 0
float_ble_cont.137316:
    addi r28 r0 0
    bne r3 r28 beq_else.137317
    flui f0 0
    # 0.000000
    j beq_cont.137318
beq_else.137317:
beq_cont.137318:
    lwcZ f1 r29 100
    fmul f0 f1 f0
    lw r3 r29 108
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 24
    lwcZ f1 r3 0
    lw r4 r29 20
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137314
beq_else.137313:
beq_cont.137314:
beq_cont.137288:
    j beq_cont.137282
beq_else.137281:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    lw r4 r29 88
    swcZ f1 r4 0
    addi r5 r0 0
    lw r6 r29 84
    lw r7 r6 0
    lw r25 r29 80
    swcZ f0 r29 120
    sw r2 r29 124
    mv r3 r2
    mv r1 r5
    mv r2 r7
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 88
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.137319
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.137321
    addi r1 r0 1
    j float_ble_cont.137322
float_ble_else.137321:
    addi r1 r0 0
float_ble_cont.137322:
    j float_ble_cont.137320
float_ble_else.137319:
    addi r1 r0 0
float_ble_cont.137320:
    addi r28 r0 0
    bne r1 r28 beq_else.137323
    j beq_cont.137324
beq_else.137323:
    lw r1 r29 76
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 124
    lw r4 r4 0
    lw r5 r2 4
    sw r2 r29 128
    addi r28 r0 1
    bne r5 r28 beq_else.137325
    lw r5 r29 68
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 64
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    subi r7 r5 1
    subi r5 r5 1
    sll r5 r5 2
    add r27 r4 r5
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.137327
    flui f0 0
    # 0.000000
    j float_eq0_cont.137328
float_eq0.137327:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137329
    addi r4 r0 1
    j float_ble_cont.137330
float_ble_else.137329:
    addi r4 r0 0
float_ble_cont.137330:
    addi r28 r0 0
    bne r4 r28 beq_else.137331
    flui f0 -16512
    # -1.000000
    j beq_cont.137332
beq_else.137331:
    flui f0 16256
    # 1.000000
beq_cont.137332:
float_eq0_cont.137328:
    fneg f0 f0
    sll r4 r7 2
    add r27 r6 r4
    swcZ f0 r27 0
    j beq_cont.137326
beq_else.137325:
    addi r28 r0 2
    bne r5 r28 beq_else.137333
    lw r4 r2 16
    lwcZ f0 r4 0
    fneg f0 f0
    lw r4 r29 64
    swcZ f0 r4 0
    lw r5 r2 16
    lwcZ f0 r5 4
    fneg f0 f0
    swcZ f0 r4 4
    lw r5 r2 16
    lwcZ f0 r5 8
    fneg f0 f0
    swcZ f0 r4 8
    j beq_cont.137334
beq_else.137333:
    lw r25 r29 60
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.137334:
beq_cont.137326:
    lw r1 r29 128
    lw r2 r29 52
    lw r25 r29 56
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 84
    lw r2 r1 0
    lw r3 r2 0
    lw r4 r3 0
    addi r28 r0 -1
    bne r4 r28 beq_else.137335
    addi r1 r0 0
    j beq_cont.137336
beq_else.137335:
    sw r3 r29 132
    sw r2 r29 136
    addi r28 r0 99
    bne r4 r28 beq_else.137337
    addi r1 r0 1
    j beq_cont.137338
beq_else.137337:
    lw r5 r29 44
    lw r6 r29 52
    lw r25 r29 48
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.137339
    addi r1 r0 0
    j beq_cont.137340
beq_else.137339:
    lw r1 r29 40
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137341
    addi r1 r0 1
    lw r2 r29 132
    lw r25 r29 36
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 0
    bne r1 r2 beq_else.137343
    addi r1 r0 0
    j beq_cont.137344
beq_else.137343:
    addi r1 r0 1
beq_cont.137344:
    j float_ble_cont.137342
float_ble_else.137341:
    addi r1 r0 0
float_ble_cont.137342:
beq_cont.137340:
beq_cont.137338:
    addi r28 r0 0
    bne r1 r28 beq_else.137345
    addi r1 r0 1
    lw r2 r29 136
    lw r25 r29 32
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.137346
beq_else.137345:
    addi r1 r0 1
    lw r2 r29 132
    lw r25 r29 36
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.137347
    addi r1 r0 1
    lw r2 r29 136
    lw r25 r29 32
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.137348
beq_else.137347:
    addi r1 r0 1
beq_cont.137348:
beq_cont.137346:
beq_cont.137336:
    addi r28 r0 0
    bne r1 r28 beq_else.137349
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 28
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137351
    addi r3 r0 1
    j float_ble_cont.137352
float_ble_else.137351:
    addi r3 r0 0
float_ble_cont.137352:
    addi r28 r0 0
    bne r3 r28 beq_else.137353
    flui f0 0
    # 0.000000
    j beq_cont.137354
beq_else.137353:
beq_cont.137354:
    lwcZ f1 r29 120
    fmul f0 f1 f0
    lw r3 r29 128
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 24
    lwcZ f1 r3 0
    lw r4 r29 20
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137350
beq_else.137349:
beq_cont.137350:
beq_cont.137324:
beq_cont.137282:
    lw r1 r29 96
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 92
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137355
    addi r2 r0 1
    j float_ble_cont.137356
float_ble_else.137355:
    addi r2 r0 0
float_ble_cont.137356:
    addi r28 r0 0
    bne r2 r28 beq_else.137357
    lw r2 r1 464
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 8
    swcZ f0 r29 140
    sw r2 r29 144
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    addi r28 r0 0
    bne r1 r28 beq_else.137359
    j beq_cont.137360
beq_else.137359:
    lw r1 r29 76
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 72
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 144
    lw r2 r2 0
    lw r25 r29 16
    sw r1 r29 148
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r1 r29 148
    lw r2 r29 52
    lw r25 r29 56
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r1 r0 0
    lw r2 r29 84
    lw r2 r2 0
    lw r25 r29 32
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.137361
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 28
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137363
    addi r1 r0 1
    j float_ble_cont.137364
float_ble_else.137363:
    addi r1 r0 0
float_ble_cont.137364:
    addi r28 r0 0
    bne r1 r28 beq_else.137365
    flui f0 0
    # 0.000000
    j beq_cont.137366
beq_else.137365:
beq_cont.137366:
    lwcZ f1 r29 140
    fmul f0 f1 f0
    lw r1 r29 148
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    lw r2 r29 20
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137362
beq_else.137361:
beq_cont.137362:
beq_cont.137360:
    j beq_cont.137358
beq_else.137357:
    lw r2 r1 468
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 8
    swcZ f0 r29 152
    sw r2 r29 156
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.137367
    j beq_cont.137368
beq_else.137367:
    lw r1 r29 76
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 72
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 156
    lw r2 r2 0
    lw r25 r29 16
    sw r1 r29 160
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 160
    lw r2 r29 52
    lw r25 r29 56
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r1 r0 0
    lw r2 r29 84
    lw r2 r2 0
    lw r25 r29 32
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.137369
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 28
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137371
    addi r1 r0 1
    j float_ble_cont.137372
float_ble_else.137371:
    addi r1 r0 0
float_ble_cont.137372:
    addi r28 r0 0
    bne r1 r28 beq_else.137373
    flui f0 0
    # 0.000000
    j beq_cont.137374
beq_else.137373:
beq_cont.137374:
    lwcZ f1 r29 152
    fmul f0 f1 f0
    lw r1 r29 160
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 24
    lwcZ f1 r1 0
    lw r2 r29 20
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137370
beq_else.137369:
beq_cont.137370:
beq_cont.137368:
beq_cont.137358:
    lw r1 r29 96
    lw r2 r1 456
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 92
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137375
    addi r2 r0 1
    j float_ble_cont.137376
float_ble_else.137375:
    addi r2 r0 0
float_ble_cont.137376:
    addi r28 r0 0
    bne r2 r28 beq_else.137377
    lw r2 r1 456
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.137378
beq_else.137377:
    lw r2 r1 460
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.137378:
    addi r4 r0 112
    lw r1 r29 96
    lw r2 r29 92
    lw r3 r29 12
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_diffuse_ray_80percent.2975:
    lw r4 r25 72
    lw r5 r25 68
    lw r6 r25 64
    lw r7 r25 60
    lw r8 r25 56
    lw r9 r25 52
    lw r10 r25 48
    lw r11 r25 44
    lw r12 r25 40
    lw r13 r25 36
    lw r14 r25 32
    lw r15 r25 28
    lw r16 r25 24
    lw r17 r25 20
    lw r18 r25 16
    lw r19 r25 12
    lw r20 r25 8
    lw r21 r25 4
    sw r16 r29 0
    sw r5 r29 4
    sw r6 r29 8
    sw r21 r29 12
    sw r14 r29 16
    sw r12 r29 20
    sw r8 r29 24
    sw r10 r29 28
    sw r17 r29 32
    sw r4 r29 36
    sw r19 r29 40
    sw r18 r29 44
    sw r15 r29 48
    sw r2 r29 52
    sw r9 r29 56
    sw r11 r29 60
    sw r13 r29 64
    sw r7 r29 68
    sw r3 r29 72
    sw r20 r29 76
    sw r1 r29 80
    addi r28 r0 0
    bne r1 r28 beq_else.137379
    j beq_cont.137380
beq_else.137379:
    lw r22 r20 0
    lwcZ f0 r3 0
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r23 r13 0
    subi r23 r23 1
    sw r22 r29 84
    slti r28 r23 0
    bne r0 r28 bge_else.137381
    sll r24 r23 2
    add r27 r11 r24
    lw r24 r27 0
    lw r25 r24 40
    lw r13 r24 4
    lwcZ f0 r3 0
    lw r7 r24 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r25 0
    lwcZ f0 r3 4
    lw r7 r24 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r25 4
    lwcZ f0 r3 8
    lw r7 r24 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r25 8
    addi r28 r0 2
    bne r13 r28 beq_else.137383
    lw r7 r24 16
    lwcZ f0 r25 0
    lwcZ f1 r25 4
    lwcZ f2 r25 8
    lwcZ f3 r7 0
    fmul f0 f3 f0
    lwcZ f3 r7 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r25 12
    j beq_cont.137384
beq_else.137383:
    addi r28 r0 2
    slt r28 r28 r13
    bne r0 r28 ble_else.137385
    j ble_cont.137386
ble_else.137385:
    lwcZ f0 r25 0
    lwcZ f1 r25 4
    lwcZ f2 r25 8
    fmul f3 f0 f0
    lw r7 r24 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r24 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r24 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r24 12
    addi r28 r0 0
    bne r7 r28 beq_else.137387
    fmv f0 f3
    j beq_cont.137388
beq_else.137387:
    fmul f4 f1 f2
    lw r7 r24 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r24 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r7 r24 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137388:
    addi r28 r0 3
    bne r13 r28 beq_else.137389
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137390
beq_else.137389:
beq_cont.137390:
    swcZ f0 r25 12
ble_cont.137386:
beq_cont.137384:
    subi r7 r23 1
    mv r2 r7
    mv r1 r3
    mv r25 r9
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j bge_cont.137382
bge_else.137381:
bge_cont.137382:
    lw r1 r29 84
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137391
    addi r2 r0 1
    j float_ble_cont.137392
float_ble_else.137391:
    addi r2 r0 0
float_ble_cont.137392:
    addi r28 r0 0
    bne r2 r28 beq_else.137393
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 88
    sw r2 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r28 r0 0
    bne r1 r28 beq_else.137395
    j beq_cont.137396
beq_else.137395:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 92
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 96
    mv r1 r2
    mv r2 r4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 96
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    addi r28 r0 0
    bne r1 r28 beq_else.137397
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137399
    addi r3 r0 1
    j float_ble_cont.137400
float_ble_else.137399:
    addi r3 r0 0
float_ble_cont.137400:
    addi r28 r0 0
    bne r3 r28 beq_else.137401
    flui f0 0
    # 0.000000
    j beq_cont.137402
beq_else.137401:
beq_cont.137402:
    lwcZ f1 r29 88
    fmul f0 f1 f0
    lw r3 r29 96
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137398
beq_else.137397:
beq_cont.137398:
beq_cont.137396:
    j beq_cont.137394
beq_else.137393:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 100
    sw r2 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r28 r0 0
    bne r1 r28 beq_else.137403
    j beq_cont.137404
beq_else.137403:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 104
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 108
    mv r1 r2
    mv r2 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 108
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r28 r0 0
    bne r1 r28 beq_else.137405
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137407
    addi r3 r0 1
    j float_ble_cont.137408
float_ble_else.137407:
    addi r3 r0 0
float_ble_cont.137408:
    addi r28 r0 0
    bne r3 r28 beq_else.137409
    flui f0 0
    # 0.000000
    j beq_cont.137410
beq_else.137409:
beq_cont.137410:
    lwcZ f1 r29 100
    fmul f0 f1 f0
    lw r3 r29 108
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137406
beq_else.137405:
beq_cont.137406:
beq_cont.137404:
beq_cont.137394:
    lw r1 r29 84
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137411
    addi r2 r0 1
    j float_ble_cont.137412
float_ble_else.137411:
    addi r2 r0 0
float_ble_cont.137412:
    addi r28 r0 0
    bne r2 r28 beq_else.137413
    lw r2 r1 464
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.137414
beq_else.137413:
    lw r2 r1 468
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.137414:
    addi r4 r0 114
    lw r1 r29 84
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.137380:
    lw r1 r29 80
    addi r28 r0 1
    bne r1 r28 beq_else.137415
    j beq_cont.137416
beq_else.137415:
    lw r2 r29 76
    lw r3 r2 4
    lw r4 r29 72
    lwcZ f0 r4 0
    lw r5 r29 68
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 64
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 112
    slti r28 r7 0
    bne r0 r28 bge_else.137417
    sll r8 r7 2
    lw r9 r29 60
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.137419
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.137420
beq_else.137419:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.137421
    j ble_cont.137422
ble_else.137421:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    addi r28 r0 0
    bne r12 r28 beq_else.137423
    fmv f0 f3
    j beq_cont.137424
beq_else.137423:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137424:
    addi r28 r0 3
    bne r11 r28 beq_else.137425
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137426
beq_else.137425:
beq_cont.137426:
    swcZ f0 r10 12
ble_cont.137422:
beq_cont.137420:
    subi r7 r7 1
    lw r25 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j bge_cont.137418
bge_else.137417:
bge_cont.137418:
    lw r1 r29 112
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137427
    addi r2 r0 1
    j float_ble_cont.137428
float_ble_else.137427:
    addi r2 r0 0
float_ble_cont.137428:
    addi r28 r0 0
    bne r2 r28 beq_else.137429
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 116
    sw r2 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.137431
    j beq_cont.137432
beq_else.137431:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 120
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 124
    mv r1 r2
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 124
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r28 r0 0
    bne r1 r28 beq_else.137433
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137435
    addi r3 r0 1
    j float_ble_cont.137436
float_ble_else.137435:
    addi r3 r0 0
float_ble_cont.137436:
    addi r28 r0 0
    bne r3 r28 beq_else.137437
    flui f0 0
    # 0.000000
    j beq_cont.137438
beq_else.137437:
beq_cont.137438:
    lwcZ f1 r29 116
    fmul f0 f1 f0
    lw r3 r29 124
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137434
beq_else.137433:
beq_cont.137434:
beq_cont.137432:
    j beq_cont.137430
beq_else.137429:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 128
    sw r2 r29 132
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.137439
    j beq_cont.137440
beq_else.137439:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 132
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 136
    mv r1 r2
    mv r2 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    addi r28 r0 0
    bne r1 r28 beq_else.137441
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137443
    addi r3 r0 1
    j float_ble_cont.137444
float_ble_else.137443:
    addi r3 r0 0
float_ble_cont.137444:
    addi r28 r0 0
    bne r3 r28 beq_else.137445
    flui f0 0
    # 0.000000
    j beq_cont.137446
beq_else.137445:
beq_cont.137446:
    lwcZ f1 r29 128
    fmul f0 f1 f0
    lw r3 r29 136
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137442
beq_else.137441:
beq_cont.137442:
beq_cont.137440:
beq_cont.137430:
    lw r1 r29 112
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137447
    addi r2 r0 1
    j float_ble_cont.137448
float_ble_else.137447:
    addi r2 r0 0
float_ble_cont.137448:
    addi r28 r0 0
    bne r2 r28 beq_else.137449
    lw r2 r1 464
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.137450
beq_else.137449:
    lw r2 r1 468
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.137450:
    addi r4 r0 114
    lw r1 r29 112
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.137416:
    lw r1 r29 80
    addi r28 r0 2
    bne r1 r28 beq_else.137451
    j beq_cont.137452
beq_else.137451:
    lw r2 r29 76
    lw r3 r2 8
    lw r4 r29 72
    lwcZ f0 r4 0
    lw r5 r29 68
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 64
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 140
    slti r28 r7 0
    bne r0 r28 bge_else.137453
    sll r8 r7 2
    lw r9 r29 60
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.137455
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.137456
beq_else.137455:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.137457
    j ble_cont.137458
ble_else.137457:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    addi r28 r0 0
    bne r12 r28 beq_else.137459
    fmv f0 f3
    j beq_cont.137460
beq_else.137459:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137460:
    addi r28 r0 3
    bne r11 r28 beq_else.137461
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137462
beq_else.137461:
beq_cont.137462:
    swcZ f0 r10 12
ble_cont.137458:
beq_cont.137456:
    subi r7 r7 1
    lw r25 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j bge_cont.137454
bge_else.137453:
bge_cont.137454:
    lw r1 r29 140
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137463
    addi r2 r0 1
    j float_ble_cont.137464
float_ble_else.137463:
    addi r2 r0 0
float_ble_cont.137464:
    addi r28 r0 0
    bne r2 r28 beq_else.137465
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 144
    sw r2 r29 148
    mv r1 r2
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.137467
    j beq_cont.137468
beq_else.137467:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 148
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r1 r29 152
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r28 r0 0
    bne r1 r28 beq_else.137469
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137471
    addi r3 r0 1
    j float_ble_cont.137472
float_ble_else.137471:
    addi r3 r0 0
float_ble_cont.137472:
    addi r28 r0 0
    bne r3 r28 beq_else.137473
    flui f0 0
    # 0.000000
    j beq_cont.137474
beq_else.137473:
beq_cont.137474:
    lwcZ f1 r29 144
    fmul f0 f1 f0
    lw r3 r29 152
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137470
beq_else.137469:
beq_cont.137470:
beq_cont.137468:
    j beq_cont.137466
beq_else.137465:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 156
    sw r2 r29 160
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r28 r0 0
    bne r1 r28 beq_else.137475
    j beq_cont.137476
beq_else.137475:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 160
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 164
    mv r1 r2
    mv r2 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r1 r29 164
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    addi r28 r0 0
    bne r1 r28 beq_else.137477
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137479
    addi r3 r0 1
    j float_ble_cont.137480
float_ble_else.137479:
    addi r3 r0 0
float_ble_cont.137480:
    addi r28 r0 0
    bne r3 r28 beq_else.137481
    flui f0 0
    # 0.000000
    j beq_cont.137482
beq_else.137481:
beq_cont.137482:
    lwcZ f1 r29 156
    fmul f0 f1 f0
    lw r3 r29 164
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137478
beq_else.137477:
beq_cont.137478:
beq_cont.137476:
beq_cont.137466:
    lw r1 r29 140
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137483
    addi r2 r0 1
    j float_ble_cont.137484
float_ble_else.137483:
    addi r2 r0 0
float_ble_cont.137484:
    addi r28 r0 0
    bne r2 r28 beq_else.137485
    lw r2 r1 464
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.137486
beq_else.137485:
    lw r2 r1 468
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.137486:
    addi r4 r0 114
    lw r1 r29 140
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.137452:
    lw r1 r29 80
    addi r28 r0 3
    bne r1 r28 beq_else.137487
    j beq_cont.137488
beq_else.137487:
    lw r2 r29 76
    lw r3 r2 12
    lw r4 r29 72
    lwcZ f0 r4 0
    lw r5 r29 68
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 64
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 168
    slti r28 r7 0
    bne r0 r28 bge_else.137489
    sll r8 r7 2
    lw r9 r29 60
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.137491
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.137492
beq_else.137491:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.137493
    j ble_cont.137494
ble_else.137493:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    addi r28 r0 0
    bne r12 r28 beq_else.137495
    fmv f0 f3
    j beq_cont.137496
beq_else.137495:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137496:
    addi r28 r0 3
    bne r11 r28 beq_else.137497
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137498
beq_else.137497:
beq_cont.137498:
    swcZ f0 r10 12
ble_cont.137494:
beq_cont.137492:
    subi r7 r7 1
    lw r25 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j bge_cont.137490
bge_else.137489:
bge_cont.137490:
    lw r1 r29 168
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137499
    addi r2 r0 1
    j float_ble_cont.137500
float_ble_else.137499:
    addi r2 r0 0
float_ble_cont.137500:
    addi r28 r0 0
    bne r2 r28 beq_else.137501
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 172
    sw r2 r29 176
    mv r1 r2
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    addi r28 r0 0
    bne r1 r28 beq_else.137503
    j beq_cont.137504
beq_else.137503:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 176
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 180
    mv r1 r2
    mv r2 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 180
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r28 r0 0
    bne r1 r28 beq_else.137505
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137507
    addi r3 r0 1
    j float_ble_cont.137508
float_ble_else.137507:
    addi r3 r0 0
float_ble_cont.137508:
    addi r28 r0 0
    bne r3 r28 beq_else.137509
    flui f0 0
    # 0.000000
    j beq_cont.137510
beq_else.137509:
beq_cont.137510:
    lwcZ f1 r29 172
    fmul f0 f1 f0
    lw r3 r29 180
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137506
beq_else.137505:
beq_cont.137506:
beq_cont.137504:
    j beq_cont.137502
beq_else.137501:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 184
    sw r2 r29 188
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.137511
    j beq_cont.137512
beq_else.137511:
    lw r1 r29 44
    lw r2 r1 0
    sll r2 r2 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 188
    lw r4 r4 0
    lw r25 r29 40
    sw r2 r29 192
    mv r1 r2
    mv r2 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 192
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r1 r0 0
    lw r2 r29 28
    lw r3 r2 0
    lw r25 r29 24
    mv r2 r3
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r28 r0 0
    bne r1 r28 beq_else.137513
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137515
    addi r3 r0 1
    j float_ble_cont.137516
float_ble_else.137515:
    addi r3 r0 0
float_ble_cont.137516:
    addi r28 r0 0
    bne r3 r28 beq_else.137517
    flui f0 0
    # 0.000000
    j beq_cont.137518
beq_else.137517:
beq_cont.137518:
    lwcZ f1 r29 184
    fmul f0 f1 f0
    lw r3 r29 192
    lw r3 r3 28
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lw r3 r29 12
    lwcZ f1 r3 0
    lw r4 r29 8
    lwcZ f2 r4 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r4 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r4 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.137514
beq_else.137513:
beq_cont.137514:
beq_cont.137512:
beq_cont.137502:
    lw r1 r29 168
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137519
    addi r2 r0 1
    j float_ble_cont.137520
float_ble_else.137519:
    addi r2 r0 0
float_ble_cont.137520:
    addi r28 r0 0
    bne r2 r28 beq_else.137521
    lw r2 r1 464
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.137522
beq_else.137521:
    lw r2 r1 468
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.137522:
    addi r4 r0 114
    lw r1 r29 168
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.137488:
    lw r1 r29 80
    addi r28 r0 4
    bne r1 r28 beq_else.137523
    jr r31
beq_else.137523:
    lw r1 r29 76
    lw r1 r1 16
    lw r2 r29 72
    lwcZ f0 r2 0
    lw r3 r29 68
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 64
    lw r3 r3 0
    subi r3 r3 1
    sw r1 r29 196
    slti r28 r3 0
    bne r0 r28 bge_else.137525
    sll r4 r3 2
    lw r5 r29 60
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 40
    lw r7 r4 4
    lwcZ f0 r2 0
    lw r8 r4 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r2 4
    lw r8 r4 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r2 8
    lw r8 r4 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.137527
    lw r4 r4 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.137528
beq_else.137527:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.137529
    j ble_cont.137530
ble_else.137529:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r4 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r4 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r4 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r4 12
    addi r28 r0 0
    bne r8 r28 beq_else.137531
    fmv f0 f3
    j beq_cont.137532
beq_else.137531:
    fmul f4 f1 f2
    lw r8 r4 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137532:
    addi r28 r0 3
    bne r7 r28 beq_else.137533
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137534
beq_else.137533:
beq_cont.137534:
    swcZ f0 r6 12
ble_cont.137530:
beq_cont.137528:
    subi r3 r3 1
    lw r25 r29 56
    mv r1 r2
    mv r2 r3
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j bge_cont.137526
bge_else.137525:
bge_cont.137526:
    lw r1 r29 196
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137535
    addi r2 r0 1
    j float_ble_cont.137536
float_ble_else.137535:
    addi r2 r0 0
float_ble_cont.137536:
    addi r28 r0 0
    bne r2 r28 beq_else.137537
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 200
    sw r2 r29 204
    mv r1 r2
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r28 r0 0
    bne r1 r28 beq_else.137539
    j beq_cont.137540
beq_else.137539:
    lw r1 r29 44
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 60
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 204
    lw r2 r2 0
    lw r25 r29 40
    sw r1 r29 208
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    lw r1 r29 208
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r1 r0 0
    lw r2 r29 28
    lw r2 r2 0
    lw r25 r29 24
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    addi r28 r0 0
    bne r1 r28 beq_else.137541
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137543
    addi r1 r0 1
    j float_ble_cont.137544
float_ble_else.137543:
    addi r1 r0 0
float_ble_cont.137544:
    addi r28 r0 0
    bne r1 r28 beq_else.137545
    flui f0 0
    # 0.000000
    j beq_cont.137546
beq_else.137545:
beq_cont.137546:
    lwcZ f1 r29 200
    fmul f0 f1 f0
    lw r1 r29 208
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 12
    lwcZ f1 r1 0
    lw r2 r29 8
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137542
beq_else.137541:
beq_cont.137542:
beq_cont.137540:
    j beq_cont.137538
beq_else.137537:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 48
    swcZ f0 r29 212
    sw r2 r29 216
    mv r1 r2
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    addi r28 r0 0
    bne r1 r28 beq_else.137547
    j beq_cont.137548
beq_else.137547:
    lw r1 r29 44
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 60
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 216
    lw r2 r2 0
    lw r25 r29 40
    sw r1 r29 220
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r1 r29 220
    lw r2 r29 32
    lw r25 r29 36
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r1 r0 0
    lw r2 r29 28
    lw r2 r2 0
    lw r25 r29 24
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.137549
    lw r1 r29 20
    lwcZ f0 r1 0
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137551
    addi r1 r0 1
    j float_ble_cont.137552
float_ble_else.137551:
    addi r1 r0 0
float_ble_cont.137552:
    addi r28 r0 0
    bne r1 r28 beq_else.137553
    flui f0 0
    # 0.000000
    j beq_cont.137554
beq_else.137553:
beq_cont.137554:
    lwcZ f1 r29 212
    fmul f0 f1 f0
    lw r1 r29 220
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 12
    lwcZ f1 r1 0
    lw r2 r29 8
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137550
beq_else.137549:
beq_cont.137550:
beq_cont.137548:
beq_cont.137538:
    lw r1 r29 196
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137555
    addi r2 r0 1
    j float_ble_cont.137556
float_ble_else.137555:
    addi r2 r0 0
float_ble_cont.137556:
    addi r28 r0 0
    bne r2 r28 beq_else.137557
    lw r2 r1 464
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.137558
beq_else.137557:
    lw r2 r1 468
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 4
    mv r1 r2
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.137558:
    addi r4 r0 114
    lw r1 r29 196
    lw r2 r29 52
    lw r3 r29 72
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
calc_diffuse_using_1point.2979:
    lw r3 r25 32
    lw r4 r25 28
    lw r5 r25 24
    lw r6 r25 20
    lw r7 r25 16
    lw r8 r25 12
    lw r9 r25 8
    lw r10 r25 4
    lw r11 r1 20
    lw r12 r1 28
    lw r13 r1 4
    lw r14 r1 16
    sll r15 r2 2
    add r27 r11 r15
    lw r11 r27 0
    lwcZ f0 r11 0
    swcZ f0 r10 0
    lwcZ f0 r11 4
    swcZ f0 r10 4
    lwcZ f0 r11 8
    swcZ f0 r10 8
    lw r1 r1 24
    lw r1 r1 0
    sll r11 r2 2
    add r27 r12 r11
    lw r11 r27 0
    sll r12 r2 2
    add r27 r13 r12
    lw r12 r27 0
    sw r10 r29 0
    sw r6 r29 4
    sw r14 r29 8
    sw r2 r29 12
    sw r8 r29 16
    sw r3 r29 20
    sw r11 r29 24
    sw r5 r29 28
    sw r7 r29 32
    sw r4 r29 36
    sw r12 r29 40
    sw r9 r29 44
    sw r1 r29 48
    addi r28 r0 0
    bne r1 r28 beq_else.137559
    j beq_cont.137560
beq_else.137559:
    lw r13 r9 0
    lwcZ f0 r12 0
    swcZ f0 r4 0
    lwcZ f0 r12 4
    swcZ f0 r4 4
    lwcZ f0 r12 8
    swcZ f0 r4 8
    lw r15 r7 0
    subi r15 r15 1
    sw r13 r29 52
    mv r2 r15
    mv r1 r12
    mv r25 r5
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 52
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137561
    addi r2 r0 1
    j float_ble_cont.137562
float_ble_else.137561:
    addi r2 r0 0
float_ble_cont.137562:
    addi r28 r0 0
    bne r2 r28 beq_else.137563
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.137564
beq_else.137563:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.137564:
    addi r4 r0 116
    lw r1 r29 52
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.137560:
    lw r1 r29 48
    addi r28 r0 1
    bne r1 r28 beq_else.137565
    j beq_cont.137566
beq_else.137565:
    lw r2 r29 44
    lw r3 r2 4
    lw r4 r29 40
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 56
    mv r2 r7
    mv r1 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 56
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137567
    addi r2 r0 1
    j float_ble_cont.137568
float_ble_else.137567:
    addi r2 r0 0
float_ble_cont.137568:
    addi r28 r0 0
    bne r2 r28 beq_else.137569
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.137570
beq_else.137569:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.137570:
    addi r4 r0 116
    lw r1 r29 56
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.137566:
    lw r1 r29 48
    addi r28 r0 2
    bne r1 r28 beq_else.137571
    j beq_cont.137572
beq_else.137571:
    lw r2 r29 44
    lw r3 r2 8
    lw r4 r29 40
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 60
    mv r2 r7
    mv r1 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 60
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137573
    addi r2 r0 1
    j float_ble_cont.137574
float_ble_else.137573:
    addi r2 r0 0
float_ble_cont.137574:
    addi r28 r0 0
    bne r2 r28 beq_else.137575
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.137576
beq_else.137575:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.137576:
    addi r4 r0 116
    lw r1 r29 60
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.137572:
    lw r1 r29 48
    addi r28 r0 3
    bne r1 r28 beq_else.137577
    j beq_cont.137578
beq_else.137577:
    lw r2 r29 44
    lw r3 r2 12
    lw r4 r29 40
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 64
    mv r2 r7
    mv r1 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 64
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137579
    addi r2 r0 1
    j float_ble_cont.137580
float_ble_else.137579:
    addi r2 r0 0
float_ble_cont.137580:
    addi r28 r0 0
    bne r2 r28 beq_else.137581
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.137582
beq_else.137581:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.137582:
    addi r4 r0 116
    lw r1 r29 64
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.137578:
    lw r1 r29 48
    addi r28 r0 4
    bne r1 r28 beq_else.137583
    j beq_cont.137584
beq_else.137583:
    lw r1 r29 44
    lw r1 r1 16
    lw r2 r29 40
    lwcZ f0 r2 0
    lw r3 r29 36
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 32
    lw r3 r3 0
    subi r3 r3 1
    lw r25 r29 28
    sw r1 r29 68
    mv r1 r2
    mv r2 r3
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 68
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 24
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137585
    addi r2 r0 1
    j float_ble_cont.137586
float_ble_else.137585:
    addi r2 r0 0
float_ble_cont.137586:
    addi r28 r0 0
    bne r2 r28 beq_else.137587
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.137588
beq_else.137587:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.137588:
    addi r4 r0 116
    lw r1 r29 68
    lw r2 r29 24
    lw r3 r29 40
    lw r25 r29 16
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.137584:
    lw r1 r29 12
    sll r1 r1 2
    lw r2 r29 8
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 4
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 0
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
    jr r31
do_without_neighbors.2988:
    lw r3 r25 32
    lw r4 r25 28
    lw r5 r25 24
    lw r6 r25 20
    lw r7 r25 16
    lw r8 r25 12
    lw r9 r25 8
    lw r10 r25 4
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137590
    lw r11 r1 8
    sll r12 r2 2
    add r27 r11 r12
    lw r11 r27 0
    slti r28 r11 0
    bne r0 r28 bge_else.137591
    lw r11 r1 12
    sll r12 r2 2
    add r27 r11 r12
    lw r11 r27 0
    sw r25 r29 0
    sw r10 r29 4
    sw r4 r29 8
    sw r6 r29 12
    sw r3 r29 16
    sw r8 r29 20
    sw r9 r29 24
    sw r1 r29 28
    sw r2 r29 32
    addi r28 r0 0
    bne r11 r28 beq_else.137592
    j beq_cont.137593
beq_else.137592:
    lw r11 r1 20
    lw r12 r1 28
    lw r13 r1 4
    lw r14 r1 16
    sll r15 r2 2
    add r27 r11 r15
    lw r11 r27 0
    lwcZ f0 r11 0
    swcZ f0 r9 0
    lwcZ f0 r11 4
    swcZ f0 r9 4
    lwcZ f0 r11 8
    swcZ f0 r9 8
    lw r11 r1 24
    lw r11 r11 0
    sll r15 r2 2
    add r27 r12 r15
    lw r12 r27 0
    sll r15 r2 2
    add r27 r13 r15
    lw r13 r27 0
    sw r14 r29 36
    sw r12 r29 40
    sw r7 r29 44
    sw r13 r29 48
    sw r5 r29 52
    sw r11 r29 56
    addi r28 r0 0
    bne r11 r28 beq_else.137594
    j beq_cont.137595
beq_else.137594:
    lw r15 r8 0
    sw r15 r29 60
    mv r1 r13
    mv r25 r5
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r4 r0 118
    lw r1 r29 60
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.137595:
    lw r1 r29 56
    addi r28 r0 1
    bne r1 r28 beq_else.137596
    j beq_cont.137597
beq_else.137596:
    lw r2 r29 20
    lw r3 r2 4
    lw r4 r29 48
    lw r25 r29 52
    sw r3 r29 64
    mv r1 r4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r4 r0 118
    lw r1 r29 64
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.137597:
    lw r1 r29 56
    addi r28 r0 2
    bne r1 r28 beq_else.137598
    j beq_cont.137599
beq_else.137598:
    lw r2 r29 20
    lw r3 r2 8
    lw r4 r29 48
    lw r25 r29 52
    sw r3 r29 68
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r4 r0 118
    lw r1 r29 68
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.137599:
    lw r1 r29 56
    addi r28 r0 3
    bne r1 r28 beq_else.137600
    j beq_cont.137601
beq_else.137600:
    lw r2 r29 20
    lw r3 r2 12
    lw r4 r29 48
    lw r25 r29 52
    sw r3 r29 72
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r4 r0 118
    lw r1 r29 72
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.137601:
    lw r1 r29 56
    addi r28 r0 4
    bne r1 r28 beq_else.137602
    j beq_cont.137603
beq_else.137602:
    lw r1 r29 20
    lw r2 r1 16
    lw r3 r29 48
    lw r25 r29 52
    sw r2 r29 76
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    addi r4 r0 118
    lw r1 r29 76
    lw r2 r29 40
    lw r3 r29 48
    lw r25 r29 44
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.137603:
    lw r1 r29 32
    sll r2 r1 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 24
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.137593:
    lw r1 r29 32
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.137604
    lw r2 r29 28
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137605
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    addi r28 r0 0
    bne r3 r28 beq_else.137606
    j beq_cont.137607
beq_else.137606:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 24
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    sw r6 r29 80
    sw r1 r29 84
    sw r5 r29 88
    sw r4 r29 92
    sw r3 r29 96
    addi r28 r0 0
    bne r3 r28 beq_else.137608
    j beq_cont.137609
beq_else.137608:
    lw r8 r29 20
    lw r9 r8 0
    lw r25 r29 16
    mv r3 r5
    mv r2 r4
    mv r1 r9
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.137609:
    lw r1 r29 96
    addi r28 r0 1
    bne r1 r28 beq_else.137610
    j beq_cont.137611
beq_else.137610:
    lw r2 r29 20
    lw r3 r2 4
    lw r4 r29 92
    lw r5 r29 88
    lw r25 r29 16
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.137611:
    lw r1 r29 96
    addi r28 r0 2
    bne r1 r28 beq_else.137612
    j beq_cont.137613
beq_else.137612:
    lw r2 r29 20
    lw r3 r2 8
    lw r4 r29 92
    lw r5 r29 88
    lw r25 r29 16
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.137613:
    lw r1 r29 96
    addi r28 r0 3
    bne r1 r28 beq_else.137614
    j beq_cont.137615
beq_else.137614:
    lw r2 r29 20
    lw r3 r2 12
    lw r4 r29 92
    lw r5 r29 88
    lw r25 r29 16
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.137615:
    lw r1 r29 96
    addi r28 r0 4
    bne r1 r28 beq_else.137616
    j beq_cont.137617
beq_else.137616:
    lw r1 r29 20
    lw r1 r1 16
    lw r2 r29 92
    lw r3 r29 88
    lw r25 r29 16
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.137617:
    lw r1 r29 84
    sll r2 r1 2
    lw r3 r29 80
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 24
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.137607:
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.137618
    lw r2 r29 28
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137619
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    addi r28 r0 0
    bne r3 r28 beq_else.137620
    j beq_cont.137621
beq_else.137620:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 24
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    lw r25 r29 8
    sw r6 r29 100
    sw r1 r29 104
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 104
    sll r2 r1 2
    lw r3 r29 100
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 12
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 24
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.137621:
    addi r2 r1 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137622
    lw r1 r29 28
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137623
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 108
    addi r28 r0 0
    bne r3 r28 beq_else.137624
    j beq_cont.137625
beq_else.137624:
    lw r25 r29 4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.137625:
    lw r1 r29 108
    addi r2 r1 1
    lw r1 r29 28
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137623:
    jr r31
ble_else.137622:
    jr r31
bge_else.137619:
    jr r31
ble_else.137618:
    jr r31
bge_else.137605:
    jr r31
ble_else.137604:
    jr r31
bge_else.137591:
    jr r31
ble_else.137590:
    jr r31
try_exploit_neighbors.3004:
    lw r7 r25 28
    lw r8 r25 24
    lw r9 r25 20
    lw r10 r25 16
    lw r11 r25 12
    lw r12 r25 8
    lw r13 r25 4
    sll r14 r1 2
    add r27 r4 r14
    lw r14 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.137634
    lw r15 r14 8
    sll r16 r6 2
    add r27 r15 r16
    lw r15 r27 0
    slti r28 r15 0
    bne r0 r28 bge_else.137635
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    sll r16 r6 2
    add r27 r15 r16
    lw r15 r27 0
    sll r16 r1 2
    add r27 r3 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.137636
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.137638
    subi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.137640
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    sll r17 r6 2
    add r27 r16 r17
    lw r16 r27 0
    bne r16 r15 beq_else.137642
    addi r15 r0 1
    j beq_cont.137643
beq_else.137642:
    addi r15 r0 0
beq_cont.137643:
    j beq_cont.137641
beq_else.137640:
    addi r15 r0 0
beq_cont.137641:
    j beq_cont.137639
beq_else.137638:
    addi r15 r0 0
beq_cont.137639:
    j beq_cont.137637
beq_else.137636:
    addi r15 r0 0
beq_cont.137637:
    addi r28 r0 0
    bne r15 r28 beq_else.137644
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.137645
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slti r28 r2 0
    bne r0 r28 bge_else.137646
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r10 r29 0
    sw r13 r29 4
    sw r9 r29 8
    sw r8 r29 12
    sw r12 r29 16
    sw r1 r29 20
    sw r6 r29 24
    addi r28 r0 0
    bne r2 r28 beq_else.137647
    j beq_cont.137648
beq_else.137647:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    sll r14 r6 2
    add r27 r2 r14
    lw r2 r27 0
    lwcZ f0 r2 0
    swcZ f0 r12 0
    lwcZ f0 r2 4
    swcZ f0 r12 4
    lwcZ f0 r2 8
    swcZ f0 r12 8
    lw r2 r1 24
    lw r2 r2 0
    sll r14 r6 2
    add r27 r3 r14
    lw r3 r27 0
    sll r14 r6 2
    add r27 r4 r14
    lw r4 r27 0
    sw r5 r29 28
    sw r4 r29 32
    sw r3 r29 36
    sw r7 r29 40
    sw r11 r29 44
    sw r2 r29 48
    addi r28 r0 0
    bne r2 r28 beq_else.137649
    j beq_cont.137650
beq_else.137649:
    lw r14 r11 0
    mv r2 r3
    mv r1 r14
    mv r25 r7
    mv r3 r4
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.137650:
    lw r1 r29 48
    addi r28 r0 1
    bne r1 r28 beq_else.137651
    j beq_cont.137652
beq_else.137651:
    lw r2 r29 44
    lw r3 r2 4
    lw r4 r29 36
    lw r5 r29 32
    lw r25 r29 40
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.137652:
    lw r1 r29 48
    addi r28 r0 2
    bne r1 r28 beq_else.137653
    j beq_cont.137654
beq_else.137653:
    lw r2 r29 44
    lw r3 r2 8
    lw r4 r29 36
    lw r5 r29 32
    lw r25 r29 40
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.137654:
    lw r1 r29 48
    addi r28 r0 3
    bne r1 r28 beq_else.137655
    j beq_cont.137656
beq_else.137655:
    lw r2 r29 44
    lw r3 r2 12
    lw r4 r29 36
    lw r5 r29 32
    lw r25 r29 40
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.137656:
    lw r1 r29 48
    addi r28 r0 4
    bne r1 r28 beq_else.137657
    j beq_cont.137658
beq_else.137657:
    lw r1 r29 44
    lw r1 r1 16
    lw r2 r29 36
    lw r3 r29 32
    lw r25 r29 40
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.137658:
    lw r1 r29 24
    sll r2 r1 2
    lw r3 r29 28
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.137648:
    lw r1 r29 24
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.137659
    lw r2 r29 20
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137660
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    addi r28 r0 0
    bne r3 r28 beq_else.137661
    j beq_cont.137662
beq_else.137661:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 16
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    lw r25 r29 12
    sw r6 r29 52
    sw r1 r29 56
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 56
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.137662:
    addi r2 r1 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137663
    lw r1 r29 20
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137664
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 60
    addi r28 r0 0
    bne r3 r28 beq_else.137665
    j beq_cont.137666
beq_else.137665:
    lw r25 r29 4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.137666:
    lw r1 r29 60
    addi r2 r1 1
    lw r1 r29 20
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137664:
    jr r31
ble_else.137663:
    jr r31
bge_else.137660:
    jr r31
ble_else.137659:
    jr r31
bge_else.137646:
    jr r31
ble_else.137645:
    jr r31
beq_else.137644:
    lw r7 r14 12
    sll r11 r6 2
    add r27 r7 r11
    lw r7 r27 0
    addi r28 r0 0
    bne r7 r28 beq_else.137673
    j beq_cont.137674
beq_else.137673:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    sll r14 r1 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 20
    addi r15 r1 1
    sll r15 r15 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r6 2
    add r27 r7 r17
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r14 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r15 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r16 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r11 r6 2
    add r27 r7 r11
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.137674:
    addi r6 r6 1
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.137675
    lw r11 r7 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    slti r28 r11 0
    bne r0 r28 bge_else.137676
    sll r11 r1 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    sll r14 r1 2
    add r27 r3 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.137677
    sll r14 r1 2
    add r27 r5 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.137679
    subi r14 r1 1
    sll r14 r14 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.137681
    addi r14 r1 1
    sll r14 r14 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 8
    sll r15 r6 2
    add r27 r14 r15
    lw r14 r27 0
    bne r14 r11 beq_else.137683
    addi r11 r0 1
    j beq_cont.137684
beq_else.137683:
    addi r11 r0 0
beq_cont.137684:
    j beq_cont.137682
beq_else.137681:
    addi r11 r0 0
beq_cont.137682:
    j beq_cont.137680
beq_else.137679:
    addi r11 r0 0
beq_cont.137680:
    j beq_cont.137678
beq_else.137677:
    addi r11 r0 0
beq_cont.137678:
    addi r28 r0 0
    bne r11 r28 beq_else.137685
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.137686
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slti r28 r2 0
    bne r0 r28 bge_else.137687
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r10 r29 0
    sw r13 r29 4
    sw r1 r29 64
    sw r6 r29 68
    addi r28 r0 0
    bne r2 r28 beq_else.137688
    j beq_cont.137689
beq_else.137688:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    sll r7 r6 2
    add r27 r2 r7
    lw r2 r27 0
    lwcZ f0 r2 0
    swcZ f0 r12 0
    lwcZ f0 r2 4
    swcZ f0 r12 4
    lwcZ f0 r2 8
    swcZ f0 r12 8
    lw r2 r1 24
    lw r2 r2 0
    sll r7 r6 2
    add r27 r3 r7
    lw r3 r27 0
    sll r7 r6 2
    add r27 r4 r7
    lw r4 r27 0
    sw r12 r29 16
    sw r9 r29 8
    sw r5 r29 72
    mv r1 r2
    mv r25 r8
    mv r2 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 68
    sll r2 r1 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.137689:
    lw r1 r29 68
    addi r2 r1 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137690
    lw r1 r29 64
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137691
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 76
    addi r28 r0 0
    bne r3 r28 beq_else.137692
    j beq_cont.137693
beq_else.137692:
    lw r25 r29 4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.137693:
    lw r1 r29 76
    addi r2 r1 1
    lw r1 r29 64
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137691:
    jr r31
ble_else.137690:
    jr r31
bge_else.137687:
    jr r31
ble_else.137686:
    jr r31
beq_else.137685:
    lw r7 r7 12
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    addi r28 r0 0
    bne r7 r28 beq_else.137698
    j beq_cont.137699
beq_else.137698:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 20
    sll r11 r1 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    addi r14 r1 1
    sll r14 r14 2
    add r27 r4 r14
    lw r14 r27 0
    lw r14 r14 20
    sll r15 r1 2
    add r27 r5 r15
    lw r15 r27 0
    lw r15 r15 20
    sll r16 r6 2
    add r27 r7 r16
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r8 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r14 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r15 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.137699:
    addi r6 r6 1
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.137700
    lw r8 r7 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    slti r28 r8 0
    bne r0 r28 bge_else.137701
    sll r8 r1 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    sll r11 r1 2
    add r27 r3 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.137702
    sll r11 r1 2
    add r27 r5 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.137704
    subi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.137706
    addi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r14 r6 2
    add r27 r11 r14
    lw r11 r27 0
    bne r11 r8 beq_else.137708
    addi r8 r0 1
    j beq_cont.137709
beq_else.137708:
    addi r8 r0 0
beq_cont.137709:
    j beq_cont.137707
beq_else.137706:
    addi r8 r0 0
beq_cont.137707:
    j beq_cont.137705
beq_else.137704:
    addi r8 r0 0
beq_cont.137705:
    j beq_cont.137703
beq_else.137702:
    addi r8 r0 0
beq_cont.137703:
    addi r28 r0 0
    bne r8 r28 beq_else.137710
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.137711
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slti r28 r2 0
    bne r0 r28 bge_else.137712
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r1 r29 80
    sw r10 r29 0
    sw r6 r29 84
    addi r28 r0 0
    bne r2 r28 beq_else.137713
    j beq_cont.137714
beq_else.137713:
    mv r2 r6
    mv r25 r13
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.137714:
    lw r1 r29 84
    addi r2 r1 1
    lw r1 r29 80
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137712:
    jr r31
ble_else.137711:
    jr r31
beq_else.137710:
    lw r7 r7 12
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    addi r28 r0 0
    bne r7 r28 beq_else.137717
    j beq_cont.137718
beq_else.137717:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 20
    sll r11 r1 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    addi r13 r1 1
    sll r13 r13 2
    add r27 r4 r13
    lw r13 r27 0
    lw r13 r13 20
    sll r14 r1 2
    add r27 r5 r14
    lw r14 r27 0
    lw r14 r14 20
    sll r15 r6 2
    add r27 r7 r15
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r8 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r13 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r14 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.137718:
    addi r6 r6 1
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.137719
    lw r8 r7 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    slti r28 r8 0
    bne r0 r28 bge_else.137720
    sll r8 r1 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 8
    sll r11 r6 2
    add r27 r8 r11
    lw r8 r27 0
    sll r11 r1 2
    add r27 r3 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.137721
    sll r11 r1 2
    add r27 r5 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.137723
    subi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.137725
    addi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 8
    sll r13 r6 2
    add r27 r11 r13
    lw r11 r27 0
    bne r11 r8 beq_else.137727
    addi r8 r0 1
    j beq_cont.137728
beq_else.137727:
    addi r8 r0 0
beq_cont.137728:
    j beq_cont.137726
beq_else.137725:
    addi r8 r0 0
beq_cont.137726:
    j beq_cont.137724
beq_else.137723:
    addi r8 r0 0
beq_cont.137724:
    j beq_cont.137722
beq_else.137721:
    addi r8 r0 0
beq_cont.137722:
    addi r28 r0 0
    bne r8 r28 beq_else.137729
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    mv r2 r6
    mv r25 r10
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.137729:
    lw r7 r7 12
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    addi r28 r0 0
    bne r7 r28 beq_else.137730
    j beq_cont.137731
beq_else.137730:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 20
    sll r10 r1 2
    add r27 r4 r10
    lw r10 r27 0
    lw r10 r10 20
    addi r11 r1 1
    sll r11 r11 2
    add r27 r4 r11
    lw r11 r27 0
    lw r11 r11 20
    sll r13 r1 2
    add r27 r5 r13
    lw r13 r27 0
    lw r13 r13 20
    sll r14 r6 2
    add r27 r7 r14
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r12 0
    lwcZ f0 r7 4
    swcZ f0 r12 4
    lwcZ f0 r7 8
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r8 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r10 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r11 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r6 2
    add r27 r13 r7
    lw r7 r27 0
    lwcZ f0 r12 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r12 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r12 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r12 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r12 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r12 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.137731:
    addi r6 r6 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137720:
    jr r31
ble_else.137719:
    jr r31
bge_else.137701:
    jr r31
ble_else.137700:
    jr r31
bge_else.137676:
    jr r31
ble_else.137675:
    jr r31
bge_else.137635:
    jr r31
ble_else.137634:
    jr r31
pretrace_diffuse_rays.3017:
    lw r3 r25 80
    lw r4 r25 76
    lw r5 r25 72
    lw r6 r25 68
    lw r7 r25 64
    lw r8 r25 60
    lw r9 r25 56
    lw r10 r25 52
    lw r11 r25 48
    lw r12 r25 44
    lw r13 r25 40
    lw r14 r25 36
    lw r15 r25 32
    lw r16 r25 28
    lw r17 r25 24
    lw r18 r25 20
    lw r19 r25 16
    lw r20 r25 12
    lw r21 r25 8
    lw r22 r25 4
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137740
    lw r23 r1 8
    sll r24 r2 2
    add r27 r23 r24
    lw r23 r27 0
    slti r28 r23 0
    bne r0 r28 bge_else.137741
    lw r23 r1 12
    sll r24 r2 2
    add r27 r23 r24
    lw r23 r27 0
    sw r25 r29 0
    sw r4 r29 4
    sw r10 r29 8
    sw r17 r29 12
    sw r5 r29 16
    sw r9 r29 20
    sw r14 r29 24
    sw r7 r29 28
    sw r21 r29 32
    sw r22 r29 36
    sw r2 r29 40
    addi r28 r0 0
    bne r23 r28 beq_else.137742
    j beq_cont.137743
beq_else.137742:
    lw r23 r1 24
    lw r23 r23 0
    flui f0 0
    # 0.000000
    swcZ f0 r22 0
    swcZ f0 r22 4
    swcZ f0 r22 8
    lw r24 r1 28
    lw r25 r1 4
    sll r23 r23 2
    add r27 r21 r23
    lw r23 r27 0
    sll r4 r2 2
    add r27 r24 r4
    lw r4 r27 0
    sll r24 r2 2
    add r27 r25 r24
    lw r24 r27 0
    lwcZ f0 r24 0
    swcZ f0 r7 0
    lwcZ f0 r24 4
    swcZ f0 r7 4
    lwcZ f0 r24 8
    swcZ f0 r7 8
    lw r25 r14 0
    subi r25 r25 1
    sw r1 r29 44
    sw r24 r29 48
    sw r6 r29 52
    sw r15 r29 56
    sw r13 r29 60
    sw r8 r29 64
    sw r11 r29 68
    sw r18 r29 72
    sw r3 r29 76
    sw r20 r29 80
    sw r12 r29 84
    sw r19 r29 88
    sw r16 r29 92
    sw r4 r29 96
    sw r23 r29 100
    slti r28 r25 0
    bne r0 r28 bge_else.137744
    sll r10 r25 2
    add r27 r12 r10
    lw r10 r27 0
    lw r14 r10 40
    lw r7 r10 4
    lwcZ f0 r24 0
    lw r21 r10 20
    lwcZ f1 r21 0
    fsub f0 f0 f1
    swcZ f0 r14 0
    lwcZ f0 r24 4
    lw r21 r10 20
    lwcZ f1 r21 4
    fsub f0 f0 f1
    swcZ f0 r14 4
    lwcZ f0 r24 8
    lw r21 r10 20
    lwcZ f1 r21 8
    fsub f0 f0 f1
    swcZ f0 r14 8
    addi r28 r0 2
    bne r7 r28 beq_else.137746
    lw r7 r10 16
    lwcZ f0 r14 0
    lwcZ f1 r14 4
    lwcZ f2 r14 8
    lwcZ f3 r7 0
    fmul f0 f3 f0
    lwcZ f3 r7 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r14 12
    j beq_cont.137747
beq_else.137746:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.137748
    j ble_cont.137749
ble_else.137748:
    lwcZ f0 r14 0
    lwcZ f1 r14 4
    lwcZ f2 r14 8
    fmul f3 f0 f0
    lw r21 r10 16
    lwcZ f4 r21 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r21 r10 16
    lwcZ f5 r21 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r21 r10 16
    lwcZ f5 r21 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r21 r10 12
    addi r28 r0 0
    bne r21 r28 beq_else.137750
    fmv f0 f3
    j beq_cont.137751
beq_else.137750:
    fmul f4 f1 f2
    lw r21 r10 36
    lwcZ f5 r21 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r21 r10 36
    lwcZ f4 r21 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r10 r10 36
    lwcZ f1 r10 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137751:
    addi r28 r0 3
    bne r7 r28 beq_else.137752
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137753
beq_else.137752:
beq_cont.137753:
    swcZ f0 r14 12
ble_cont.137749:
beq_cont.137747:
    subi r7 r25 1
    mv r2 r7
    mv r1 r24
    mv r25 r9
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j bge_cont.137745
bge_else.137744:
bge_cont.137745:
    lw r1 r29 100
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137754
    addi r2 r0 1
    j float_ble_cont.137755
float_ble_else.137754:
    addi r2 r0 0
float_ble_cont.137755:
    addi r28 r0 0
    bne r2 r28 beq_else.137756
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 92
    swcZ f0 r29 104
    sw r2 r29 108
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r28 r0 0
    bne r1 r28 beq_else.137758
    j beq_cont.137759
beq_else.137758:
    lw r1 r29 88
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 84
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 108
    lw r2 r2 0
    lw r25 r29 80
    sw r1 r29 112
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 112
    lw r2 r29 72
    lw r25 r29 76
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r1 r0 0
    lw r2 r29 68
    lw r2 r2 0
    lw r25 r29 64
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    addi r28 r0 0
    bne r1 r28 beq_else.137760
    lw r1 r29 60
    lwcZ f0 r1 0
    lw r2 r29 56
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137762
    addi r1 r0 1
    j float_ble_cont.137763
float_ble_else.137762:
    addi r1 r0 0
float_ble_cont.137763:
    addi r28 r0 0
    bne r1 r28 beq_else.137764
    flui f0 0
    # 0.000000
    j beq_cont.137765
beq_else.137764:
beq_cont.137765:
    lwcZ f1 r29 104
    fmul f0 f1 f0
    lw r1 r29 112
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 36
    lwcZ f1 r1 0
    lw r2 r29 52
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137761
beq_else.137760:
beq_cont.137761:
beq_cont.137759:
    j beq_cont.137757
beq_else.137756:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 92
    swcZ f0 r29 116
    sw r2 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r28 r0 0
    bne r1 r28 beq_else.137766
    j beq_cont.137767
beq_else.137766:
    lw r1 r29 88
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 84
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 120
    lw r2 r2 0
    lw r25 r29 80
    sw r1 r29 124
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 124
    lw r2 r29 72
    lw r25 r29 76
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 0
    lw r2 r29 68
    lw r2 r2 0
    lw r25 r29 64
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r28 r0 0
    bne r1 r28 beq_else.137768
    lw r1 r29 60
    lwcZ f0 r1 0
    lw r2 r29 56
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.137770
    addi r1 r0 1
    j float_ble_cont.137771
float_ble_else.137770:
    addi r1 r0 0
float_ble_cont.137771:
    addi r28 r0 0
    bne r1 r28 beq_else.137772
    flui f0 0
    # 0.000000
    j beq_cont.137773
beq_else.137772:
beq_cont.137773:
    lwcZ f1 r29 116
    fmul f0 f1 f0
    lw r1 r29 124
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 36
    lwcZ f1 r1 0
    lw r2 r29 52
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.137769
beq_else.137768:
beq_cont.137769:
beq_cont.137767:
beq_cont.137757:
    lw r1 r29 100
    lw r2 r1 464
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137774
    addi r2 r0 1
    j float_ble_cont.137775
float_ble_else.137774:
    addi r2 r0 0
float_ble_cont.137775:
    addi r28 r0 0
    bne r2 r28 beq_else.137776
    lw r2 r1 464
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.137777
beq_else.137776:
    lw r2 r1 468
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.137777:
    addi r4 r0 114
    lw r1 r29 100
    lw r2 r29 96
    lw r3 r29 48
    lw r25 r29 12
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 40
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.137743:
    lw r2 r29 40
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137778
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137779
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 128
    addi r28 r0 0
    bne r3 r28 beq_else.137780
    j beq_cont.137781
beq_else.137780:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 32
    add r27 r7 r3
    lw r3 r27 0
    sll r8 r2 2
    add r27 r5 r8
    lw r5 r27 0
    sll r8 r2 2
    add r27 r6 r8
    lw r6 r27 0
    lwcZ f0 r6 0
    lw r8 r29 28
    swcZ f0 r8 0
    lwcZ f0 r6 4
    swcZ f0 r8 4
    lwcZ f0 r6 8
    swcZ f0 r8 8
    lw r8 r29 24
    lw r8 r8 0
    subi r8 r8 1
    lw r25 r29 20
    sw r1 r29 44
    sw r6 r29 132
    sw r5 r29 136
    sw r3 r29 140
    mv r2 r8
    mv r1 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 140
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 136
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137782
    addi r2 r0 1
    j float_ble_cont.137783
float_ble_else.137782:
    addi r2 r0 0
float_ble_cont.137783:
    addi r28 r0 0
    bne r2 r28 beq_else.137784
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.137785
beq_else.137784:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.137785:
    addi r4 r0 116
    lw r1 r29 140
    lw r2 r29 136
    lw r3 r29 132
    lw r25 r29 12
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 128
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.137781:
    lw r2 r29 128
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137786
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137787
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 144
    addi r28 r0 0
    bne r3 r28 beq_else.137788
    j beq_cont.137789
beq_else.137788:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 32
    add r27 r7 r3
    lw r3 r27 0
    sll r8 r2 2
    add r27 r5 r8
    lw r5 r27 0
    sll r8 r2 2
    add r27 r6 r8
    lw r6 r27 0
    lw r25 r29 8
    sw r1 r29 44
    sw r6 r29 148
    sw r5 r29 152
    sw r3 r29 156
    mv r1 r6
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r4 r0 118
    lw r1 r29 156
    lw r2 r29 152
    lw r3 r29 148
    lw r25 r29 12
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 144
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.137789:
    lw r2 r29 144
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.137790
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slti r28 r3 0
    bne r0 r28 bge_else.137791
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 160
    addi r28 r0 0
    bne r3 r28 beq_else.137792
    j beq_cont.137793
beq_else.137792:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 36
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 32
    add r27 r7 r3
    lw r3 r27 0
    sll r7 r2 2
    add r27 r5 r7
    lw r5 r27 0
    sll r7 r2 2
    add r27 r6 r7
    lw r6 r27 0
    lw r25 r29 4
    sw r1 r29 44
    mv r2 r5
    mv r1 r3
    mv r3 r6
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 44
    lw r2 r1 20
    lw r3 r29 160
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 36
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.137793:
    lw r2 r29 160
    addi r2 r2 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137791:
    jr r31
ble_else.137790:
    jr r31
bge_else.137787:
    jr r31
ble_else.137786:
    jr r31
bge_else.137779:
    jr r31
ble_else.137778:
    jr r31
bge_else.137741:
    jr r31
ble_else.137740:
    jr r31
pretrace_pixels.3020:
    lw r4 r25 172
    lw r5 r25 168
    lw r6 r25 164
    lw r7 r25 160
    lw r8 r25 156
    lw r9 r25 152
    lw r10 r25 148
    lw r11 r25 144
    lw r12 r25 140
    lw r13 r25 136
    lw r14 r25 132
    lw r15 r25 128
    lw r16 r25 124
    lw r17 r25 120
    lw r18 r25 116
    lw r19 r25 112
    lw r20 r25 108
    lw r21 r25 104
    lw r22 r25 100
    lw r23 r25 96
    lw r24 r25 92
    sw r10 r29 0
    lw r10 r25 88
    sw r10 r29 4
    lw r10 r25 84
    sw r11 r29 8
    lw r11 r25 80
    sw r3 r29 12
    lw r3 r25 76
    sw r8 r29 16
    lw r8 r25 72
    sw r7 r29 20
    lw r7 r25 68
    sw r7 r29 24
    lw r7 r25 64
    sw r24 r29 28
    lw r24 r25 60
    sw r14 r29 32
    lw r14 r25 56
    sw r21 r29 36
    lw r21 r25 52
    sw r21 r29 40
    lw r21 r25 48
    sw r21 r29 44
    lw r21 r25 44
    sw r21 r29 48
    lw r21 r25 40
    sw r21 r29 52
    lw r21 r25 36
    sw r21 r29 56
    lw r21 r25 32
    sw r17 r29 60
    lw r17 r25 28
    sw r22 r29 64
    lw r22 r25 24
    sw r23 r29 68
    lw r23 r25 20
    sw r16 r29 72
    lw r16 r25 16
    sw r16 r29 76
    lw r16 r25 12
    sw r16 r29 80
    lw r16 r25 8
    sw r25 r29 84
    lw r25 r25 4
    slti r28 r2 0
    bne r0 r28 bge_else.137802
    lwcZ f3 r11 0
    sw r23 r29 88
    lw r23 r23 0
    sub r23 r2 r23
    itof f4 r23
    fmul f3 f3 f4
    lwcZ f4 r10 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    swcZ f4 r8 0
    lwcZ f4 r10 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    swcZ f4 r8 4
    lwcZ f4 r10 8
    fmul f3 f3 f4
    fadd f3 f3 f2
    swcZ f3 r8 8
    lwcZ f3 r8 0
    fmul f3 f3 f3
    lwcZ f4 r8 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r8 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.137803
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137805
    j float_eq0_cont.137806
float_eq0.137805:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137806:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137807
    j float_eq0_cont.137808
float_eq0.137807:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137808:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137809
    j float_eq0_cont.137810
float_eq0.137809:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137810:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137811
    j float_eq0_cont.137812
float_eq0.137811:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137812:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137813
    j float_eq0_cont.137814
float_eq0.137813:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.137814:
    fmul f3 f3 f4
    j float_ble_cont.137804
float_ble_else.137803:
    flui f3 0
    # 0.000000
float_ble_cont.137804:
    fcz f3
    bc1f float_eq0.137815
    flui f3 16256
    # 1.000000
    j float_eq0_cont.137816
float_eq0.137815:
    flui f4 16256
    # 1.000000
    fcz f3
    bc1f float_eq0.137817
    j float_eq0_cont.137818
float_eq0.137817:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.137818:
    fmul f3 f4 f3
float_eq0_cont.137816:
    lwcZ f4 r8 0
    fmul f4 f4 f3
    swcZ f4 r8 0
    lwcZ f4 r8 4
    fmul f4 f4 f3
    swcZ f4 r8 4
    lwcZ f4 r8 8
    fmul f3 f4 f3
    swcZ f3 r8 8
    flui f3 0
    # 0.000000
    swcZ f3 r3 0
    swcZ f3 r3 4
    swcZ f3 r3 8
    lwcZ f3 r4 0
    swcZ f3 r15 0
    lwcZ f3 r4 4
    swcZ f3 r15 4
    lwcZ f3 r4 8
    swcZ f3 r15 8
    addi r23 r0 0
    flui f3 16256
    # 1.000000
    sw r4 r29 92
    sll r4 r2 2
    add r27 r1 r4
    lw r4 r27 0
    flui f4 0
    # 0.000000
    sw r10 r29 96
    lw r10 r4 8
    flui f5 20078
    # 1000000000.000000
    fori f5 f5 27432
    swcZ f5 r12 0
    sw r11 r29 100
    lw r11 r7 0
    sw r1 r29 104
    lw r1 r11 0
    sw r2 r29 108
    lw r2 r1 0
    swcZ f2 r29 112
    swcZ f1 r29 116
    swcZ f0 r29 120
    swcZ f4 r29 124
    sw r3 r29 128
    sw r25 r29 132
    sw r18 r29 136
    sw r5 r29 140
    sw r16 r29 144
    sw r7 r29 148
    sw r13 r29 152
    sw r23 r29 156
    sw r4 r29 160
    sw r6 r29 164
    sw r15 r29 168
    sw r17 r29 172
    sw r8 r29 176
    sw r14 r29 180
    sw r21 r29 184
    swcZ f3 r29 188
    sw r24 r29 192
    sw r22 r29 196
    sw r10 r29 200
    sw r12 r29 204
    addi r28 r0 -1
    bne r2 r28 beq_else.137819
    j beq_cont.137820
beq_else.137819:
    sw r11 r29 208
    sw r9 r29 212
    addi r28 r0 99
    bne r2 r28 beq_else.137821
    addi r2 r0 1
    mv r3 r8
    mv r25 r20
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.137822
beq_else.137821:
    sw r1 r29 216
    sw r20 r29 220
    mv r3 r15
    mv r1 r2
    mv r25 r19
    mv r2 r8
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    addi r28 r0 0
    bne r1 r28 beq_else.137823
    j beq_cont.137824
beq_else.137823:
    lw r1 r29 136
    lwcZ f0 r1 0
    lw r2 r29 204
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.137825
    addi r3 r0 1
    lw r4 r29 216
    lw r5 r29 176
    lw r25 r29 220
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j float_ble_cont.137826
float_ble_else.137825:
float_ble_cont.137826:
beq_cont.137824:
beq_cont.137822:
    addi r1 r0 1
    lw r2 r29 208
    lw r3 r29 176
    lw r25 r29 212
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.137820:
    lw r1 r29 204
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.137827
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.137829
    addi r2 r0 1
    j float_ble_cont.137830
float_ble_else.137829:
    addi r2 r0 0
float_ble_cont.137830:
    j float_ble_cont.137828
float_ble_else.137827:
    addi r2 r0 0
float_ble_cont.137828:
    addi r28 r0 0
    bne r2 r28 beq_else.137831
    addi r1 r0 -1
    lw r2 r29 200
    sw r1 r2 0
    j beq_cont.137832
beq_else.137831:
    lw r2 r29 196
    lw r2 r2 0
    sll r3 r2 2
    lw r4 r29 192
    add r27 r4 r3
    lw r3 r27 0
    lw r5 r3 8
    lw r6 r3 28
    lwcZ f0 r6 0
    lwcZ f1 r29 188
    fmul f0 f0 f1
    lw r6 r3 4
    sw r5 r29 224
    swcZ f0 r29 228
    sw r2 r29 232
    sw r3 r29 236
    addi r28 r0 1
    bne r6 r28 beq_else.137833
    lw r6 r29 184
    lw r7 r6 0
    flui f2 0
    # 0.000000
    lw r8 r29 180
    swcZ f2 r8 0
    swcZ f2 r8 4
    swcZ f2 r8 8
    subi r9 r7 1
    subi r7 r7 1
    sll r7 r7 2
    lw r10 r29 176
    add r27 r10 r7
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.137835
    flui f2 0
    # 0.000000
    j float_eq0_cont.137836
float_eq0.137835:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.137837
    addi r7 r0 1
    j float_ble_cont.137838
float_ble_else.137837:
    addi r7 r0 0
float_ble_cont.137838:
    addi r28 r0 0
    bne r7 r28 beq_else.137839
    flui f2 -16512
    # -1.000000
    j beq_cont.137840
beq_else.137839:
    flui f2 16256
    # 1.000000
beq_cont.137840:
float_eq0_cont.137836:
    fneg f2 f2
    sll r7 r9 2
    add r27 r8 r7
    swcZ f2 r27 0
    j beq_cont.137834
beq_else.137833:
    addi r28 r0 2
    bne r6 r28 beq_else.137841
    lw r6 r3 16
    lwcZ f2 r6 0
    fneg f2 f2
    lw r6 r29 180
    swcZ f2 r6 0
    lw r7 r3 16
    lwcZ f2 r7 4
    fneg f2 f2
    swcZ f2 r6 4
    lw r7 r3 16
    lwcZ f2 r7 8
    fneg f2 f2
    swcZ f2 r6 8
    j beq_cont.137842
beq_else.137841:
    lw r6 r29 172
    lwcZ f2 r6 0
    lw r7 r3 20
    lwcZ f3 r7 0
    fsub f2 f2 f3
    lwcZ f3 r6 4
    lw r7 r3 20
    lwcZ f4 r7 4
    fsub f3 f3 f4
    lwcZ f4 r6 8
    lw r7 r3 20
    lwcZ f5 r7 8
    fsub f4 f4 f5
    lw r7 r3 16
    lwcZ f5 r7 0
    fmul f5 f2 f5
    lw r7 r3 16
    lwcZ f6 r7 4
    fmul f6 f3 f6
    lw r7 r3 16
    lwcZ f7 r7 8
    fmul f7 f4 f7
    lw r7 r3 12
    addi r28 r0 0
    bne r7 r28 beq_else.137843
    lw r7 r29 180
    swcZ f5 r7 0
    swcZ f6 r7 4
    swcZ f7 r7 8
    j beq_cont.137844
beq_else.137843:
    lw r7 r3 36
    lwcZ f8 r7 8
    fmul f8 f3 f8
    lw r7 r3 36
    lwcZ f9 r7 4
    fmul f9 f4 f9
    fadd f8 f8 f9
    flui f9 16128
    # 0.500000
    fmul f8 f8 f9
    fadd f5 f5 f8
    lw r7 r29 180
    swcZ f5 r7 0
    lw r8 r3 36
    lwcZ f5 r8 8
    fmul f5 f2 f5
    lw r8 r3 36
    lwcZ f8 r8 0
    fmul f4 f4 f8
    fadd f4 f5 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f6 f4
    swcZ f4 r7 4
    lw r8 r3 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    lw r8 r3 36
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f7 f2
    swcZ f2 r7 8
beq_cont.137844:
    lw r8 r3 24
    mv r2 r8
    mv r1 r7
    sw r31 r29 244
    addi r29 r29 248
    jal vecunit_sgn.2648
    subi r29 r29 248
    lw r31 r29 244
beq_cont.137842:
beq_cont.137834:
    lw r2 r29 172
    lwcZ f0 r2 0
    lw r1 r29 168
    swcZ f0 r1 0
    lwcZ f0 r2 4
    swcZ f0 r1 4
    lwcZ f0 r2 8
    swcZ f0 r1 8
    lw r3 r29 236
    lw r25 r29 164
    mv r1 r3
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    lw r1 r29 232
    sll r1 r1 2
    lw r2 r29 184
    lw r2 r2 0
    add r1 r1 r2
    lw r2 r29 200
    sw r1 r2 0
    lw r1 r29 160
    lw r3 r1 4
    lw r3 r3 0
    lw r4 r29 172
    lwcZ f0 r4 0
    swcZ f0 r3 0
    lwcZ f0 r4 4
    swcZ f0 r3 4
    lwcZ f0 r4 8
    swcZ f0 r3 8
    lw r3 r1 12
    lw r5 r29 236
    lw r6 r5 28
    lwcZ f0 r6 0
    flui f1 16128
    # 0.500000
    fclt f0 f1
    bc1f float_ble_else.137845
    addi r6 r0 0
    lw r7 r29 156
    sll r7 r7 2
    add r27 r3 r7
    sw r6 r27 0
    j float_ble_cont.137846
float_ble_else.137845:
    addi r6 r0 1
    lw r7 r29 156
    sll r8 r7 2
    add r27 r3 r8
    sw r6 r27 0
    lw r3 r1 16
    sll r6 r7 2
    add r27 r3 r6
    lw r6 r27 0
    addi r8 r0 0
    addi r9 r0 0
    sll r9 r9 2
    lw r10 r29 152
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r6 r8
    swcZ f0 r27 0
    addi r8 r0 1
    addi r9 r0 1
    sll r9 r9 2
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r6 r8
    swcZ f0 r27 0
    addi r8 r0 2
    addi r9 r0 2
    sll r9 r9 2
    add r27 r10 r9
    lwcZ f0 r27 0
    sll r8 r8 2
    add r27 r6 r8
    swcZ f0 r27 0
    sll r6 r7 2
    add r27 r3 r6
    lw r3 r27 0
    flui f0 16256
    # 1.000000
    flui f1 17280
    # 256.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lwcZ f1 r29 228
    fmul f0 f0 f1
    addi r6 r0 0
    addi r8 r0 0
    sll r8 r8 2
    add r27 r3 r8
    lwcZ f2 r27 0
    fmul f2 f2 f0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f2 r27 0
    addi r6 r0 1
    addi r8 r0 1
    sll r8 r8 2
    add r27 r3 r8
    lwcZ f2 r27 0
    fmul f2 f2 f0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f2 r27 0
    addi r6 r0 2
    addi r8 r0 2
    sll r8 r8 2
    add r27 r3 r8
    lwcZ f2 r27 0
    fmul f0 f2 f0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
    lw r3 r1 28
    sll r6 r7 2
    add r27 r3 r6
    lw r3 r27 0
    addi r6 r0 0
    addi r7 r0 0
    sll r7 r7 2
    lw r8 r29 180
    add r27 r8 r7
    lwcZ f0 r27 0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
    addi r6 r0 1
    addi r7 r0 1
    sll r7 r7 2
    add r27 r8 r7
    lwcZ f0 r27 0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
    addi r6 r0 2
    addi r7 r0 2
    sll r7 r7 2
    add r27 r8 r7
    lwcZ f0 r27 0
    sll r6 r6 2
    add r27 r3 r6
    swcZ f0 r27 0
float_ble_cont.137846:
    flui f0 -16384
    # -2.000000
    lw r3 r29 176
    lwcZ f1 r3 0
    lw r6 r29 180
    lwcZ f2 r6 0
    fmul f1 f1 f2
    lwcZ f2 r3 4
    lwcZ f3 r6 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r3 8
    lwcZ f3 r6 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r3 0
    lwcZ f2 r6 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 0
    lwcZ f1 r3 4
    lwcZ f2 r6 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r3 4
    lwcZ f1 r3 8
    lwcZ f2 r6 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r3 8
    lw r7 r5 28
    lwcZ f0 r7 4
    lwcZ f1 r29 188
    fmul f0 f1 f0
    lw r7 r29 148
    lw r7 r7 0
    lw r8 r7 0
    lw r9 r8 0
    swcZ f0 r29 240
    addi r28 r0 -1
    bne r9 r28 beq_else.137847
    addi r1 r0 0
    j beq_cont.137848
beq_else.137847:
    sw r8 r29 244
    sw r7 r29 248
    addi r28 r0 99
    bne r9 r28 beq_else.137849
    addi r1 r0 1
    j beq_cont.137850
beq_else.137849:
    sll r10 r9 2
    lw r11 r29 192
    add r27 r11 r10
    lw r10 r27 0
    lwcZ f2 r4 0
    lw r12 r10 20
    lwcZ f3 r12 0
    fsub f2 f2 f3
    lwcZ f3 r4 4
    lw r12 r10 20
    lwcZ f4 r12 4
    fsub f3 f3 f4
    lwcZ f4 r4 8
    lw r12 r10 20
    lwcZ f5 r12 8
    fsub f4 f4 f5
    sll r9 r9 2
    lw r12 r29 144
    add r27 r12 r9
    lw r9 r27 0
    lw r12 r10 4
    addi r28 r0 1
    bne r12 r28 beq_else.137851
    lwcZ f5 r9 0
    fsub f5 f5 f2
    lwcZ f6 r9 4
    fmul f5 f5 f6
    lw r12 r29 140
    lwcZ f6 r12 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.137853
    fneg f6 f6
    j float_ble_cont.137854
float_ble_else.137853:
float_ble_cont.137854:
    lw r13 r10 16
    lwcZ f7 r13 4
    fclt f6 f7
    bc1f float_ble_else.137855
    addi r13 r0 2
    sll r13 r13 2
    add r27 r12 r13
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.137857
    fneg f6 f6
    j float_ble_cont.137858
float_ble_else.137857:
float_ble_cont.137858:
    lw r13 r10 16
    addi r14 r0 2
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.137859
    addi r13 r0 1
    sll r13 r13 2
    add r27 r9 r13
    lwcZ f6 r27 0
    fcz f6
    bc1f float_eq0.137861
    addi r13 r0 0
    j float_eq0_cont.137862
float_eq0.137861:
    addi r13 r0 1
float_eq0_cont.137862:
    j float_ble_cont.137860
float_ble_else.137859:
    addi r13 r0 0
float_ble_cont.137860:
    j float_ble_cont.137856
float_ble_else.137855:
    addi r13 r0 0
float_ble_cont.137856:
    addi r28 r0 0
    bne r13 r28 beq_else.137863
    lwcZ f5 r9 8
    fsub f5 f5 f3
    lwcZ f6 r9 12
    fmul f5 f5 f6
    lwcZ f6 r12 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.137865
    fneg f6 f6
    j float_ble_cont.137866
float_ble_else.137865:
float_ble_cont.137866:
    lw r13 r10 16
    lwcZ f7 r13 0
    fclt f6 f7
    bc1f float_ble_else.137867
    addi r13 r0 2
    sll r13 r13 2
    add r27 r12 r13
    lwcZ f6 r27 0
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.137869
    fneg f6 f6
    j float_ble_cont.137870
float_ble_else.137869:
float_ble_cont.137870:
    lw r13 r10 16
    addi r14 r0 2
    sll r14 r14 2
    add r27 r13 r14
    lwcZ f7 r27 0
    fclt f6 f7
    bc1f float_ble_else.137871
    addi r13 r0 3
    sll r13 r13 2
    add r27 r9 r13
    lwcZ f6 r27 0
    fcz f6
    bc1f float_eq0.137873
    addi r13 r0 0
    j float_eq0_cont.137874
float_eq0.137873:
    addi r13 r0 1
float_eq0_cont.137874:
    j float_ble_cont.137872
float_ble_else.137871:
    addi r13 r0 0
float_ble_cont.137872:
    j float_ble_cont.137868
float_ble_else.137867:
    addi r13 r0 0
float_ble_cont.137868:
    addi r28 r0 0
    bne r13 r28 beq_else.137875
    lwcZ f5 r9 16
    fsub f4 f5 f4
    lwcZ f5 r9 20
    fmul f4 f4 f5
    lwcZ f5 r12 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.137877
    fneg f2 f2
    j float_ble_cont.137878
float_ble_else.137877:
float_ble_cont.137878:
    lw r13 r10 16
    lwcZ f5 r13 0
    fclt f2 f5
    bc1f float_ble_else.137879
    addi r13 r0 1
    sll r13 r13 2
    add r27 r12 r13
    lwcZ f2 r27 0
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.137881
    fneg f2 f2
    j float_ble_cont.137882
float_ble_else.137881:
float_ble_cont.137882:
    lw r10 r10 16
    addi r12 r0 1
    sll r12 r12 2
    add r27 r10 r12
    lwcZ f3 r27 0
    fclt f2 f3
    bc1f float_ble_else.137883
    addi r10 r0 5
    sll r10 r10 2
    add r27 r9 r10
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.137885
    addi r9 r0 0
    j float_eq0_cont.137886
float_eq0.137885:
    addi r9 r0 1
float_eq0_cont.137886:
    j float_ble_cont.137884
float_ble_else.137883:
    addi r9 r0 0
float_ble_cont.137884:
    j float_ble_cont.137880
float_ble_else.137879:
    addi r9 r0 0
float_ble_cont.137880:
    addi r28 r0 0
    bne r9 r28 beq_else.137887
    addi r1 r0 0
    j beq_cont.137888
beq_else.137887:
    lw r9 r29 136
    swcZ f4 r9 0
    addi r1 r0 3
beq_cont.137888:
    j beq_cont.137876
beq_else.137875:
    lw r9 r29 136
    swcZ f5 r9 0
    addi r1 r0 2
beq_cont.137876:
    j beq_cont.137864
beq_else.137863:
    lw r9 r29 136
    swcZ f5 r9 0
    addi r1 r0 1
beq_cont.137864:
    j beq_cont.137852
beq_else.137851:
    addi r28 r0 2
    bne r12 r28 beq_else.137889
    lwcZ f5 r9 0
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.137891
    addi r10 r0 1
    j float_ble_cont.137892
float_ble_else.137891:
    addi r10 r0 0
float_ble_cont.137892:
    addi r28 r0 0
    bne r10 r28 beq_else.137893
    addi r1 r0 0
    j beq_cont.137894
beq_else.137893:
    lwcZ f5 r9 4
    fmul f2 f5 f2
    lwcZ f5 r9 8
    fmul f3 f5 f3
    fadd f2 f2 f3
    lwcZ f3 r9 12
    fmul f3 f3 f4
    fadd f2 f2 f3
    lw r9 r29 136
    swcZ f2 r9 0
    addi r1 r0 1
beq_cont.137894:
    j beq_cont.137890
beq_else.137889:
    lw r25 r29 72
    mv r2 r9
    mv r1 r10
    fmv  f1 f3
    fmv  f0 f2
    fmv  f2 f4
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
beq_cont.137890:
beq_cont.137852:
    addi r28 r0 0
    bne r1 r28 beq_else.137895
    addi r1 r0 0
    j beq_cont.137896
beq_else.137895:
    lw r1 r29 136
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137897
    addi r2 r0 1
    sll r2 r2 2
    lw r3 r29 244
    add r27 r3 r2
    lw r2 r27 0
    addi r4 r0 -1
    bne r2 r4 beq_else.137899
    addi r1 r0 0
    j beq_cont.137900
beq_else.137899:
    sll r2 r2 2
    lw r4 r29 132
    add r27 r4 r2
    lw r2 r27 0
    addi r5 r0 0
    lw r25 r29 68
    mv r1 r5
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    addi r2 r0 0
    bne r1 r2 beq_else.137901
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 64
    sw r31 r29 252
    addi r29 r29 256
    lw r26 r25 0
    jalr r26
    subi r29 r29 256
    lw r31 r29 252
    j beq_cont.137902
beq_else.137901:
    addi r1 r0 1
beq_cont.137902:
beq_cont.137900:
    addi r2 r0 0
    bne r1 r2 beq_else.137903
    addi r1 r0 0
    j beq_cont.137904
beq_else.137903:
    addi r1 r0 1
beq_cont.137904:
    j float_ble_cont.137898
float_ble_else.137897:
    addi r1 r0 0
float_ble_cont.137898:
beq_cont.137896:
beq_cont.137850:
    addi r28 r0 0
    bne r1 r28 beq_else.137905
    lw r2 r29 248
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.137907
    addi r1 r0 0
    j beq_cont.137908
beq_else.137907:
    sw r1 r29 252
    addi r28 r0 99
    bne r3 r28 beq_else.137909
    addi r1 r0 1
    j beq_cont.137910
beq_else.137909:
    lw r4 r29 48
    lw r5 r29 172
    lw r25 r29 60
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.137911
    addi r1 r0 0
    j beq_cont.137912
beq_else.137911:
    lw r1 r29 136
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137913
    addi r1 r0 1
    lw r2 r29 252
    lw r25 r29 64
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r2 r0 0
    bne r1 r2 beq_else.137915
    addi r1 r0 0
    j beq_cont.137916
beq_else.137915:
    addi r1 r0 1
beq_cont.137916:
    j float_ble_cont.137914
float_ble_else.137913:
    addi r1 r0 0
float_ble_cont.137914:
beq_cont.137912:
beq_cont.137910:
    addi r28 r0 0
    bne r1 r28 beq_else.137917
    addi r1 r0 2
    lw r2 r29 248
    lw r25 r29 36
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.137918
beq_else.137917:
    addi r1 r0 1
    lw r2 r29 252
    lw r25 r29 64
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.137919
    addi r1 r0 2
    lw r2 r29 248
    lw r25 r29 36
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.137920
beq_else.137919:
    addi r1 r0 1
beq_cont.137920:
beq_cont.137918:
beq_cont.137908:
    j beq_cont.137906
beq_else.137905:
    lw r1 r29 244
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.137921
    addi r1 r0 0
    j beq_cont.137922
beq_else.137921:
    sll r2 r2 2
    lw r3 r29 132
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 0
    lw r25 r29 68
    mv r1 r3
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.137923
    addi r1 r0 2
    lw r2 r29 244
    lw r25 r29 64
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.137924
beq_else.137923:
    addi r1 r0 1
beq_cont.137924:
beq_cont.137922:
    addi r28 r0 0
    bne r1 r28 beq_else.137925
    lw r2 r29 248
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.137927
    addi r1 r0 0
    j beq_cont.137928
beq_else.137927:
    sw r1 r29 256
    addi r28 r0 99
    bne r3 r28 beq_else.137929
    addi r1 r0 1
    j beq_cont.137930
beq_else.137929:
    lw r4 r29 48
    lw r5 r29 172
    lw r25 r29 60
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.137931
    addi r1 r0 0
    j beq_cont.137932
beq_else.137931:
    lw r1 r29 136
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.137933
    addi r1 r0 1
    lw r2 r29 256
    lw r25 r29 64
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r2 r0 0
    bne r1 r2 beq_else.137935
    addi r1 r0 0
    j beq_cont.137936
beq_else.137935:
    addi r1 r0 1
beq_cont.137936:
    j float_ble_cont.137934
float_ble_else.137933:
    addi r1 r0 0
float_ble_cont.137934:
beq_cont.137932:
beq_cont.137930:
    addi r28 r0 0
    bne r1 r28 beq_else.137937
    addi r1 r0 2
    lw r2 r29 248
    lw r25 r29 36
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.137938
beq_else.137937:
    addi r1 r0 1
    lw r2 r29 256
    lw r25 r29 64
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r28 r0 0
    bne r1 r28 beq_else.137939
    addi r1 r0 2
    lw r2 r29 248
    lw r25 r29 36
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.137940
beq_else.137939:
    addi r1 r0 1
beq_cont.137940:
beq_cont.137938:
beq_cont.137928:
    j beq_cont.137926
beq_else.137925:
    addi r1 r0 1
beq_cont.137926:
beq_cont.137906:
beq_cont.137848:
    addi r28 r0 0
    bne r1 r28 beq_else.137941
    lw r1 r29 180
    lwcZ f0 r1 0
    lw r2 r29 52
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 228
    fmul f0 f0 f1
    lw r1 r29 176
    lwcZ f2 r1 0
    lwcZ f3 r2 0
    fmul f2 f2 f3
    lwcZ f3 r1 4
    lwcZ f4 r2 4
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    lwcZ f4 r2 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.137943
    addi r2 r0 1
    j float_ble_cont.137944
float_ble_else.137943:
    addi r2 r0 0
float_ble_cont.137944:
    addi r28 r0 0
    bne r2 r28 beq_else.137945
    j beq_cont.137946
beq_else.137945:
    lw r2 r29 128
    lwcZ f3 r2 0
    lw r3 r29 152
    lwcZ f4 r3 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 0
    lwcZ f3 r2 4
    lwcZ f4 r3 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 4
    lwcZ f3 r2 8
    lwcZ f4 r3 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.137946:
    flui f0 0
    # 0.000000
    fclt f0 f2
    bc1f float_ble_else.137947
    addi r2 r0 1
    j float_ble_cont.137948
float_ble_else.137947:
    addi r2 r0 0
float_ble_cont.137948:
    addi r28 r0 0
    bne r2 r28 beq_else.137949
    j beq_cont.137950
beq_else.137949:
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 240
    fmul f0 f0 f2
    lw r2 r29 128
    lwcZ f3 r2 0
    fadd f3 f3 f0
    swcZ f3 r2 0
    lwcZ f3 r2 4
    fadd f3 f3 f0
    swcZ f3 r2 4
    lwcZ f3 r2 8
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.137950:
    j beq_cont.137942
beq_else.137941:
beq_cont.137942:
    lw r1 r29 172
    lwcZ f0 r1 0
    lw r2 r29 32
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r3 r29 44
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.137951
    sll r5 r4 2
    lw r6 r29 192
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r5 40
    lw r7 r5 4
    lwcZ f0 r1 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    swcZ f0 r6 0
    lwcZ f0 r1 4
    lw r8 r5 20
    lwcZ f1 r8 4
    fsub f0 f0 f1
    swcZ f0 r6 4
    lwcZ f0 r1 8
    lw r8 r5 20
    lwcZ f1 r8 8
    fsub f0 f0 f1
    swcZ f0 r6 8
    addi r28 r0 2
    bne r7 r28 beq_else.137953
    lw r5 r5 16
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lwcZ f3 r5 0
    fmul f0 f3 f0
    lwcZ f3 r5 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r5 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r6 12
    j beq_cont.137954
beq_else.137953:
    addi r28 r0 2
    slt r28 r28 r7
    bne r0 r28 ble_else.137955
    j ble_cont.137956
ble_else.137955:
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    fmul f3 f0 f0
    lw r8 r5 16
    lwcZ f4 r8 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r8 r5 16
    lwcZ f5 r8 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r8 r5 16
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r8 r5 12
    addi r28 r0 0
    bne r8 r28 beq_else.137957
    fmv f0 f3
    j beq_cont.137958
beq_else.137957:
    fmul f4 f1 f2
    lw r8 r5 36
    lwcZ f5 r8 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f4 r8 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r5 r5 36
    lwcZ f1 r5 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.137958:
    addi r28 r0 3
    bne r7 r28 beq_else.137959
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.137960
beq_else.137959:
beq_cont.137960:
    swcZ f0 r6 12
ble_cont.137956:
beq_cont.137954:
    subi r4 r4 1
    lw r25 r29 28
    mv r2 r4
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j bge_cont.137952
bge_else.137951:
bge_cont.137952:
    lw r1 r29 40
    lw r1 r1 0
    subi r1 r1 1
    lwcZ f0 r29 228
    lwcZ f1 r29 240
    lw r2 r29 176
    lw r25 r29 20
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    addi r1 r0 -1
    lw r2 r29 200
    sw r1 r2 4
    lw r1 r29 224
    addi r28 r0 2
    bne r1 r28 beq_else.137961
    flui f0 16256
    # 1.000000
    lw r1 r29 236
    lw r1 r1 28
    lwcZ f1 r1 0
    fsub f0 f0 f1
    lwcZ f1 r29 188
    fmul f0 f1 f0
    addi r1 r0 1
    lw r2 r29 204
    lwcZ f1 r2 0
    lwcZ f2 r29 124
    fadd f1 f2 f1
    lw r2 r29 176
    lw r3 r29 160
    lw r25 r29 16
    sw r31 r29 260
    addi r29 r29 264
    lw r26 r25 0
    jalr r26
    subi r29 r29 264
    lw r31 r29 260
    j beq_cont.137962
beq_else.137961:
beq_cont.137962:
beq_cont.137832:
    lw r1 r29 108
    sll r2 r1 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 128
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r5 r29 12
    sw r5 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r6 r2 8
    lw r6 r6 0
    slti r28 r6 0
    bne r0 r28 bge_else.137963
    lw r6 r2 12
    lw r6 r6 0
    sw r2 r29 260
    addi r28 r0 0
    bne r6 r28 beq_else.137965
    j beq_cont.137966
beq_else.137965:
    lw r6 r2 24
    lw r6 r6 0
    flui f0 0
    # 0.000000
    lw r7 r29 80
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    lw r8 r2 28
    lw r9 r2 4
    sll r6 r6 2
    lw r10 r29 76
    add r27 r10 r6
    lw r6 r27 0
    lw r8 r8 0
    lw r9 r9 0
    lwcZ f0 r9 0
    lw r11 r29 32
    swcZ f0 r11 0
    lwcZ f0 r9 4
    swcZ f0 r11 4
    lwcZ f0 r9 8
    swcZ f0 r11 8
    lw r11 r29 44
    lw r11 r11 0
    subi r11 r11 1
    lw r25 r29 28
    sw r9 r29 264
    sw r8 r29 268
    sw r6 r29 272
    mv r2 r11
    mv r1 r9
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    lw r1 r29 272
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 268
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.137967
    addi r2 r0 1
    j float_ble_cont.137968
float_ble_else.137967:
    addi r2 r0 0
float_ble_cont.137968:
    addi r28 r0 0
    bne r2 r28 beq_else.137969
    lw r2 r1 472
    flui f1 17174
    # 150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    j beq_cont.137970
beq_else.137969:
    lw r2 r1 476
    flui f1 -15594
    # -150.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
beq_cont.137970:
    addi r4 r0 116
    lw r1 r29 272
    lw r2 r29 268
    lw r3 r29 264
    lw r25 r29 56
    sw r31 r29 276
    addi r29 r29 280
    lw r26 r25 0
    jalr r26
    subi r29 r29 280
    lw r31 r29 276
    lw r1 r29 260
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 80
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.137966:
    lw r1 r29 260
    lw r2 r1 8
    lw r2 r2 4
    slti r28 r2 0
    bne r0 r28 bge_else.137971
    lw r2 r1 12
    lw r2 r2 4
    addi r28 r0 0
    bne r2 r28 beq_else.137973
    j beq_cont.137974
beq_else.137973:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 80
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 76
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lw r25 r29 4
    sw r5 r29 276
    sw r4 r29 280
    sw r2 r29 284
    mv r1 r5
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    addi r4 r0 118
    lw r1 r29 284
    lw r2 r29 280
    lw r3 r29 276
    lw r25 r29 56
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    lw r1 r29 260
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 80
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.137974:
    lw r2 r1 8
    lw r2 r2 8
    slti r28 r2 0
    bne r0 r28 bge_else.137975
    lw r2 r1 12
    lw r2 r2 8
    addi r28 r0 0
    bne r2 r28 beq_else.137977
    j beq_cont.137978
beq_else.137977:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 80
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 76
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 8
    lw r5 r5 8
    lw r25 r29 0
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    lw r1 r29 260
    lw r2 r1 20
    lw r2 r2 8
    lw r3 r29 80
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.137978:
    addi r2 r0 3
    lw r25 r29 24
    sw r31 r29 292
    addi r29 r29 296
    lw r26 r25 0
    jalr r26
    subi r29 r29 296
    lw r31 r29 292
    j bge_cont.137976
bge_else.137975:
bge_cont.137976:
    j bge_cont.137972
bge_else.137971:
bge_cont.137972:
    j bge_cont.137964
bge_else.137963:
bge_cont.137964:
    lw r1 r29 108
    subi r1 r1 1
    lw r2 r29 12
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.137979
    subi r2 r2 5
    j bge_cont.137980
bge_else.137979:
bge_cont.137980:
    slti r28 r1 0
    bne r0 r28 bge_else.137981
    lw r3 r29 100
    lwcZ f0 r3 0
    lw r3 r29 88
    lw r3 r3 0
    sub r3 r1 r3
    itof f1 r3
    fmul f0 f0 f1
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f1 f0 f1
    lwcZ f2 r29 120
    fadd f1 f1 f2
    lw r4 r29 176
    swcZ f1 r4 0
    lwcZ f1 r3 4
    fmul f1 f0 f1
    lwcZ f3 r29 116
    fadd f1 f1 f3
    swcZ f1 r4 4
    lwcZ f1 r3 8
    fmul f0 f0 f1
    lwcZ f1 r29 112
    fadd f0 f0 f1
    swcZ f0 r4 8
    lwcZ f0 r4 0
    fmul f0 f0 f0
    lwcZ f4 r4 4
    fmul f4 f4 f4
    fadd f0 f0 f4
    lwcZ f4 r4 8
    fmul f4 f4 f4
    fadd f0 f0 f4
    flui f4 0
    # 0.000000
    fclt f4 f0
    bc1f float_ble_else.137982
    sqrt_init f4 f0
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f0
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137984
    j float_eq0_cont.137985
float_eq0.137984:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137985:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f0
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137986
    j float_eq0_cont.137987
float_eq0.137986:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137987:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f0
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137988
    j float_eq0_cont.137989
float_eq0.137988:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137989:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f0
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137990
    j float_eq0_cont.137991
float_eq0.137990:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.137991:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f0 f5 f0
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.137992
    j float_eq0_cont.137993
float_eq0.137992:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.137993:
    fmul f0 f0 f4
    j float_ble_cont.137983
float_ble_else.137982:
    flui f0 0
    # 0.000000
float_ble_cont.137983:
    fcz f0
    bc1f float_eq0.137994
    flui f0 16256
    # 1.000000
    j float_eq0_cont.137995
float_eq0.137994:
    flui f4 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.137996
    j float_eq0_cont.137997
float_eq0.137996:
    finv_init f5 f0
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f0 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f0 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f0 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f0 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f0 f0 f5
    fsub f0 f6 f0
    fmul f0 f5 f0
float_eq0_cont.137997:
    fmul f0 f4 f0
float_eq0_cont.137995:
    lwcZ f4 r4 0
    fmul f4 f4 f0
    swcZ f4 r4 0
    lwcZ f4 r4 4
    fmul f4 f4 f0
    swcZ f4 r4 4
    lwcZ f4 r4 8
    fmul f0 f4 f0
    swcZ f0 r4 8
    flui f0 0
    # 0.000000
    lw r3 r29 128
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r5 r29 92
    lwcZ f0 r5 0
    lw r6 r29 168
    swcZ f0 r6 0
    lwcZ f0 r5 4
    swcZ f0 r6 4
    lwcZ f0 r5 8
    swcZ f0 r6 8
    addi r5 r0 0
    flui f0 16256
    # 1.000000
    sll r6 r1 2
    lw r7 r29 104
    add r27 r7 r6
    lw r6 r27 0
    flui f4 0
    # 0.000000
    lw r25 r29 16
    sw r2 r29 288
    sw r1 r29 292
    mv r3 r6
    mv r2 r4
    mv r1 r5
    fmv  f1 f4
    sw r31 r29 300
    addi r29 r29 304
    lw r26 r25 0
    jalr r26
    subi r29 r29 304
    lw r31 r29 300
    lw r1 r29 292
    sll r2 r1 2
    lw r3 r29 104
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 128
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r4 r29 288
    sw r4 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r5 r2 8
    lw r5 r5 0
    slti r28 r5 0
    bne r0 r28 bge_else.137998
    lw r5 r2 12
    lw r5 r5 0
    sw r2 r29 296
    addi r28 r0 0
    bne r5 r28 beq_else.138000
    j beq_cont.138001
beq_else.138000:
    lw r5 r2 24
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 80
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    lw r7 r2 28
    lw r8 r2 4
    sll r5 r5 2
    lw r9 r29 76
    add r27 r9 r5
    lw r5 r27 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 4
    sw r8 r29 300
    sw r7 r29 304
    sw r5 r29 308
    mv r1 r8
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    addi r4 r0 118
    lw r1 r29 308
    lw r2 r29 304
    lw r3 r29 300
    lw r25 r29 56
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    lw r1 r29 296
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 80
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.138001:
    lw r1 r29 296
    lw r2 r1 8
    lw r2 r2 4
    slti r28 r2 0
    bne r0 r28 bge_else.138002
    lw r2 r1 12
    lw r2 r2 4
    addi r28 r0 0
    bne r2 r28 beq_else.138004
    j beq_cont.138005
beq_else.138004:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 80
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 76
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lw r25 r29 0
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    lw r1 r29 296
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 80
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.138005:
    addi r2 r0 2
    lw r25 r29 24
    sw r31 r29 316
    addi r29 r29 320
    lw r26 r25 0
    jalr r26
    subi r29 r29 320
    lw r31 r29 316
    j bge_cont.138003
bge_else.138002:
bge_cont.138003:
    j bge_cont.137999
bge_else.137998:
bge_cont.137999:
    lw r1 r29 292
    subi r2 r1 1
    lw r1 r29 288
    addi r1 r1 1
    slti r28 r1 5
    bne r0 r28 bge_else.138006
    subi r3 r1 5
    j bge_cont.138007
bge_else.138006:
    or r3 r1 r0
bge_cont.138007:
    lwcZ f0 r29 120
    lwcZ f1 r29 116
    lwcZ f2 r29 112
    lw r1 r29 104
    lw r25 r29 84
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.137981:
    jr r31
bge_else.137802:
    jr r31
pretrace_line.3027:
    lw r4 r25 72
    lw r5 r25 68
    lw r6 r25 64
    lw r7 r25 60
    lw r8 r25 56
    lw r9 r25 52
    lw r10 r25 48
    lw r11 r25 44
    lw r12 r25 40
    lw r13 r25 36
    lw r14 r25 32
    lw r15 r25 28
    lw r16 r25 24
    lw r17 r25 20
    lw r18 r25 16
    lw r19 r25 12
    lw r20 r25 8
    lw r21 r25 4
    lwcZ f0 r12 0
    lw r22 r19 4
    sub r2 r2 r22
    itof f1 r2
    fmul f0 f0 f1
    lwcZ f1 r10 0
    fmul f1 f0 f1
    lwcZ f2 r9 0
    fadd f1 f1 f2
    lwcZ f2 r10 4
    fmul f2 f0 f2
    lwcZ f3 r9 4
    fadd f2 f2 f3
    lwcZ f3 r10 8
    fmul f0 f0 f3
    lwcZ f3 r9 8
    fadd f0 f0 f3
    lw r2 r18 0
    subi r2 r2 1
    slti r28 r2 0
    bne r0 r28 bge_else.138010
    lwcZ f3 r12 0
    lw r9 r19 0
    sub r9 r2 r9
    itof f4 r9
    fmul f3 f3 f4
    lwcZ f4 r11 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    swcZ f4 r14 0
    lwcZ f4 r11 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r14 4
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r14 8
    lwcZ f3 r14 0
    fmul f3 f3 f3
    lwcZ f4 r14 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r14 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.138011
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.138013
    j float_eq0_cont.138014
float_eq0.138013:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.138014:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.138015
    j float_eq0_cont.138016
float_eq0.138015:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.138016:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.138017
    j float_eq0_cont.138018
float_eq0.138017:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.138018:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.138019
    j float_eq0_cont.138020
float_eq0.138019:
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
float_eq0_cont.138020:
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    fcz f4
    bc1f float_eq0.138021
    j float_eq0_cont.138022
float_eq0.138021:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
float_eq0_cont.138022:
    fmul f3 f3 f4
    j float_ble_cont.138012
float_ble_else.138011:
    flui f3 0
    # 0.000000
float_ble_cont.138012:
    fcz f3
    bc1f float_eq0.138023
    flui f3 16256
    # 1.000000
    j float_eq0_cont.138024
float_eq0.138023:
    flui f4 16256
    # 1.000000
    fcz f3
    bc1f float_eq0.138025
    j float_eq0_cont.138026
float_eq0.138025:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138026:
    fmul f3 f4 f3
float_eq0_cont.138024:
    lwcZ f4 r14 0
    fmul f4 f4 f3
    swcZ f4 r14 0
    lwcZ f4 r14 4
    fmul f4 f4 f3
    swcZ f4 r14 4
    lwcZ f4 r14 8
    fmul f3 f4 f3
    swcZ f3 r14 8
    flui f3 0
    # 0.000000
    swcZ f3 r13 0
    swcZ f3 r13 4
    swcZ f3 r13 8
    lwcZ f3 r4 0
    swcZ f3 r7 0
    lwcZ f3 r4 4
    swcZ f3 r7 4
    lwcZ f3 r4 8
    swcZ f3 r7 8
    addi r4 r0 0
    flui f3 16256
    # 1.000000
    sll r7 r2 2
    add r27 r1 r7
    lw r7 r27 0
    flui f4 0
    # 0.000000
    swcZ f0 r29 0
    swcZ f2 r29 4
    swcZ f1 r29 8
    sw r15 r29 12
    sw r16 r29 16
    sw r6 r29 20
    sw r17 r29 24
    sw r8 r29 28
    sw r20 r29 32
    sw r21 r29 36
    sw r3 r29 40
    sw r13 r29 44
    sw r1 r29 48
    sw r2 r29 52
    mv r3 r7
    mv r2 r14
    mv r1 r4
    mv r25 r5
    fmv  f1 f4
    fmv  f0 f3
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 52
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 44
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r4 r29 40
    sw r4 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r5 r2 8
    lw r5 r5 0
    slti r28 r5 0
    bne r0 r28 bge_else.138027
    lw r5 r2 12
    lw r5 r5 0
    sw r2 r29 56
    addi r28 r0 0
    bne r5 r28 beq_else.138029
    j beq_cont.138030
beq_else.138029:
    lw r5 r2 24
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 36
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    lw r7 r2 28
    lw r8 r2 4
    sll r5 r5 2
    lw r9 r29 32
    add r27 r9 r5
    lw r5 r27 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 28
    sw r8 r29 60
    sw r7 r29 64
    sw r5 r29 68
    mv r1 r8
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r4 r0 118
    lw r1 r29 68
    lw r2 r29 64
    lw r3 r29 60
    lw r25 r29 24
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 56
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 36
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.138030:
    lw r1 r29 56
    lw r2 r1 8
    lw r2 r2 4
    slti r28 r2 0
    bne r0 r28 bge_else.138031
    lw r2 r1 12
    lw r2 r2 4
    addi r28 r0 0
    bne r2 r28 beq_else.138033
    j beq_cont.138034
beq_else.138033:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 36
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 32
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lw r25 r29 20
    mv r3 r5
    mv r1 r2
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 56
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 36
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.138034:
    addi r2 r0 2
    lw r25 r29 16
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j bge_cont.138032
bge_else.138031:
bge_cont.138032:
    j bge_cont.138028
bge_else.138027:
bge_cont.138028:
    lw r1 r29 52
    subi r2 r1 1
    lw r1 r29 40
    addi r1 r1 1
    slti r28 r1 5
    bne r0 r28 bge_else.138035
    subi r3 r1 5
    j bge_cont.138036
bge_else.138035:
    or r3 r1 r0
bge_cont.138036:
    lwcZ f0 r29 8
    lwcZ f1 r29 4
    lwcZ f2 r29 0
    lw r1 r29 48
    lw r25 r29 12
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.138010:
    jr r31
scan_pixel.3031:
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    lw r15 r10 0
    slt r28 r1 r15
    bne r0 r28 beq_else.138038
    jr r31
beq_else.138038:
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 0
    lwcZ f0 r15 0
    swcZ f0 r9 0
    lwcZ f0 r15 4
    swcZ f0 r9 4
    lwcZ f0 r15 8
    swcZ f0 r9 8
    lw r15 r10 4
    addi r16 r2 1
    slt r28 r16 r15
    bne r0 r28 ble_else.138040
    addi r15 r0 0
    j ble_cont.138041
ble_else.138040:
    addi r28 r0 0
    slt r28 r28 r2
    bne r0 r28 ble_else.138042
    addi r15 r0 0
    j ble_cont.138043
ble_else.138042:
    lw r15 r10 0
    addi r16 r1 1
    slt r28 r16 r15
    bne r0 r28 ble_else.138044
    addi r15 r0 0
    j ble_cont.138045
ble_else.138044:
    addi r28 r0 0
    slt r28 r28 r1
    bne r0 r28 ble_else.138046
    addi r15 r0 0
    j ble_cont.138047
ble_else.138046:
    addi r15 r0 1
ble_cont.138047:
ble_cont.138045:
ble_cont.138043:
ble_cont.138041:
    sw r25 r29 0
    sw r6 r29 4
    sw r5 r29 8
    sw r3 r29 12
    sw r11 r29 16
    sw r14 r29 20
    sw r8 r29 24
    sw r13 r29 28
    sw r2 r29 32
    sw r4 r29 36
    sw r10 r29 40
    sw r1 r29 44
    sw r9 r29 48
    addi r28 r0 0
    bne r15 r28 beq_else.138048
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r16 r15 8
    lw r16 r16 0
    slti r28 r16 0
    bne r0 r28 bge_else.138050
    lw r16 r15 12
    lw r16 r16 0
    sw r15 r29 52
    addi r28 r0 0
    bne r16 r28 beq_else.138052
    j beq_cont.138053
beq_else.138052:
    lw r16 r15 20
    lw r17 r15 28
    lw r18 r15 4
    lw r19 r15 16
    lw r16 r16 0
    lwcZ f0 r16 0
    swcZ f0 r13 0
    lwcZ f0 r16 4
    swcZ f0 r13 4
    lwcZ f0 r16 8
    swcZ f0 r13 8
    lw r16 r15 24
    lw r16 r16 0
    lw r17 r17 0
    lw r18 r18 0
    sw r19 r29 56
    sw r18 r29 60
    sw r17 r29 64
    sw r7 r29 68
    sw r12 r29 72
    sw r16 r29 76
    addi r28 r0 0
    bne r16 r28 beq_else.138054
    j beq_cont.138055
beq_else.138054:
    lw r20 r12 0
    mv r3 r18
    mv r2 r17
    mv r1 r20
    mv r25 r7
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.138055:
    lw r1 r29 76
    addi r28 r0 1
    bne r1 r28 beq_else.138056
    j beq_cont.138057
beq_else.138056:
    lw r2 r29 72
    lw r3 r2 4
    lw r4 r29 64
    lw r5 r29 60
    lw r25 r29 68
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.138057:
    lw r1 r29 76
    addi r28 r0 2
    bne r1 r28 beq_else.138058
    j beq_cont.138059
beq_else.138058:
    lw r2 r29 72
    lw r3 r2 8
    lw r4 r29 64
    lw r5 r29 60
    lw r25 r29 68
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.138059:
    lw r1 r29 76
    addi r28 r0 3
    bne r1 r28 beq_else.138060
    j beq_cont.138061
beq_else.138060:
    lw r2 r29 72
    lw r3 r2 12
    lw r4 r29 64
    lw r5 r29 60
    lw r25 r29 68
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.138061:
    lw r1 r29 76
    addi r28 r0 4
    bne r1 r28 beq_else.138062
    j beq_cont.138063
beq_else.138062:
    lw r1 r29 72
    lw r1 r1 16
    lw r2 r29 64
    lw r3 r29 60
    lw r25 r29 68
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.138063:
    lw r1 r29 56
    lw r1 r1 0
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.138053:
    lw r1 r29 52
    lw r2 r1 8
    lw r2 r2 4
    slti r28 r2 0
    bne r0 r28 bge_else.138064
    lw r2 r1 12
    lw r2 r2 4
    addi r28 r0 0
    bne r2 r28 beq_else.138066
    j beq_cont.138067
beq_else.138066:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    lw r2 r2 4
    lwcZ f0 r2 0
    lw r6 r29 28
    swcZ f0 r6 0
    lwcZ f0 r2 4
    swcZ f0 r6 4
    lwcZ f0 r2 8
    swcZ f0 r6 8
    lw r2 r1 24
    lw r2 r2 0
    lw r3 r3 4
    lw r4 r4 4
    lw r25 r29 24
    sw r5 r29 80
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r1 r1 4
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.138067:
    addi r2 r0 2
    lw r1 r29 52
    lw r3 r1 8
    lw r3 r3 8
    slti r28 r3 0
    bne r0 r28 bge_else.138068
    lw r3 r1 12
    lw r3 r3 8
    addi r28 r0 0
    bne r3 r28 beq_else.138070
    j beq_cont.138071
beq_else.138070:
    lw r25 r29 20
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.138071:
    addi r2 r0 3
    lw r1 r29 52
    lw r25 r29 16
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j bge_cont.138069
bge_else.138068:
bge_cont.138069:
    j bge_cont.138065
bge_else.138064:
bge_cont.138065:
    j bge_cont.138051
bge_else.138050:
bge_cont.138051:
    j beq_cont.138049
beq_else.138048:
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r12 r7 8
    lw r12 r12 0
    slti r28 r12 0
    bne r0 r28 bge_else.138072
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 8
    lw r12 r12 0
    sll r15 r1 2
    add r27 r3 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.138074
    sll r15 r1 2
    add r27 r5 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.138076
    subi r15 r1 1
    sll r15 r15 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.138078
    addi r15 r1 1
    sll r15 r15 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 0
    bne r15 r12 beq_else.138080
    addi r12 r0 1
    j beq_cont.138081
beq_else.138080:
    addi r12 r0 0
beq_cont.138081:
    j beq_cont.138079
beq_else.138078:
    addi r12 r0 0
beq_cont.138079:
    j beq_cont.138077
beq_else.138076:
    addi r12 r0 0
beq_cont.138077:
    j beq_cont.138075
beq_else.138074:
    addi r12 r0 0
beq_cont.138075:
    addi r28 r0 0
    bne r12 r28 beq_else.138082
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r12 r7 8
    lw r12 r12 0
    slti r28 r12 0
    bne r0 r28 bge_else.138084
    lw r12 r7 12
    lw r12 r12 0
    sw r7 r29 84
    addi r28 r0 0
    bne r12 r28 beq_else.138086
    j beq_cont.138087
beq_else.138086:
    lw r12 r7 20
    lw r15 r7 28
    lw r16 r7 4
    lw r17 r7 16
    lw r12 r12 0
    lwcZ f0 r12 0
    swcZ f0 r13 0
    lwcZ f0 r12 4
    swcZ f0 r13 4
    lwcZ f0 r12 8
    swcZ f0 r13 8
    lw r12 r7 24
    lw r12 r12 0
    lw r15 r15 0
    lw r16 r16 0
    sw r17 r29 88
    mv r3 r16
    mv r2 r15
    mv r1 r12
    mv r25 r8
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    lw r1 r1 0
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.138087:
    addi r2 r0 1
    lw r1 r29 84
    lw r3 r1 8
    lw r3 r3 4
    slti r28 r3 0
    bne r0 r28 bge_else.138088
    lw r3 r1 12
    lw r3 r3 4
    addi r28 r0 0
    bne r3 r28 beq_else.138090
    j beq_cont.138091
beq_else.138090:
    lw r25 r29 20
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.138091:
    addi r2 r0 2
    lw r1 r29 84
    lw r25 r29 16
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j bge_cont.138089
bge_else.138088:
bge_cont.138089:
    j bge_cont.138085
bge_else.138084:
bge_cont.138085:
    j beq_cont.138083
beq_else.138082:
    lw r7 r7 12
    lw r7 r7 0
    addi r28 r0 0
    bne r7 r28 beq_else.138092
    j beq_cont.138093
beq_else.138092:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r12 r1 1
    sll r12 r12 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 20
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r1 2
    add r27 r5 r17
    lw r17 r27 0
    lw r17 r17 20
    lw r7 r7 0
    lwcZ f0 r7 0
    swcZ f0 r13 0
    lwcZ f0 r7 4
    swcZ f0 r13 4
    lwcZ f0 r7 8
    swcZ f0 r13 8
    lw r7 r12 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r15 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r16 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r17 0
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    lw r7 r7 0
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.138093:
    addi r7 r0 1
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r15 r12 8
    lw r15 r15 4
    slti r28 r15 0
    bne r0 r28 bge_else.138094
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 4
    sll r16 r1 2
    add r27 r3 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.138096
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.138098
    subi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.138100
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 4
    bne r16 r15 beq_else.138102
    addi r15 r0 1
    j beq_cont.138103
beq_else.138102:
    addi r15 r0 0
beq_cont.138103:
    j beq_cont.138101
beq_else.138100:
    addi r15 r0 0
beq_cont.138101:
    j beq_cont.138099
beq_else.138098:
    addi r15 r0 0
beq_cont.138099:
    j beq_cont.138097
beq_else.138096:
    addi r15 r0 0
beq_cont.138097:
    addi r28 r0 0
    bne r15 r28 beq_else.138104
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r15 r12 8
    lw r15 r15 4
    slti r28 r15 0
    bne r0 r28 bge_else.138106
    lw r15 r12 12
    lw r15 r15 4
    sw r12 r29 92
    addi r28 r0 0
    bne r15 r28 beq_else.138108
    j beq_cont.138109
beq_else.138108:
    mv r2 r7
    mv r1 r12
    mv r25 r14
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.138109:
    addi r2 r0 2
    lw r1 r29 92
    lw r25 r29 16
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j bge_cont.138107
bge_else.138106:
bge_cont.138107:
    j beq_cont.138105
beq_else.138104:
    lw r7 r12 12
    lw r7 r7 4
    addi r28 r0 0
    bne r7 r28 beq_else.138110
    j beq_cont.138111
beq_else.138110:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r12 r1 1
    sll r12 r12 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 20
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r1 2
    add r27 r5 r17
    lw r17 r27 0
    lw r17 r17 20
    lw r7 r7 4
    lwcZ f0 r7 0
    swcZ f0 r13 0
    lwcZ f0 r7 4
    swcZ f0 r13 4
    lwcZ f0 r7 8
    swcZ f0 r13 8
    lw r7 r12 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r15 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r16 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r17 4
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    lw r7 r7 4
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.138111:
    addi r7 r0 2
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    lw r15 r12 8
    lw r15 r15 8
    slti r28 r15 0
    bne r0 r28 bge_else.138112
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 8
    lw r15 r15 8
    sll r16 r1 2
    add r27 r3 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.138114
    sll r16 r1 2
    add r27 r5 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.138116
    subi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.138118
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 8
    lw r16 r16 8
    bne r16 r15 beq_else.138120
    addi r15 r0 1
    j beq_cont.138121
beq_else.138120:
    addi r15 r0 0
beq_cont.138121:
    j beq_cont.138119
beq_else.138118:
    addi r15 r0 0
beq_cont.138119:
    j beq_cont.138117
beq_else.138116:
    addi r15 r0 0
beq_cont.138117:
    j beq_cont.138115
beq_else.138114:
    addi r15 r0 0
beq_cont.138115:
    addi r28 r0 0
    bne r15 r28 beq_else.138122
    sll r12 r1 2
    add r27 r4 r12
    lw r12 r27 0
    mv r2 r7
    mv r1 r12
    mv r25 r11
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.138123
beq_else.138122:
    lw r7 r12 12
    lw r7 r7 8
    addi r28 r0 0
    bne r7 r28 beq_else.138124
    j beq_cont.138125
beq_else.138124:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r12 r1 1
    sll r12 r12 2
    add r27 r4 r12
    lw r12 r27 0
    lw r12 r12 20
    sll r15 r1 2
    add r27 r4 r15
    lw r15 r27 0
    lw r15 r15 20
    addi r16 r1 1
    sll r16 r16 2
    add r27 r4 r16
    lw r16 r27 0
    lw r16 r16 20
    sll r17 r1 2
    add r27 r5 r17
    lw r17 r27 0
    lw r17 r17 20
    lw r7 r7 8
    lwcZ f0 r7 0
    swcZ f0 r13 0
    lwcZ f0 r7 4
    swcZ f0 r13 4
    lwcZ f0 r7 8
    swcZ f0 r13 8
    lw r7 r12 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r15 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r16 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r7 r17 8
    lwcZ f0 r13 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    lw r7 r7 8
    lwcZ f0 r9 0
    lwcZ f1 r7 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 0
    lwcZ f0 r9 4
    lwcZ f1 r7 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 4
    lwcZ f0 r9 8
    lwcZ f1 r7 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r9 8
beq_cont.138125:
    addi r7 r0 3
    mv r25 r6
    mv r6 r7
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.138123:
    j bge_cont.138113
bge_else.138112:
bge_cont.138113:
beq_cont.138105:
    j bge_cont.138095
bge_else.138094:
bge_cont.138095:
beq_cont.138083:
    j bge_cont.138073
bge_else.138072:
bge_cont.138073:
beq_cont.138049:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138126
    slti r28 r2 0
    bne r0 r28 bge_else.138128
    j bge_cont.138129
bge_else.138128:
    addi r2 r0 0
bge_cont.138129:
    j ble_cont.138127
ble_else.138126:
    addi r2 r0 255
ble_cont.138127:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138130
    slti r28 r2 0
    bne r0 r28 bge_else.138132
    j bge_cont.138133
bge_else.138132:
    addi r2 r0 0
bge_cont.138133:
    j ble_cont.138131
ble_else.138130:
    addi r2 r0 255
ble_cont.138131:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138134
    slti r28 r2 0
    bne r0 r28 bge_else.138136
    j bge_cont.138137
bge_else.138136:
    addi r2 r0 0
bge_cont.138137:
    j ble_cont.138135
ble_else.138134:
    addi r2 r0 255
ble_cont.138135:
    out r2 0
    lw r2 r29 44
    addi r2 r2 1
    lw r3 r29 40
    lw r4 r3 0
    slt r28 r2 r4
    bne r0 r28 beq_else.138138
    jr r31
beq_else.138138:
    sll r4 r2 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 0
    lwcZ f0 r4 0
    swcZ f0 r1 0
    lwcZ f0 r4 4
    swcZ f0 r1 4
    lwcZ f0 r4 8
    swcZ f0 r1 8
    lw r4 r3 4
    lw r6 r29 32
    addi r7 r6 1
    slt r28 r7 r4
    bne r0 r28 ble_else.138140
    addi r4 r0 0
    j ble_cont.138141
ble_else.138140:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138142
    addi r4 r0 0
    j ble_cont.138143
ble_else.138142:
    lw r4 r3 0
    addi r7 r2 1
    slt r28 r7 r4
    bne r0 r28 ble_else.138144
    addi r4 r0 0
    j ble_cont.138145
ble_else.138144:
    addi r28 r0 0
    slt r28 r28 r2
    bne r0 r28 ble_else.138146
    addi r4 r0 0
    j ble_cont.138147
ble_else.138146:
    addi r4 r0 1
ble_cont.138147:
ble_cont.138145:
ble_cont.138143:
ble_cont.138141:
    sw r2 r29 96
    addi r28 r0 0
    bne r4 r28 beq_else.138148
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r7 r4 8
    lw r7 r7 0
    slti r28 r7 0
    bne r0 r28 bge_else.138150
    lw r7 r4 12
    lw r7 r7 0
    sw r4 r29 100
    addi r28 r0 0
    bne r7 r28 beq_else.138152
    j beq_cont.138153
beq_else.138152:
    lw r7 r4 20
    lw r8 r4 28
    lw r9 r4 4
    lw r10 r4 16
    lw r7 r7 0
    lwcZ f0 r7 0
    lw r11 r29 28
    swcZ f0 r11 0
    lwcZ f0 r7 4
    swcZ f0 r11 4
    lwcZ f0 r7 8
    swcZ f0 r11 8
    lw r7 r4 24
    lw r7 r7 0
    lw r8 r8 0
    lw r9 r9 0
    lw r25 r29 24
    sw r10 r29 104
    mv r3 r9
    mv r2 r8
    mv r1 r7
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 104
    lw r1 r1 0
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 28
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.138153:
    addi r2 r0 1
    lw r1 r29 100
    lw r3 r1 8
    lw r3 r3 4
    slti r28 r3 0
    bne r0 r28 bge_else.138154
    lw r3 r1 12
    lw r3 r3 4
    addi r28 r0 0
    bne r3 r28 beq_else.138156
    j beq_cont.138157
beq_else.138156:
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.138157:
    addi r2 r0 2
    lw r1 r29 100
    lw r25 r29 16
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j bge_cont.138155
bge_else.138154:
bge_cont.138155:
    j bge_cont.138151
bge_else.138150:
bge_cont.138151:
    j beq_cont.138149
beq_else.138148:
    addi r4 r0 0
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r8 r7 8
    lw r8 r8 0
    slti r28 r8 0
    bne r0 r28 bge_else.138158
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    sll r9 r2 2
    lw r10 r29 12
    add r27 r10 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138160
    sll r9 r2 2
    lw r11 r29 8
    add r27 r11 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138162
    subi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138164
    addi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138166
    addi r8 r0 1
    j beq_cont.138167
beq_else.138166:
    addi r8 r0 0
beq_cont.138167:
    j beq_cont.138165
beq_else.138164:
    addi r8 r0 0
beq_cont.138165:
    j beq_cont.138163
beq_else.138162:
    addi r8 r0 0
beq_cont.138163:
    j beq_cont.138161
beq_else.138160:
    addi r8 r0 0
beq_cont.138161:
    addi r28 r0 0
    bne r8 r28 beq_else.138168
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r8 r7 8
    lw r8 r8 0
    slti r28 r8 0
    bne r0 r28 bge_else.138170
    lw r8 r7 12
    lw r8 r8 0
    sw r7 r29 108
    addi r28 r0 0
    bne r8 r28 beq_else.138172
    j beq_cont.138173
beq_else.138172:
    lw r25 r29 20
    mv r2 r4
    mv r1 r7
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.138173:
    addi r2 r0 1
    lw r1 r29 108
    lw r25 r29 16
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j bge_cont.138171
bge_else.138170:
bge_cont.138171:
    j beq_cont.138169
beq_else.138168:
    lw r4 r7 12
    lw r4 r4 0
    addi r28 r0 0
    bne r4 r28 beq_else.138174
    j beq_cont.138175
beq_else.138174:
    sll r4 r2 2
    add r27 r10 r4
    lw r4 r27 0
    lw r4 r4 20
    subi r7 r2 1
    sll r7 r7 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 20
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 20
    addi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 20
    sll r11 r2 2
    lw r12 r29 8
    add r27 r12 r11
    lw r11 r27 0
    lw r11 r11 20
    lw r4 r4 0
    lwcZ f0 r4 0
    lw r13 r29 28
    swcZ f0 r13 0
    lwcZ f0 r4 4
    swcZ f0 r13 4
    lwcZ f0 r4 8
    swcZ f0 r13 8
    lw r4 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r8 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r9 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r11 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 16
    lw r4 r4 0
    lwcZ f0 r1 0
    lwcZ f1 r4 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r4 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r4 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.138175:
    addi r4 r0 1
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r8 r7 8
    lw r8 r8 4
    slti r28 r8 0
    bne r0 r28 bge_else.138176
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 4
    sll r9 r2 2
    add r27 r10 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 4
    bne r9 r8 beq_else.138178
    sll r9 r2 2
    lw r11 r29 8
    add r27 r11 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 4
    bne r9 r8 beq_else.138180
    subi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 4
    bne r9 r8 beq_else.138182
    addi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 4
    bne r9 r8 beq_else.138184
    addi r8 r0 1
    j beq_cont.138185
beq_else.138184:
    addi r8 r0 0
beq_cont.138185:
    j beq_cont.138183
beq_else.138182:
    addi r8 r0 0
beq_cont.138183:
    j beq_cont.138181
beq_else.138180:
    addi r8 r0 0
beq_cont.138181:
    j beq_cont.138179
beq_else.138178:
    addi r8 r0 0
beq_cont.138179:
    addi r28 r0 0
    bne r8 r28 beq_else.138186
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r25 r29 16
    mv r2 r4
    mv r1 r7
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.138187
beq_else.138186:
    lw r4 r7 12
    lw r4 r4 4
    addi r28 r0 0
    bne r4 r28 beq_else.138188
    j beq_cont.138189
beq_else.138188:
    sll r4 r2 2
    add r27 r10 r4
    lw r4 r27 0
    lw r4 r4 20
    subi r7 r2 1
    sll r7 r7 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 20
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 20
    addi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 20
    sll r11 r2 2
    lw r12 r29 8
    add r27 r12 r11
    lw r11 r27 0
    lw r11 r11 20
    lw r4 r4 4
    lwcZ f0 r4 0
    lw r13 r29 28
    swcZ f0 r13 0
    lwcZ f0 r4 4
    swcZ f0 r13 4
    lwcZ f0 r4 8
    swcZ f0 r13 8
    lw r4 r7 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r8 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r9 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r11 4
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 16
    lw r4 r4 4
    lwcZ f0 r1 0
    lwcZ f1 r4 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r4 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r4 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.138189:
    addi r4 r0 2
    lw r7 r29 8
    lw r25 r29 4
    mv r3 r10
    mv r1 r2
    mv r2 r6
    mv r6 r4
    mv r4 r5
    mv r5 r7
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.138187:
    j bge_cont.138177
bge_else.138176:
bge_cont.138177:
beq_cont.138169:
    j bge_cont.138159
bge_else.138158:
bge_cont.138159:
beq_cont.138149:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138190
    slti r28 r2 0
    bne r0 r28 bge_else.138192
    j bge_cont.138193
bge_else.138192:
    addi r2 r0 0
bge_cont.138193:
    j ble_cont.138191
ble_else.138190:
    addi r2 r0 255
ble_cont.138191:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138194
    slti r28 r2 0
    bne r0 r28 bge_else.138196
    j bge_cont.138197
bge_else.138196:
    addi r2 r0 0
bge_cont.138197:
    j ble_cont.138195
ble_else.138194:
    addi r2 r0 255
ble_cont.138195:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138198
    slti r28 r2 0
    bne r0 r28 bge_else.138200
    j bge_cont.138201
bge_else.138200:
    addi r2 r0 0
bge_cont.138201:
    j ble_cont.138199
ble_else.138198:
    addi r2 r0 255
ble_cont.138199:
    out r2 0
    lw r2 r29 96
    addi r2 r2 1
    lw r3 r29 40
    lw r4 r3 0
    slt r28 r2 r4
    bne r0 r28 beq_else.138202
    jr r31
beq_else.138202:
    sll r4 r2 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 0
    lwcZ f0 r4 0
    swcZ f0 r1 0
    lwcZ f0 r4 4
    swcZ f0 r1 4
    lwcZ f0 r4 8
    swcZ f0 r1 8
    lw r4 r3 4
    lw r6 r29 32
    addi r7 r6 1
    slt r28 r7 r4
    bne r0 r28 ble_else.138204
    addi r4 r0 0
    j ble_cont.138205
ble_else.138204:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138206
    addi r4 r0 0
    j ble_cont.138207
ble_else.138206:
    lw r4 r3 0
    addi r7 r2 1
    slt r28 r7 r4
    bne r0 r28 ble_else.138208
    addi r4 r0 0
    j ble_cont.138209
ble_else.138208:
    addi r28 r0 0
    slt r28 r28 r2
    bne r0 r28 ble_else.138210
    addi r4 r0 0
    j ble_cont.138211
ble_else.138210:
    addi r4 r0 1
ble_cont.138211:
ble_cont.138209:
ble_cont.138207:
ble_cont.138205:
    sw r2 r29 112
    addi r28 r0 0
    bne r4 r28 beq_else.138212
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    addi r7 r0 0
    lw r8 r4 8
    lw r8 r8 0
    slti r28 r8 0
    bne r0 r28 bge_else.138214
    lw r8 r4 12
    lw r8 r8 0
    sw r4 r29 116
    addi r28 r0 0
    bne r8 r28 beq_else.138216
    j beq_cont.138217
beq_else.138216:
    lw r25 r29 20
    mv r2 r7
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.138217:
    addi r2 r0 1
    lw r1 r29 116
    lw r25 r29 16
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j bge_cont.138215
bge_else.138214:
bge_cont.138215:
    j beq_cont.138213
beq_else.138212:
    addi r4 r0 0
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r8 r7 8
    lw r8 r8 0
    slti r28 r8 0
    bne r0 r28 bge_else.138218
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 8
    lw r8 r8 0
    sll r9 r2 2
    lw r10 r29 12
    add r27 r10 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138220
    sll r9 r2 2
    lw r11 r29 8
    add r27 r11 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138222
    subi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138224
    addi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 8
    lw r9 r9 0
    bne r9 r8 beq_else.138226
    addi r8 r0 1
    j beq_cont.138227
beq_else.138226:
    addi r8 r0 0
beq_cont.138227:
    j beq_cont.138225
beq_else.138224:
    addi r8 r0 0
beq_cont.138225:
    j beq_cont.138223
beq_else.138222:
    addi r8 r0 0
beq_cont.138223:
    j beq_cont.138221
beq_else.138220:
    addi r8 r0 0
beq_cont.138221:
    addi r28 r0 0
    bne r8 r28 beq_else.138228
    sll r7 r2 2
    add r27 r5 r7
    lw r7 r27 0
    lw r25 r29 16
    mv r2 r4
    mv r1 r7
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.138229
beq_else.138228:
    lw r4 r7 12
    lw r4 r4 0
    addi r28 r0 0
    bne r4 r28 beq_else.138230
    j beq_cont.138231
beq_else.138230:
    sll r4 r2 2
    add r27 r10 r4
    lw r4 r27 0
    lw r4 r4 20
    subi r7 r2 1
    sll r7 r7 2
    add r27 r5 r7
    lw r7 r27 0
    lw r7 r7 20
    sll r8 r2 2
    add r27 r5 r8
    lw r8 r27 0
    lw r8 r8 20
    addi r9 r2 1
    sll r9 r9 2
    add r27 r5 r9
    lw r9 r27 0
    lw r9 r9 20
    sll r11 r2 2
    lw r12 r29 8
    add r27 r12 r11
    lw r11 r27 0
    lw r11 r11 20
    lw r4 r4 0
    lwcZ f0 r4 0
    lw r13 r29 28
    swcZ f0 r13 0
    lwcZ f0 r4 4
    swcZ f0 r13 4
    lwcZ f0 r4 8
    swcZ f0 r13 8
    lw r4 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r8 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r9 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r4 r11 0
    lwcZ f0 r13 0
    lwcZ f1 r4 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r4 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r4 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    sll r4 r2 2
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 16
    lw r4 r4 0
    lwcZ f0 r1 0
    lwcZ f1 r4 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r4 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r4 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.138231:
    addi r4 r0 1
    lw r7 r29 8
    lw r25 r29 4
    mv r3 r10
    mv r1 r2
    mv r2 r6
    mv r6 r4
    mv r4 r5
    mv r5 r7
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.138229:
    j bge_cont.138219
bge_else.138218:
bge_cont.138219:
beq_cont.138213:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138232
    slti r28 r2 0
    bne r0 r28 bge_else.138234
    j bge_cont.138235
bge_else.138234:
    addi r2 r0 0
bge_cont.138235:
    j ble_cont.138233
ble_else.138232:
    addi r2 r0 255
ble_cont.138233:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138236
    slti r28 r2 0
    bne r0 r28 bge_else.138238
    j bge_cont.138239
bge_else.138238:
    addi r2 r0 0
bge_cont.138239:
    j ble_cont.138237
ble_else.138236:
    addi r2 r0 255
ble_cont.138237:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138240
    slti r28 r2 0
    bne r0 r28 bge_else.138242
    j bge_cont.138243
bge_else.138242:
    addi r2 r0 0
bge_cont.138243:
    j ble_cont.138241
ble_else.138240:
    addi r2 r0 255
ble_cont.138241:
    out r2 0
    lw r2 r29 112
    addi r2 r2 1
    lw r3 r29 40
    lw r4 r3 0
    slt r28 r2 r4
    bne r0 r28 beq_else.138244
    jr r31
beq_else.138244:
    sll r4 r2 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 0
    lwcZ f0 r4 0
    swcZ f0 r1 0
    lwcZ f0 r4 4
    swcZ f0 r1 4
    lwcZ f0 r4 8
    swcZ f0 r1 8
    lw r4 r3 4
    lw r6 r29 32
    addi r7 r6 1
    slt r28 r7 r4
    bne r0 r28 ble_else.138246
    addi r3 r0 0
    j ble_cont.138247
ble_else.138246:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138248
    addi r3 r0 0
    j ble_cont.138249
ble_else.138248:
    lw r3 r3 0
    addi r4 r2 1
    slt r28 r4 r3
    bne r0 r28 ble_else.138250
    addi r3 r0 0
    j ble_cont.138251
ble_else.138250:
    addi r28 r0 0
    slt r28 r28 r2
    bne r0 r28 ble_else.138252
    addi r3 r0 0
    j ble_cont.138253
ble_else.138252:
    addi r3 r0 1
ble_cont.138253:
ble_cont.138251:
ble_cont.138249:
ble_cont.138247:
    sw r2 r29 120
    addi r28 r0 0
    bne r3 r28 beq_else.138254
    sll r3 r2 2
    add r27 r5 r3
    lw r3 r27 0
    addi r4 r0 0
    lw r25 r29 16
    mv r2 r4
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.138255
beq_else.138254:
    addi r3 r0 0
    lw r4 r29 12
    lw r7 r29 8
    lw r25 r29 4
    mv r1 r2
    mv r2 r6
    mv r6 r3
    mv r3 r4
    mv r4 r5
    mv r5 r7
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.138255:
    lw r1 r29 48
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138256
    slti r28 r2 0
    bne r0 r28 bge_else.138258
    j bge_cont.138259
bge_else.138258:
    addi r2 r0 0
bge_cont.138259:
    j ble_cont.138257
ble_else.138256:
    addi r2 r0 255
ble_cont.138257:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138260
    slti r28 r2 0
    bne r0 r28 bge_else.138262
    j bge_cont.138263
bge_else.138262:
    addi r2 r0 0
bge_cont.138263:
    j ble_cont.138261
ble_else.138260:
    addi r2 r0 255
ble_cont.138261:
    out r2 0
    lwcZ f0 r1 8
    ftoi r1 f0
    addi r28 r0 255
    slt r28 r28 r1
    bne r0 r28 ble_else.138264
    slti r28 r1 0
    bne r0 r28 bge_else.138266
    j bge_cont.138267
bge_else.138266:
    addi r1 r0 0
bge_cont.138267:
    j ble_cont.138265
ble_else.138264:
    addi r1 r0 255
ble_cont.138265:
    out r1 0
    lw r1 r29 120
    addi r1 r1 1
    lw r2 r29 32
    lw r3 r29 12
    lw r4 r29 36
    lw r5 r29 8
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
scan_line.3037:
    lw r6 r25 80
    lw r7 r25 76
    lw r8 r25 72
    lw r9 r25 68
    lw r10 r25 64
    lw r11 r25 60
    lw r12 r25 56
    lw r13 r25 52
    lw r14 r25 48
    lw r15 r25 44
    lw r16 r25 40
    lw r17 r25 36
    lw r18 r25 32
    lw r19 r25 28
    lw r20 r25 24
    lw r21 r25 20
    lw r22 r25 16
    lw r23 r25 12
    lw r24 r25 8
    sw r25 r29 0
    lw r25 r25 4
    sw r19 r29 4
    lw r19 r21 4
    slt r28 r1 r19
    bne r0 r28 beq_else.138268
    jr r31
beq_else.138268:
    lw r19 r21 4
    subi r19 r19 1
    sw r18 r29 8
    sw r20 r29 12
    sw r8 r29 16
    sw r10 r29 20
    sw r6 r29 24
    sw r17 r29 28
    sw r13 r29 32
    sw r11 r29 36
    sw r12 r29 40
    sw r22 r29 44
    sw r15 r29 48
    sw r5 r29 52
    sw r14 r29 56
    sw r7 r29 60
    sw r4 r29 64
    sw r2 r29 68
    sw r23 r29 72
    sw r25 r29 76
    sw r9 r29 80
    sw r24 r29 84
    sw r1 r29 88
    sw r16 r29 92
    sw r3 r29 96
    sw r21 r29 100
    slt r28 r1 r19
    bne r0 r28 ble_else.138270
    j ble_cont.138271
ble_else.138270:
    addi r19 r1 1
    lwcZ f0 r15 0
    lw r20 r22 4
    sub r19 r19 r20
    itof f1 r19
    fmul f0 f0 f1
    lwcZ f1 r12 0
    fmul f1 f0 f1
    lwcZ f2 r11 0
    fadd f1 f1 f2
    lwcZ f2 r12 4
    fmul f2 f0 f2
    lwcZ f3 r11 4
    fadd f2 f2 f3
    lwcZ f3 r12 8
    fmul f0 f0 f3
    lwcZ f3 r11 8
    fadd f0 f0 f3
    lw r19 r21 0
    subi r19 r19 1
    mv r3 r5
    mv r2 r19
    mv r1 r4
    mv r25 r18
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
ble_cont.138271:
    addi r1 r0 0
    lw r2 r29 100
    lw r3 r2 0
    addi r28 r0 0
    slt r28 r28 r3
    bne r0 r28 ble_else.138272
    j ble_cont.138273
ble_else.138272:
    lw r4 r29 96
    lw r3 r4 0
    lw r3 r3 0
    lwcZ f0 r3 0
    lw r5 r29 92
    swcZ f0 r5 0
    lwcZ f0 r3 4
    swcZ f0 r5 4
    lwcZ f0 r3 8
    swcZ f0 r5 8
    lw r3 r2 4
    lw r6 r29 88
    addi r7 r6 1
    slt r28 r7 r3
    bne r0 r28 ble_else.138274
    addi r3 r0 0
    j ble_cont.138275
ble_else.138274:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138276
    addi r3 r0 0
    j ble_cont.138277
ble_else.138276:
    lw r3 r2 0
    addi r28 r0 1
    slt r28 r28 r3
    bne r0 r28 ble_else.138278
    addi r3 r0 0
    j ble_cont.138279
ble_else.138278:
    addi r3 r0 0
ble_cont.138279:
ble_cont.138277:
ble_cont.138275:
    addi r28 r0 0
    bne r3 r28 beq_else.138280
    lw r1 r4 0
    lw r3 r1 8
    lw r3 r3 0
    slti r28 r3 0
    bne r0 r28 bge_else.138282
    lw r3 r1 12
    lw r3 r3 0
    sw r1 r29 104
    addi r28 r0 0
    bne r3 r28 beq_else.138284
    j beq_cont.138285
beq_else.138284:
    lw r3 r1 20
    lw r7 r1 28
    lw r8 r1 4
    lw r9 r1 16
    lw r3 r3 0
    lwcZ f0 r3 0
    lw r10 r29 84
    swcZ f0 r10 0
    lwcZ f0 r3 4
    swcZ f0 r10 4
    lwcZ f0 r3 8
    swcZ f0 r10 8
    lw r3 r1 24
    lw r3 r3 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 80
    sw r9 r29 108
    mv r2 r7
    mv r1 r3
    mv r3 r8
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 108
    lw r1 r1 0
    lw r2 r29 92
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 84
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.138285:
    addi r2 r0 1
    lw r1 r29 104
    lw r3 r1 8
    lw r3 r3 4
    slti r28 r3 0
    bne r0 r28 bge_else.138286
    lw r3 r1 12
    lw r3 r3 4
    addi r28 r0 0
    bne r3 r28 beq_else.138288
    j beq_cont.138289
beq_else.138288:
    lw r25 r29 76
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.138289:
    addi r2 r0 2
    lw r1 r29 104
    lw r25 r29 72
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j bge_cont.138287
bge_else.138286:
bge_cont.138287:
    j bge_cont.138283
bge_else.138282:
bge_cont.138283:
    j beq_cont.138281
beq_else.138280:
    addi r3 r0 0
    lw r7 r4 0
    lw r8 r7 8
    lw r8 r8 0
    slti r28 r8 0
    bne r0 r28 bge_else.138290
    lw r8 r4 0
    lw r8 r8 8
    lw r8 r8 0
    lw r9 r29 68
    lw r10 r9 0
    lw r10 r10 8
    lw r10 r10 0
    bne r10 r8 beq_else.138292
    lw r10 r29 64
    lw r11 r10 0
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138294
    lw r11 r4 -4
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138296
    lw r11 r4 4
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138298
    addi r8 r0 1
    j beq_cont.138299
beq_else.138298:
    addi r8 r0 0
beq_cont.138299:
    j beq_cont.138297
beq_else.138296:
    addi r8 r0 0
beq_cont.138297:
    j beq_cont.138295
beq_else.138294:
    addi r8 r0 0
beq_cont.138295:
    j beq_cont.138293
beq_else.138292:
    addi r8 r0 0
beq_cont.138293:
    addi r28 r0 0
    bne r8 r28 beq_else.138300
    lw r1 r4 0
    lw r7 r1 8
    lw r7 r7 0
    slti r28 r7 0
    bne r0 r28 bge_else.138302
    lw r7 r1 12
    lw r7 r7 0
    sw r1 r29 112
    addi r28 r0 0
    bne r7 r28 beq_else.138304
    j beq_cont.138305
beq_else.138304:
    lw r25 r29 76
    mv r2 r3
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.138305:
    addi r2 r0 1
    lw r1 r29 112
    lw r25 r29 72
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j bge_cont.138303
bge_else.138302:
bge_cont.138303:
    j beq_cont.138301
beq_else.138300:
    lw r3 r7 12
    lw r3 r3 0
    addi r28 r0 0
    bne r3 r28 beq_else.138306
    j beq_cont.138307
beq_else.138306:
    lw r3 r9 0
    lw r3 r3 20
    lw r7 r4 -4
    lw r7 r7 20
    lw r8 r4 0
    lw r8 r8 20
    lw r10 r4 4
    lw r10 r10 20
    lw r11 r29 64
    lw r12 r11 0
    lw r12 r12 20
    lw r3 r3 0
    lwcZ f0 r3 0
    lw r13 r29 84
    swcZ f0 r13 0
    lwcZ f0 r3 4
    swcZ f0 r13 4
    lwcZ f0 r3 8
    swcZ f0 r13 8
    lw r3 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r8 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r10 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r12 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r4 0
    lw r3 r3 16
    lw r3 r3 0
    lwcZ f0 r5 0
    lwcZ f1 r3 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r5 4
    lwcZ f1 r3 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r5 8
    lwcZ f1 r3 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 8
beq_cont.138307:
    addi r3 r0 1
    lw r7 r4 0
    lw r8 r7 8
    lw r8 r8 4
    slti r28 r8 0
    bne r0 r28 bge_else.138308
    lw r8 r4 0
    lw r8 r8 8
    lw r8 r8 4
    lw r10 r9 0
    lw r10 r10 8
    lw r10 r10 4
    bne r10 r8 beq_else.138310
    lw r10 r29 64
    lw r11 r10 0
    lw r11 r11 8
    lw r11 r11 4
    bne r11 r8 beq_else.138312
    lw r11 r4 -4
    lw r11 r11 8
    lw r11 r11 4
    bne r11 r8 beq_else.138314
    lw r11 r4 4
    lw r11 r11 8
    lw r11 r11 4
    bne r11 r8 beq_else.138316
    addi r8 r0 1
    j beq_cont.138317
beq_else.138316:
    addi r8 r0 0
beq_cont.138317:
    j beq_cont.138315
beq_else.138314:
    addi r8 r0 0
beq_cont.138315:
    j beq_cont.138313
beq_else.138312:
    addi r8 r0 0
beq_cont.138313:
    j beq_cont.138311
beq_else.138310:
    addi r8 r0 0
beq_cont.138311:
    addi r28 r0 0
    bne r8 r28 beq_else.138318
    lw r1 r4 0
    lw r25 r29 72
    mv r2 r3
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.138319
beq_else.138318:
    lw r3 r7 12
    lw r3 r3 4
    addi r28 r0 0
    bne r3 r28 beq_else.138320
    j beq_cont.138321
beq_else.138320:
    lw r3 r9 0
    lw r3 r3 20
    lw r7 r4 -4
    lw r7 r7 20
    lw r8 r4 0
    lw r8 r8 20
    lw r10 r4 4
    lw r10 r10 20
    lw r11 r29 64
    lw r12 r11 0
    lw r12 r12 20
    lw r3 r3 4
    lwcZ f0 r3 0
    lw r13 r29 84
    swcZ f0 r13 0
    lwcZ f0 r3 4
    swcZ f0 r13 4
    lwcZ f0 r3 8
    swcZ f0 r13 8
    lw r3 r7 4
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r8 4
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r10 4
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r12 4
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r4 0
    lw r3 r3 16
    lw r3 r3 4
    lwcZ f0 r5 0
    lwcZ f1 r3 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r5 4
    lwcZ f1 r3 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r5 8
    lwcZ f1 r3 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 8
beq_cont.138321:
    addi r3 r0 2
    lw r7 r29 64
    lw r25 r29 60
    mv r5 r7
    mv r2 r6
    mv r6 r3
    mv r3 r9
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.138319:
    j bge_cont.138309
bge_else.138308:
bge_cont.138309:
beq_cont.138301:
    j bge_cont.138291
bge_else.138290:
bge_cont.138291:
beq_cont.138281:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138322
    slti r28 r2 0
    bne r0 r28 bge_else.138324
    j bge_cont.138325
bge_else.138324:
    addi r2 r0 0
bge_cont.138325:
    j ble_cont.138323
ble_else.138322:
    addi r2 r0 255
ble_cont.138323:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138326
    slti r28 r2 0
    bne r0 r28 bge_else.138328
    j bge_cont.138329
bge_else.138328:
    addi r2 r0 0
bge_cont.138329:
    j ble_cont.138327
ble_else.138326:
    addi r2 r0 255
ble_cont.138327:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138330
    slti r28 r2 0
    bne r0 r28 bge_else.138332
    j bge_cont.138333
bge_else.138332:
    addi r2 r0 0
bge_cont.138333:
    j ble_cont.138331
ble_else.138330:
    addi r2 r0 255
ble_cont.138331:
    out r2 0
    addi r2 r0 1
    lw r3 r29 100
    lw r4 r3 0
    addi r28 r0 1
    slt r28 r28 r4
    bne r0 r28 ble_else.138334
    j ble_cont.138335
ble_else.138334:
    lw r4 r29 96
    lw r5 r4 4
    lw r5 r5 0
    lwcZ f0 r5 0
    swcZ f0 r1 0
    lwcZ f0 r5 4
    swcZ f0 r1 4
    lwcZ f0 r5 8
    swcZ f0 r1 8
    lw r5 r3 4
    lw r6 r29 88
    addi r7 r6 1
    slt r28 r7 r5
    bne r0 r28 ble_else.138336
    addi r5 r0 0
    j ble_cont.138337
ble_else.138336:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138338
    addi r5 r0 0
    j ble_cont.138339
ble_else.138338:
    lw r5 r3 0
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.138340
    addi r5 r0 0
    j ble_cont.138341
ble_else.138340:
    addi r5 r0 1
ble_cont.138341:
ble_cont.138339:
ble_cont.138337:
    addi r28 r0 0
    bne r5 r28 beq_else.138342
    lw r2 r4 4
    addi r5 r0 0
    lw r7 r2 8
    lw r7 r7 0
    slti r28 r7 0
    bne r0 r28 bge_else.138344
    lw r7 r2 12
    lw r7 r7 0
    sw r2 r29 116
    addi r28 r0 0
    bne r7 r28 beq_else.138346
    j beq_cont.138347
beq_else.138346:
    lw r25 r29 76
    mv r1 r2
    mv r2 r5
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.138347:
    addi r2 r0 1
    lw r1 r29 116
    lw r25 r29 72
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j bge_cont.138345
bge_else.138344:
bge_cont.138345:
    j beq_cont.138343
beq_else.138342:
    addi r5 r0 0
    lw r7 r4 4
    lw r8 r7 8
    lw r8 r8 0
    slti r28 r8 0
    bne r0 r28 bge_else.138348
    lw r8 r4 4
    lw r8 r8 8
    lw r8 r8 0
    lw r9 r29 68
    lw r10 r9 4
    lw r10 r10 8
    lw r10 r10 0
    bne r10 r8 beq_else.138350
    lw r10 r29 64
    lw r11 r10 4
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138352
    lw r11 r4 0
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138354
    lw r11 r4 8
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138356
    addi r8 r0 1
    j beq_cont.138357
beq_else.138356:
    addi r8 r0 0
beq_cont.138357:
    j beq_cont.138355
beq_else.138354:
    addi r8 r0 0
beq_cont.138355:
    j beq_cont.138353
beq_else.138352:
    addi r8 r0 0
beq_cont.138353:
    j beq_cont.138351
beq_else.138350:
    addi r8 r0 0
beq_cont.138351:
    addi r28 r0 0
    bne r8 r28 beq_else.138358
    lw r2 r4 4
    lw r25 r29 72
    mv r1 r2
    mv r2 r5
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.138359
beq_else.138358:
    lw r5 r7 12
    lw r5 r5 0
    addi r28 r0 0
    bne r5 r28 beq_else.138360
    j beq_cont.138361
beq_else.138360:
    lw r5 r9 4
    lw r5 r5 20
    lw r7 r4 0
    lw r7 r7 20
    lw r8 r4 4
    lw r8 r8 20
    lw r10 r4 8
    lw r10 r10 20
    lw r11 r29 64
    lw r12 r11 4
    lw r12 r12 20
    lw r5 r5 0
    lwcZ f0 r5 0
    lw r13 r29 84
    swcZ f0 r13 0
    lwcZ f0 r5 4
    swcZ f0 r13 4
    lwcZ f0 r5 8
    swcZ f0 r13 8
    lw r5 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r8 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r10 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r12 0
    lwcZ f0 r13 0
    lwcZ f1 r5 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r5 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r5 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r5 r4 4
    lw r5 r5 16
    lw r5 r5 0
    lwcZ f0 r1 0
    lwcZ f1 r5 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 4
    lwcZ f1 r5 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 8
    lwcZ f1 r5 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r1 8
beq_cont.138361:
    addi r5 r0 1
    lw r7 r29 64
    lw r25 r29 60
    mv r3 r9
    mv r1 r2
    mv r2 r6
    mv r6 r5
    mv r5 r7
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.138359:
    j bge_cont.138349
bge_else.138348:
bge_cont.138349:
beq_cont.138343:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138362
    slti r28 r2 0
    bne r0 r28 bge_else.138364
    j bge_cont.138365
bge_else.138364:
    addi r2 r0 0
bge_cont.138365:
    j ble_cont.138363
ble_else.138362:
    addi r2 r0 255
ble_cont.138363:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138366
    slti r28 r2 0
    bne r0 r28 bge_else.138368
    j bge_cont.138369
bge_else.138368:
    addi r2 r0 0
bge_cont.138369:
    j ble_cont.138367
ble_else.138366:
    addi r2 r0 255
ble_cont.138367:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138370
    slti r28 r2 0
    bne r0 r28 bge_else.138372
    j bge_cont.138373
bge_else.138372:
    addi r2 r0 0
bge_cont.138373:
    j ble_cont.138371
ble_else.138370:
    addi r2 r0 255
ble_cont.138371:
    out r2 0
    addi r2 r0 2
    lw r3 r29 100
    lw r4 r3 0
    addi r28 r0 2
    slt r28 r28 r4
    bne r0 r28 ble_else.138374
    j ble_cont.138375
ble_else.138374:
    lw r4 r29 96
    lw r5 r4 8
    lw r5 r5 0
    lwcZ f0 r5 0
    swcZ f0 r1 0
    lwcZ f0 r5 4
    swcZ f0 r1 4
    lwcZ f0 r5 8
    swcZ f0 r1 8
    lw r5 r3 4
    lw r6 r29 88
    addi r7 r6 1
    slt r28 r7 r5
    bne r0 r28 ble_else.138376
    addi r5 r0 0
    j ble_cont.138377
ble_else.138376:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138378
    addi r5 r0 0
    j ble_cont.138379
ble_else.138378:
    lw r5 r3 0
    addi r28 r0 3
    slt r28 r28 r5
    bne r0 r28 ble_else.138380
    addi r5 r0 0
    j ble_cont.138381
ble_else.138380:
    addi r5 r0 1
ble_cont.138381:
ble_cont.138379:
ble_cont.138377:
    addi r28 r0 0
    bne r5 r28 beq_else.138382
    lw r2 r4 8
    addi r5 r0 0
    lw r25 r29 72
    mv r1 r2
    mv r2 r5
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.138383
beq_else.138382:
    addi r5 r0 0
    lw r7 r29 68
    lw r8 r29 64
    lw r25 r29 60
    mv r3 r7
    mv r1 r2
    mv r2 r6
    mv r6 r5
    mv r5 r8
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.138383:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138384
    slti r28 r2 0
    bne r0 r28 bge_else.138386
    j bge_cont.138387
bge_else.138386:
    addi r2 r0 0
bge_cont.138387:
    j ble_cont.138385
ble_else.138384:
    addi r2 r0 255
ble_cont.138385:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138388
    slti r28 r2 0
    bne r0 r28 bge_else.138390
    j bge_cont.138391
bge_else.138390:
    addi r2 r0 0
bge_cont.138391:
    j ble_cont.138389
ble_else.138388:
    addi r2 r0 255
ble_cont.138389:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138392
    slti r28 r2 0
    bne r0 r28 bge_else.138394
    j bge_cont.138395
bge_else.138394:
    addi r2 r0 0
bge_cont.138395:
    j ble_cont.138393
ble_else.138392:
    addi r2 r0 255
ble_cont.138393:
    out r2 0
    addi r2 r0 3
    lw r3 r29 88
    lw r4 r29 68
    lw r5 r29 96
    lw r6 r29 64
    lw r25 r29 56
    mv r1 r2
    mv r2 r3
    mv r3 r4
    mv r4 r5
    mv r5 r6
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
ble_cont.138375:
ble_cont.138335:
ble_cont.138273:
    lw r1 r29 88
    addi r2 r1 1
    lw r1 r29 52
    addi r1 r1 2
    slti r28 r1 5
    bne r0 r28 bge_else.138396
    subi r1 r1 5
    j bge_cont.138397
bge_else.138396:
bge_cont.138397:
    lw r3 r29 100
    lw r4 r3 4
    slt r28 r2 r4
    bne r0 r28 beq_else.138398
    jr r31
beq_else.138398:
    lw r4 r3 4
    subi r4 r4 1
    sw r1 r29 120
    sw r2 r29 124
    slt r28 r2 r4
    bne r0 r28 ble_else.138400
    j ble_cont.138401
ble_else.138400:
    addi r4 r2 1
    lw r5 r29 48
    lwcZ f0 r5 0
    lw r6 r29 44
    lw r7 r6 4
    sub r4 r4 r7
    itof f1 r4
    fmul f0 f0 f1
    lw r4 r29 40
    lwcZ f1 r4 0
    fmul f1 f0 f1
    lw r7 r29 36
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f0 f2
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f0 f3
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r8 r3 0
    subi r8 r8 1
    slti r28 r8 0
    bne r0 r28 bge_else.138402
    lwcZ f3 r5 0
    lw r9 r6 0
    sub r9 r8 r9
    itof f4 r9
    fmul f3 f3 f4
    lw r9 r29 32
    lwcZ f4 r9 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    lw r10 r29 28
    swcZ f4 r10 0
    lwcZ f4 r9 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r10 4
    lwcZ f4 r9 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r10 8
    addi r9 r0 0
    swcZ f0 r29 128
    swcZ f2 r29 132
    swcZ f1 r29 136
    sw r8 r29 140
    mv r2 r9
    mv r1 r10
    sw r31 r29 148
    addi r29 r29 152
    jal vecunit_sgn.2648
    subi r29 r29 152
    lw r31 r29 148
    flui f0 0
    # 0.000000
    lw r1 r29 92
    swcZ f0 r1 0
    swcZ f0 r1 4
    swcZ f0 r1 8
    lw r2 r29 24
    lwcZ f0 r2 0
    lw r3 r29 20
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    addi r2 r0 0
    flui f0 16256
    # 1.000000
    lw r3 r29 140
    sll r4 r3 2
    lw r5 r29 68
    add r27 r5 r4
    lw r4 r27 0
    flui f1 0
    # 0.000000
    lw r6 r29 28
    lw r25 r29 16
    mv r3 r4
    mv r1 r2
    mv r2 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 140
    sll r2 r1 2
    lw r3 r29 68
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 92
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r5 r29 120
    sw r5 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    addi r6 r0 0
    lw r25 r29 12
    mv r1 r2
    mv r2 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 140
    subi r2 r1 1
    lw r1 r29 120
    addi r3 r1 1
    slti r28 r3 5
    bne r0 r28 bge_else.138404
    subi r3 r3 5
    j bge_cont.138405
bge_else.138404:
bge_cont.138405:
    lwcZ f0 r29 136
    lwcZ f1 r29 132
    lwcZ f2 r29 128
    lw r4 r29 68
    lw r25 r29 8
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j bge_cont.138403
bge_else.138402:
bge_cont.138403:
ble_cont.138401:
    addi r1 r0 0
    lw r2 r29 100
    lw r3 r2 0
    addi r28 r0 0
    slt r28 r28 r3
    bne r0 r28 ble_else.138406
    j ble_cont.138407
ble_else.138406:
    lw r4 r29 64
    lw r3 r4 0
    lw r3 r3 0
    lwcZ f0 r3 0
    lw r5 r29 92
    swcZ f0 r5 0
    lwcZ f0 r3 4
    swcZ f0 r5 4
    lwcZ f0 r3 8
    swcZ f0 r5 8
    lw r3 r2 4
    lw r6 r29 124
    addi r7 r6 1
    slt r28 r7 r3
    bne r0 r28 ble_else.138408
    addi r3 r0 0
    j ble_cont.138409
ble_else.138408:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138410
    addi r3 r0 0
    j ble_cont.138411
ble_else.138410:
    lw r3 r2 0
    addi r28 r0 1
    slt r28 r28 r3
    bne r0 r28 ble_else.138412
    addi r3 r0 0
    j ble_cont.138413
ble_else.138412:
    addi r3 r0 0
ble_cont.138413:
ble_cont.138411:
ble_cont.138409:
    addi r28 r0 0
    bne r3 r28 beq_else.138414
    lw r1 r4 0
    addi r3 r0 0
    lw r7 r1 8
    lw r7 r7 0
    slti r28 r7 0
    bne r0 r28 bge_else.138416
    lw r7 r1 12
    lw r7 r7 0
    sw r1 r29 144
    addi r28 r0 0
    bne r7 r28 beq_else.138418
    j beq_cont.138419
beq_else.138418:
    lw r25 r29 76
    mv r2 r3
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.138419:
    addi r2 r0 1
    lw r1 r29 144
    lw r25 r29 72
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j bge_cont.138417
bge_else.138416:
bge_cont.138417:
    j beq_cont.138415
beq_else.138414:
    addi r3 r0 0
    lw r7 r4 0
    lw r8 r7 8
    lw r8 r8 0
    slti r28 r8 0
    bne r0 r28 bge_else.138420
    lw r8 r4 0
    lw r8 r8 8
    lw r8 r8 0
    lw r9 r29 96
    lw r10 r9 0
    lw r10 r10 8
    lw r10 r10 0
    bne r10 r8 beq_else.138422
    lw r10 r29 68
    lw r11 r10 0
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138424
    lw r11 r4 -4
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138426
    lw r11 r4 4
    lw r11 r11 8
    lw r11 r11 0
    bne r11 r8 beq_else.138428
    addi r8 r0 1
    j beq_cont.138429
beq_else.138428:
    addi r8 r0 0
beq_cont.138429:
    j beq_cont.138427
beq_else.138426:
    addi r8 r0 0
beq_cont.138427:
    j beq_cont.138425
beq_else.138424:
    addi r8 r0 0
beq_cont.138425:
    j beq_cont.138423
beq_else.138422:
    addi r8 r0 0
beq_cont.138423:
    addi r28 r0 0
    bne r8 r28 beq_else.138430
    lw r1 r4 0
    lw r25 r29 72
    mv r2 r3
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.138431
beq_else.138430:
    lw r3 r7 12
    lw r3 r3 0
    addi r28 r0 0
    bne r3 r28 beq_else.138432
    j beq_cont.138433
beq_else.138432:
    lw r3 r9 0
    lw r3 r3 20
    lw r7 r4 -4
    lw r7 r7 20
    lw r8 r4 0
    lw r8 r8 20
    lw r10 r4 4
    lw r10 r10 20
    lw r11 r29 68
    lw r12 r11 0
    lw r12 r12 20
    lw r3 r3 0
    lwcZ f0 r3 0
    lw r13 r29 84
    swcZ f0 r13 0
    lwcZ f0 r3 4
    swcZ f0 r13 4
    lwcZ f0 r3 8
    swcZ f0 r13 8
    lw r3 r7 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r8 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r10 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r12 0
    lwcZ f0 r13 0
    lwcZ f1 r3 0
    fadd f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r13 4
    lwcZ f1 r3 4
    fadd f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r13 8
    lwcZ f1 r3 8
    fadd f0 f0 f1
    swcZ f0 r13 8
    lw r3 r4 0
    lw r3 r3 16
    lw r3 r3 0
    lwcZ f0 r5 0
    lwcZ f1 r3 0
    lwcZ f2 r13 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r5 4
    lwcZ f1 r3 4
    lwcZ f2 r13 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r5 8
    lwcZ f1 r3 8
    lwcZ f2 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 8
beq_cont.138433:
    addi r3 r0 1
    lw r7 r29 68
    lw r25 r29 60
    mv r5 r7
    mv r2 r6
    mv r6 r3
    mv r3 r9
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.138431:
    j bge_cont.138421
bge_else.138420:
bge_cont.138421:
beq_cont.138415:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138434
    slti r28 r2 0
    bne r0 r28 bge_else.138436
    j bge_cont.138437
bge_else.138436:
    addi r2 r0 0
bge_cont.138437:
    j ble_cont.138435
ble_else.138434:
    addi r2 r0 255
ble_cont.138435:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138438
    slti r28 r2 0
    bne r0 r28 bge_else.138440
    j bge_cont.138441
bge_else.138440:
    addi r2 r0 0
bge_cont.138441:
    j ble_cont.138439
ble_else.138438:
    addi r2 r0 255
ble_cont.138439:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138442
    slti r28 r2 0
    bne r0 r28 bge_else.138444
    j bge_cont.138445
bge_else.138444:
    addi r2 r0 0
bge_cont.138445:
    j ble_cont.138443
ble_else.138442:
    addi r2 r0 255
ble_cont.138443:
    out r2 0
    addi r2 r0 1
    lw r3 r29 100
    lw r4 r3 0
    addi r28 r0 1
    slt r28 r28 r4
    bne r0 r28 ble_else.138446
    j ble_cont.138447
ble_else.138446:
    lw r4 r29 64
    lw r5 r4 4
    lw r5 r5 0
    lwcZ f0 r5 0
    swcZ f0 r1 0
    lwcZ f0 r5 4
    swcZ f0 r1 4
    lwcZ f0 r5 8
    swcZ f0 r1 8
    lw r5 r3 4
    lw r6 r29 124
    addi r7 r6 1
    slt r28 r7 r5
    bne r0 r28 ble_else.138448
    addi r5 r0 0
    j ble_cont.138449
ble_else.138448:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138450
    addi r5 r0 0
    j ble_cont.138451
ble_else.138450:
    lw r5 r3 0
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.138452
    addi r5 r0 0
    j ble_cont.138453
ble_else.138452:
    addi r5 r0 1
ble_cont.138453:
ble_cont.138451:
ble_cont.138449:
    addi r28 r0 0
    bne r5 r28 beq_else.138454
    lw r2 r4 4
    addi r5 r0 0
    lw r25 r29 72
    mv r1 r2
    mv r2 r5
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.138455
beq_else.138454:
    addi r5 r0 0
    lw r7 r29 96
    lw r8 r29 68
    lw r25 r29 60
    mv r3 r7
    mv r1 r2
    mv r2 r6
    mv r6 r5
    mv r5 r8
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.138455:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138456
    slti r28 r2 0
    bne r0 r28 bge_else.138458
    j bge_cont.138459
bge_else.138458:
    addi r2 r0 0
bge_cont.138459:
    j ble_cont.138457
ble_else.138456:
    addi r2 r0 255
ble_cont.138457:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138460
    slti r28 r2 0
    bne r0 r28 bge_else.138462
    j bge_cont.138463
bge_else.138462:
    addi r2 r0 0
bge_cont.138463:
    j ble_cont.138461
ble_else.138460:
    addi r2 r0 255
ble_cont.138461:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138464
    slti r28 r2 0
    bne r0 r28 bge_else.138466
    j bge_cont.138467
bge_else.138466:
    addi r2 r0 0
bge_cont.138467:
    j ble_cont.138465
ble_else.138464:
    addi r2 r0 255
ble_cont.138465:
    out r2 0
    addi r2 r0 2
    lw r3 r29 124
    lw r4 r29 96
    lw r5 r29 64
    lw r6 r29 68
    lw r25 r29 56
    mv r1 r2
    mv r2 r3
    mv r3 r4
    mv r4 r5
    mv r5 r6
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
ble_cont.138447:
ble_cont.138407:
    lw r1 r29 124
    addi r2 r1 1
    lw r1 r29 120
    addi r1 r1 2
    slti r28 r1 5
    bne r0 r28 bge_else.138468
    subi r3 r1 5
    j bge_cont.138469
bge_else.138468:
    or r3 r1 r0
bge_cont.138469:
    lw r1 r29 100
    lw r4 r1 4
    slt r28 r2 r4
    bne r0 r28 beq_else.138470
    jr r31
beq_else.138470:
    lw r4 r1 4
    subi r4 r4 1
    sw r3 r29 148
    sw r2 r29 152
    slt r28 r2 r4
    bne r0 r28 ble_else.138472
    j ble_cont.138473
ble_else.138472:
    addi r4 r2 1
    lw r5 r29 48
    lwcZ f0 r5 0
    lw r5 r29 44
    lw r5 r5 4
    sub r4 r4 r5
    itof f1 r4
    fmul f0 f0 f1
    lw r4 r29 40
    lwcZ f1 r4 0
    fmul f1 f0 f1
    lw r5 r29 36
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f0 f2
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f0 f3
    lwcZ f3 r5 8
    fadd f0 f0 f3
    lw r4 r1 0
    subi r4 r4 1
    lw r5 r29 96
    lw r25 r29 8
    mv r2 r4
    mv r1 r5
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
ble_cont.138473:
    addi r1 r0 0
    lw r2 r29 100
    lw r3 r2 0
    addi r28 r0 0
    slt r28 r28 r3
    bne r0 r28 ble_else.138474
    j ble_cont.138475
ble_else.138474:
    lw r4 r29 68
    lw r3 r4 0
    lw r3 r3 0
    lwcZ f0 r3 0
    lw r5 r29 92
    swcZ f0 r5 0
    lwcZ f0 r3 4
    swcZ f0 r5 4
    lwcZ f0 r3 8
    swcZ f0 r5 8
    lw r3 r2 4
    lw r6 r29 152
    addi r7 r6 1
    slt r28 r7 r3
    bne r0 r28 ble_else.138476
    addi r3 r0 0
    j ble_cont.138477
ble_else.138476:
    addi r28 r0 0
    slt r28 r28 r6
    bne r0 r28 ble_else.138478
    addi r3 r0 0
    j ble_cont.138479
ble_else.138478:
    lw r3 r2 0
    addi r28 r0 1
    slt r28 r28 r3
    bne r0 r28 ble_else.138480
    addi r3 r0 0
    j ble_cont.138481
ble_else.138480:
    addi r3 r0 0
ble_cont.138481:
ble_cont.138479:
ble_cont.138477:
    addi r28 r0 0
    bne r3 r28 beq_else.138482
    lw r1 r4 0
    addi r3 r0 0
    lw r25 r29 72
    mv r2 r3
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.138483
beq_else.138482:
    addi r3 r0 0
    lw r7 r29 64
    lw r8 r29 96
    lw r25 r29 60
    mv r5 r8
    mv r2 r6
    mv r6 r3
    mv r3 r7
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.138483:
    lw r1 r29 92
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138484
    slti r28 r2 0
    bne r0 r28 bge_else.138486
    j bge_cont.138487
bge_else.138486:
    addi r2 r0 0
bge_cont.138487:
    j ble_cont.138485
ble_else.138484:
    addi r2 r0 255
ble_cont.138485:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.138488
    slti r28 r2 0
    bne r0 r28 bge_else.138490
    j bge_cont.138491
bge_else.138490:
    addi r2 r0 0
bge_cont.138491:
    j ble_cont.138489
ble_else.138488:
    addi r2 r0 255
ble_cont.138489:
    out r2 0
    lwcZ f0 r1 8
    ftoi r1 f0
    addi r28 r0 255
    slt r28 r28 r1
    bne r0 r28 ble_else.138492
    slti r28 r1 0
    bne r0 r28 bge_else.138494
    j bge_cont.138495
bge_else.138494:
    addi r1 r0 0
bge_cont.138495:
    j ble_cont.138493
ble_else.138492:
    addi r1 r0 255
ble_cont.138493:
    out r1 0
    addi r1 r0 1
    lw r2 r29 152
    lw r3 r29 64
    lw r4 r29 68
    lw r5 r29 96
    lw r25 r29 56
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
ble_cont.138475:
    lw r1 r29 152
    addi r2 r1 1
    lw r1 r29 148
    addi r1 r1 2
    slti r28 r1 5
    bne r0 r28 bge_else.138496
    subi r3 r1 5
    j bge_cont.138497
bge_else.138496:
    or r3 r1 r0
bge_cont.138497:
    lw r1 r29 100
    lw r4 r1 4
    slt r28 r2 r4
    bne r0 r28 beq_else.138498
    jr r31
beq_else.138498:
    lw r1 r1 4
    subi r1 r1 1
    sw r3 r29 156
    sw r2 r29 160
    slt r28 r2 r1
    bne r0 r28 ble_else.138500
    j ble_cont.138501
ble_else.138500:
    addi r1 r2 1
    lw r4 r29 64
    lw r25 r29 4
    mv r2 r1
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
ble_cont.138501:
    addi r1 r0 0
    lw r2 r29 160
    lw r3 r29 68
    lw r4 r29 96
    lw r5 r29 64
    lw r25 r29 56
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 160
    addi r1 r1 1
    lw r2 r29 156
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.138502
    subi r5 r2 5
    j bge_cont.138503
bge_else.138502:
    or r5 r2 r0
bge_cont.138503:
    lw r2 r29 96
    lw r3 r29 64
    lw r4 r29 68
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
init_line_elements.3047:
    slti r28 r2 0
    bne r0 r28 bge_else.138504
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 0
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 8
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 12
    mv r1 r2
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    lw r2 r29 12
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 16
    mv r1 r2
    mv r2 r3
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 20
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 24
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r2
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    lw r2 r29 28
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 32
    mv r1 r2
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 36
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 32
    sw r2 r1 24
    lw r2 r29 28
    sw r2 r1 20
    lw r2 r29 24
    sw r2 r1 16
    lw r2 r29 20
    sw r2 r1 12
    lw r2 r29 16
    sw r2 r1 8
    lw r2 r29 12
    sw r2 r1 4
    lw r2 r29 8
    sw r2 r1 0
    lw r2 r29 4
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.138505
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 40
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 52
    mv r1 r2
    mv r2 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 60
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 64
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 72
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 68
    sw r2 r1 24
    lw r2 r29 64
    sw r2 r1 20
    lw r2 r29 60
    sw r2 r1 16
    lw r2 r29 56
    sw r2 r1 12
    lw r2 r29 52
    sw r2 r1 8
    lw r2 r29 48
    sw r2 r1 4
    lw r2 r29 44
    sw r2 r1 0
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.138506
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 76
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 80
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 88
    mv r1 r2
    mv r2 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 96
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 108
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 104
    sw r2 r1 24
    lw r2 r29 100
    sw r2 r1 20
    lw r2 r29 96
    sw r2 r1 16
    lw r2 r29 92
    sw r2 r1 12
    lw r2 r29 88
    sw r2 r1 8
    lw r2 r29 84
    sw r2 r1 4
    lw r2 r29 80
    sw r2 r1 0
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.138507
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 112
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 16
    addi r1 r0 5
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 5
    addi r3 r0 0
    sw r1 r29 124
    mv r1 r2
    mv r2 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 128
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 132
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 132
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 136
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 16
    addi r1 r0 1
    addi r3 r0 0
    mv r2 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 140
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 144
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 140
    sw r2 r1 24
    lw r2 r29 136
    sw r2 r1 20
    lw r2 r29 132
    sw r2 r1 16
    lw r2 r29 128
    sw r2 r1 12
    lw r2 r29 124
    sw r2 r1 8
    lw r2 r29 120
    sw r2 r1 4
    lw r2 r29 116
    sw r2 r1 0
    lw r2 r29 112
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    j init_line_elements.3047
bge_else.138507:
    or r1 r4 r0
    jr r31
bge_else.138506:
    or r1 r4 r0
    jr r31
bge_else.138505:
    or r1 r4 r0
    jr r31
bge_else.138504:
    jr r31
adjust_position.3054:
    fmul f0 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f0 f0 f2
    flui f2 0
    # 0.000000
    fclt f2 f0
    bc1f float_ble_else.138508
    sqrt_init f2 f0
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f0
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138510
    j float_eq0_cont.138511
float_eq0.138510:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138511:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f0
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138512
    j float_eq0_cont.138513
float_eq0.138512:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138513:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f0
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138514
    j float_eq0_cont.138515
float_eq0.138514:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138515:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f0
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138516
    j float_eq0_cont.138517
float_eq0.138516:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138517:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f0 f3 f0
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138518
    j float_eq0_cont.138519
float_eq0.138518:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.138519:
    fmul f0 f0 f2
    j float_ble_cont.138509
float_ble_else.138508:
    flui f0 0
    # 0.000000
float_ble_cont.138509:
    flui f2 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.138520
    fmv f3 f0
    j float_eq0_cont.138521
float_eq0.138520:
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f0 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.138521:
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.138522
    addi r1 r0 1
    j float_ble_cont.138523
float_ble_else.138522:
    addi r1 r0 0
float_ble_cont.138523:
    addi r28 r0 0
    bne r1 r28 beq_else.138524
    fneg f2 f2
    j beq_cont.138525
beq_else.138524:
beq_cont.138525:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.138526
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.138527
float_ble_else.138526:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.138528
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    fcz f2
    bc1f float_eq0.138530
    j float_eq0_cont.138531
float_eq0.138530:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.138531:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.138529
float_ble_else.138528:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.138532
    j float_eq0_cont.138533
float_eq0.138532:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.138533:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.138529:
float_ble_cont.138527:
    addi r28 r0 0
    bne r1 r28 beq_else.138534
    fneg f2 f2
    j beq_cont.138535
beq_else.138534:
beq_cont.138535:
    fmul f1 f2 f1
    addi r1 r0 3
    swcZ f0 r29 0
    swcZ f1 r29 4
    fmv  f0 f1
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 0
    # 0.000000
    lwcZ f1 r29 4
    fclt f1 f0
    bc1f float_ble_else.138536
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138537
float_ble_else.138536:
float_ble_cont.138537:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 8
    fclt f0 f2
    bc1f float_ble_else.138538
    j float_ble_cont.138539
float_ble_else.138538:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138540
    j float_ble_cont.138541
float_ble_else.138540:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138542
    j float_ble_cont.138543
float_ble_else.138542:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138544
    j float_ble_cont.138545
float_ble_else.138544:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138546
    j float_ble_cont.138547
float_ble_else.138546:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138548
    j float_ble_cont.138549
float_ble_else.138548:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138550
    j float_ble_cont.138551
float_ble_else.138550:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138552
    j float_ble_cont.138553
float_ble_else.138552:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138554
    j float_ble_cont.138555
float_ble_else.138554:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138556
    j float_ble_cont.138557
float_ble_else.138556:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138558
    j float_ble_cont.138559
float_ble_else.138558:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138560
    j float_ble_cont.138561
float_ble_else.138560:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2555
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.138561:
float_ble_cont.138559:
float_ble_cont.138557:
float_ble_cont.138555:
float_ble_cont.138553:
float_ble_cont.138551:
float_ble_cont.138549:
float_ble_cont.138547:
float_ble_cont.138545:
float_ble_cont.138543:
float_ble_cont.138541:
float_ble_cont.138539:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138562
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138564
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138565
float_ble_else.138564:
float_ble_cont.138565:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138566
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138568
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138569
float_ble_else.138568:
float_ble_cont.138569:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138570
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138572
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138573
float_ble_else.138572:
float_ble_cont.138573:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138574
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138576
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138577
float_ble_else.138576:
float_ble_cont.138577:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2557
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.138575
float_ble_else.138574:
float_ble_cont.138575:
    j float_ble_cont.138571
float_ble_else.138570:
float_ble_cont.138571:
    j float_ble_cont.138567
float_ble_else.138566:
float_ble_cont.138567:
    j float_ble_cont.138563
float_ble_else.138562:
float_ble_cont.138563:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138578
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138579
float_ble_else.138578:
float_ble_cont.138579:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138580
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138581
float_ble_else.138580:
float_ble_cont.138581:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138582
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.138583
float_ble_else.138582:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.138583:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.138584
    fneg f0 f0
    j float_ble_cont.138585
float_ble_else.138584:
float_ble_cont.138585:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 4
    fclt f2 f1
    bc1f float_ble_else.138586
    fneg f1 f2
    j float_ble_cont.138587
float_ble_else.138586:
    fmv f1 f2
float_ble_cont.138587:
    addi r1 r0 3
    swcZ f0 r29 12
    fmv  f0 f1
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 16
    fclt f0 f1
    bc1f float_ble_else.138588
    j float_ble_cont.138589
float_ble_else.138588:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138590
    j float_ble_cont.138591
float_ble_else.138590:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138592
    j float_ble_cont.138593
float_ble_else.138592:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138594
    j float_ble_cont.138595
float_ble_else.138594:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138596
    j float_ble_cont.138597
float_ble_else.138596:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138598
    j float_ble_cont.138599
float_ble_else.138598:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138600
    j float_ble_cont.138601
float_ble_else.138600:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138602
    j float_ble_cont.138603
float_ble_else.138602:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138604
    j float_ble_cont.138605
float_ble_else.138604:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138606
    j float_ble_cont.138607
float_ble_else.138606:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138608
    j float_ble_cont.138609
float_ble_else.138608:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138610
    j float_ble_cont.138611
float_ble_else.138610:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub1.2555
    subi r29 r29 24
    lw r31 r29 20
float_ble_cont.138611:
float_ble_cont.138609:
float_ble_cont.138607:
float_ble_cont.138605:
float_ble_cont.138603:
float_ble_cont.138601:
float_ble_cont.138599:
float_ble_cont.138597:
float_ble_cont.138595:
float_ble_cont.138593:
float_ble_cont.138591:
float_ble_cont.138589:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 16
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138612
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138614
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138615
float_ble_else.138614:
float_ble_cont.138615:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138616
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138618
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138619
float_ble_else.138618:
float_ble_cont.138619:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138620
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138622
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138623
float_ble_else.138622:
float_ble_cont.138623:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138624
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138626
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138627
float_ble_else.138626:
float_ble_cont.138627:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub2.2557
    subi r29 r29 24
    lw r31 r29 20
    j float_ble_cont.138625
float_ble_else.138624:
float_ble_cont.138625:
    j float_ble_cont.138621
float_ble_else.138620:
float_ble_cont.138621:
    j float_ble_cont.138617
float_ble_else.138616:
float_ble_cont.138617:
    j float_ble_cont.138613
float_ble_else.138612:
float_ble_cont.138613:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 16
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138628
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138629
float_ble_else.138628:
float_ble_cont.138629:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138630
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138631
float_ble_else.138630:
float_ble_cont.138631:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.138632
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.138633
float_ble_else.138632:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.138633:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.138634
    fneg f0 f0
    j float_ble_cont.138635
float_ble_else.138634:
float_ble_cont.138635:
    fcz f0
    bc1f float_eq0.138636
    j float_eq0_cont.138637
float_eq0.138636:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.138637:
    lwcZ f1 r29 12
    fmul f0 f1 f0
    lwcZ f1 r29 0
    fmul f0 f0 f1
    jr r31
calc_dirvec.3057:
    lw r4 r25 4
    slti r28 r1 5
    bne r0 r28 bge_else.138638
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 16256
    # 1.000000
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.138639
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138641
    j float_eq0_cont.138642
float_eq0.138641:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138642:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138643
    j float_eq0_cont.138644
float_eq0.138643:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138644:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138645
    j float_eq0_cont.138646
float_eq0.138645:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138646:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138647
    j float_eq0_cont.138648
float_eq0.138647:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138648:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138649
    j float_eq0_cont.138650
float_eq0.138649:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.138650:
    fmul f2 f2 f3
    j float_ble_cont.138640
float_ble_else.138639:
    flui f2 0
    # 0.000000
float_ble_cont.138640:
    fcz f2
    bc1f float_eq0.138651
    fmv f3 f2
    j float_eq0_cont.138652
float_eq0.138651:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.138652:
    fmul f0 f0 f3
    fcz f2
    bc1f float_eq0.138653
    fmv f3 f2
    j float_eq0_cont.138654
float_eq0.138653:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.138654:
    fmul f1 f1 f3
    flui f3 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.138655
    j float_eq0_cont.138656
float_eq0.138655:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138656:
    fmul f2 f3 f2
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    sll r2 r3 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    swcZ f0 r2 0
    swcZ f1 r2 4
    swcZ f2 r2 8
    addi r2 r3 40
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f1
    swcZ f0 r2 0
    swcZ f2 r2 4
    swcZ f3 r2 8
    addi r2 r3 80
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    swcZ f2 r2 0
    swcZ f3 r2 4
    swcZ f4 r2 8
    addi r2 r3 1
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    fneg f5 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f5 r2 8
    addi r2 r3 41
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f1 r2 8
    addi r2 r3 81
    sll r2 r2 2
    add r27 r1 r2
    lw r1 r27 0
    lw r1 r1 0
    fneg f2 f2
    swcZ f2 r1 0
    swcZ f0 r1 4
    swcZ f1 r1 8
    jr r31
bge_else.138638:
    fmul f0 f1 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.138658
    sqrt_init f1 f0
    #unknown instruction
    fmul f4 f1 f1
    fadd f4 f4 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138660
    j float_eq0_cont.138661
float_eq0.138660:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.138661:
    fmul f1 f4 f1
    fmul f4 f1 f1
    fadd f4 f4 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138662
    j float_eq0_cont.138663
float_eq0.138662:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.138663:
    fmul f1 f4 f1
    fmul f4 f1 f1
    fadd f4 f4 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138664
    j float_eq0_cont.138665
float_eq0.138664:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.138665:
    fmul f1 f4 f1
    fmul f4 f1 f1
    fadd f4 f4 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138666
    j float_eq0_cont.138667
float_eq0.138666:
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
float_eq0_cont.138667:
    fmul f1 f4 f1
    fmul f4 f1 f1
    fadd f0 f4 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138668
    j float_eq0_cont.138669
float_eq0.138668:
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
float_eq0_cont.138669:
    fmul f0 f0 f1
    j float_ble_cont.138659
float_ble_else.138658:
    flui f0 0
    # 0.000000
float_ble_cont.138659:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.138670
    fmv f4 f0
    j float_eq0_cont.138671
float_eq0.138670:
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f0 f4
    fsub f5 f5 f6
    fmul f4 f4 f5
float_eq0_cont.138671:
    fmul f1 f1 f4
    flui f4 0
    # 0.000000
    fclt f4 f1
    bc1f float_ble_else.138672
    addi r5 r0 1
    j float_ble_cont.138673
float_ble_else.138672:
    addi r5 r0 0
float_ble_cont.138673:
    addi r28 r0 0
    bne r5 r28 beq_else.138674
    fneg f1 f1
    j beq_cont.138675
beq_else.138674:
beq_cont.138675:
    flui f4 16096
    # 0.437500
    fclt f1 f4
    bc1f float_ble_else.138676
    fmul f4 f1 f1
    fmul f5 f4 f1
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f1 f1 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f1 f1 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f1 f1 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f1 f1 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f1 f1 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f1 f1 f4
    j float_ble_cont.138677
float_ble_else.138676:
    flui f4 16412
    # 2.437500
    fclt f1 f4
    bc1f float_ble_else.138678
    flui f4 16201
    # 0.785398
    fori f4 f4 4059
    flui f5 16256
    # 1.000000
    fsub f5 f1 f5
    flui f6 16256
    # 1.000000
    fadd f1 f1 f6
    fcz f1
    bc1f float_eq0.138680
    j float_eq0_cont.138681
float_eq0.138680:
    finv_init f6 f1
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f1 f1 f6
    fsub f1 f7 f1
    fmul f1 f6 f1
float_eq0_cont.138681:
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fadd f1 f4 f1
    j float_ble_cont.138679
float_ble_else.138678:
    flui f4 16329
    # 1.570796
    fori f4 f4 4059
    flui f5 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.138682
    j float_eq0_cont.138683
float_eq0.138682:
    finv_init f6 f1
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f1 f1 f6
    fsub f1 f7 f1
    fmul f1 f6 f1
float_eq0_cont.138683:
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fsub f1 f4 f1
float_ble_cont.138679:
float_ble_cont.138677:
    addi r28 r0 0
    bne r5 r28 beq_else.138684
    fneg f1 f1
    j beq_cont.138685
beq_else.138684:
beq_cont.138685:
    fmul f1 f1 f2
    addi r5 r0 3
    sw r25 r29 0
    swcZ f2 r29 4
    sw r3 r29 8
    sw r4 r29 12
    sw r2 r29 16
    swcZ f3 r29 20
    sw r1 r29 24
    swcZ f0 r29 28
    swcZ f1 r29 32
    mv r1 r5
    fmv  f0 f1
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    flui f0 0
    # 0.000000
    lwcZ f1 r29 32
    fclt f1 f0
    bc1f float_ble_else.138686
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138687
float_ble_else.138686:
float_ble_cont.138687:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 36
    fclt f0 f2
    bc1f float_ble_else.138688
    j float_ble_cont.138689
float_ble_else.138688:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138690
    j float_ble_cont.138691
float_ble_else.138690:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138692
    j float_ble_cont.138693
float_ble_else.138692:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138694
    j float_ble_cont.138695
float_ble_else.138694:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138696
    j float_ble_cont.138697
float_ble_else.138696:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138698
    j float_ble_cont.138699
float_ble_else.138698:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138700
    j float_ble_cont.138701
float_ble_else.138700:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138702
    j float_ble_cont.138703
float_ble_else.138702:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138704
    j float_ble_cont.138705
float_ble_else.138704:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138706
    j float_ble_cont.138707
float_ble_else.138706:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138708
    j float_ble_cont.138709
float_ble_else.138708:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub1.2555
    subi r29 r29 48
    lw r31 r29 44
float_ble_cont.138709:
float_ble_cont.138707:
float_ble_cont.138705:
float_ble_cont.138703:
float_ble_cont.138701:
float_ble_cont.138699:
float_ble_cont.138697:
float_ble_cont.138695:
float_ble_cont.138693:
float_ble_cont.138691:
float_ble_cont.138689:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138710
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138712
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138713
float_ble_else.138712:
float_ble_cont.138713:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138714
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138716
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138717
float_ble_else.138716:
float_ble_cont.138717:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138718
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138720
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138721
float_ble_else.138720:
float_ble_cont.138721:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub2.2557
    subi r29 r29 48
    lw r31 r29 44
    j float_ble_cont.138719
float_ble_else.138718:
float_ble_cont.138719:
    j float_ble_cont.138715
float_ble_else.138714:
float_ble_cont.138715:
    j float_ble_cont.138711
float_ble_else.138710:
float_ble_cont.138711:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138722
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138723
float_ble_else.138722:
float_ble_cont.138723:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138724
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138725
float_ble_else.138724:
float_ble_cont.138725:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138726
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.138727
float_ble_else.138726:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.138727:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.138728
    fneg f0 f0
    j float_ble_cont.138729
float_ble_else.138728:
float_ble_cont.138729:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 32
    fclt f2 f1
    bc1f float_ble_else.138730
    fneg f1 f2
    j float_ble_cont.138731
float_ble_else.138730:
    fmv f1 f2
float_ble_cont.138731:
    addi r1 r0 3
    swcZ f0 r29 40
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 44
    fclt f0 f1
    bc1f float_ble_else.138732
    j float_ble_cont.138733
float_ble_else.138732:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138734
    j float_ble_cont.138735
float_ble_else.138734:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138736
    j float_ble_cont.138737
float_ble_else.138736:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138738
    j float_ble_cont.138739
float_ble_else.138738:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138740
    j float_ble_cont.138741
float_ble_else.138740:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138742
    j float_ble_cont.138743
float_ble_else.138742:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138744
    j float_ble_cont.138745
float_ble_else.138744:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138746
    j float_ble_cont.138747
float_ble_else.138746:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138748
    j float_ble_cont.138749
float_ble_else.138748:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138750
    j float_ble_cont.138751
float_ble_else.138750:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138752
    j float_ble_cont.138753
float_ble_else.138752:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub1.2555
    subi r29 r29 56
    lw r31 r29 52
float_ble_cont.138753:
float_ble_cont.138751:
float_ble_cont.138749:
float_ble_cont.138747:
float_ble_cont.138745:
float_ble_cont.138743:
float_ble_cont.138741:
float_ble_cont.138739:
float_ble_cont.138737:
float_ble_cont.138735:
float_ble_cont.138733:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138754
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138756
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138757
float_ble_else.138756:
float_ble_cont.138757:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138758
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138760
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138761
float_ble_else.138760:
float_ble_cont.138761:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138762
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138764
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138765
float_ble_else.138764:
float_ble_cont.138765:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub2.2557
    subi r29 r29 56
    lw r31 r29 52
    j float_ble_cont.138763
float_ble_else.138762:
float_ble_cont.138763:
    j float_ble_cont.138759
float_ble_else.138758:
float_ble_cont.138759:
    j float_ble_cont.138755
float_ble_else.138754:
float_ble_cont.138755:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138766
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138767
float_ble_else.138766:
float_ble_cont.138767:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138768
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138769
float_ble_else.138768:
float_ble_cont.138769:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.138770
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.138771
float_ble_else.138770:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.138771:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.138772
    fneg f0 f0
    j float_ble_cont.138773
float_ble_else.138772:
float_ble_cont.138773:
    fcz f0
    bc1f float_eq0.138774
    j float_eq0_cont.138775
float_eq0.138774:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.138775:
    lwcZ f1 r29 40
    fmul f0 f1 f0
    lwcZ f1 r29 28
    fmul f0 f0 f1
    lw r1 r29 24
    addi r1 r1 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.138776
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138778
    j float_eq0_cont.138779
float_eq0.138778:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138779:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138780
    j float_eq0_cont.138781
float_eq0.138780:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138781:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138782
    j float_eq0_cont.138783
float_eq0.138782:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138783:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138784
    j float_eq0_cont.138785
float_eq0.138784:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138785:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.138786
    j float_eq0_cont.138787
float_eq0.138786:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.138787:
    fmul f1 f1 f2
    j float_ble_cont.138777
float_ble_else.138776:
    flui f1 0
    # 0.000000
float_ble_cont.138777:
    flui f2 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.138788
    fmv f3 f1
    j float_eq0_cont.138789
float_eq0.138788:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.138789:
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.138790
    addi r2 r0 1
    j float_ble_cont.138791
float_ble_else.138790:
    addi r2 r0 0
float_ble_cont.138791:
    addi r28 r0 0
    bne r2 r28 beq_else.138792
    fneg f2 f2
    j beq_cont.138793
beq_else.138792:
beq_cont.138793:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.138794
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.138795
float_ble_else.138794:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.138796
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    fcz f2
    bc1f float_eq0.138798
    j float_eq0_cont.138799
float_eq0.138798:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.138799:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.138797
float_ble_else.138796:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.138800
    j float_eq0_cont.138801
float_eq0.138800:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.138801:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.138797:
float_ble_cont.138795:
    addi r28 r0 0
    bne r2 r28 beq_else.138802
    fneg f2 f2
    j beq_cont.138803
beq_else.138802:
beq_cont.138803:
    lwcZ f3 r29 20
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 48
    sw r1 r29 52
    swcZ f1 r29 56
    swcZ f2 r29 60
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.138804
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138805
float_ble_else.138804:
float_ble_cont.138805:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 64
    fclt f0 f2
    bc1f float_ble_else.138806
    j float_ble_cont.138807
float_ble_else.138806:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138808
    j float_ble_cont.138809
float_ble_else.138808:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138810
    j float_ble_cont.138811
float_ble_else.138810:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138812
    j float_ble_cont.138813
float_ble_else.138812:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138814
    j float_ble_cont.138815
float_ble_else.138814:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138816
    j float_ble_cont.138817
float_ble_else.138816:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138818
    j float_ble_cont.138819
float_ble_else.138818:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138820
    j float_ble_cont.138821
float_ble_else.138820:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138822
    j float_ble_cont.138823
float_ble_else.138822:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138824
    j float_ble_cont.138825
float_ble_else.138824:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138826
    j float_ble_cont.138827
float_ble_else.138826:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2555
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.138827:
float_ble_cont.138825:
float_ble_cont.138823:
float_ble_cont.138821:
float_ble_cont.138819:
float_ble_cont.138817:
float_ble_cont.138815:
float_ble_cont.138813:
float_ble_cont.138811:
float_ble_cont.138809:
float_ble_cont.138807:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138828
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138830
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138831
float_ble_else.138830:
float_ble_cont.138831:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138832
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138834
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138835
float_ble_else.138834:
float_ble_cont.138835:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138836
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138838
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138839
float_ble_else.138838:
float_ble_cont.138839:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2557
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.138837
float_ble_else.138836:
float_ble_cont.138837:
    j float_ble_cont.138833
float_ble_else.138832:
float_ble_cont.138833:
    j float_ble_cont.138829
float_ble_else.138828:
float_ble_cont.138829:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138840
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138841
float_ble_else.138840:
float_ble_cont.138841:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138842
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138843
float_ble_else.138842:
float_ble_cont.138843:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138844
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.138845
float_ble_else.138844:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.138845:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.138846
    fneg f0 f0
    j float_ble_cont.138847
float_ble_else.138846:
float_ble_cont.138847:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 60
    fclt f2 f1
    bc1f float_ble_else.138848
    fneg f1 f2
    j float_ble_cont.138849
float_ble_else.138848:
    fmv f1 f2
float_ble_cont.138849:
    addi r1 r0 3
    swcZ f0 r29 68
    fmv  f0 f1
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.138850
    j float_ble_cont.138851
float_ble_else.138850:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138852
    j float_ble_cont.138853
float_ble_else.138852:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138854
    j float_ble_cont.138855
float_ble_else.138854:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138856
    j float_ble_cont.138857
float_ble_else.138856:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138858
    j float_ble_cont.138859
float_ble_else.138858:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138860
    j float_ble_cont.138861
float_ble_else.138860:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138862
    j float_ble_cont.138863
float_ble_else.138862:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138864
    j float_ble_cont.138865
float_ble_else.138864:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138866
    j float_ble_cont.138867
float_ble_else.138866:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138868
    j float_ble_cont.138869
float_ble_else.138868:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138870
    j float_ble_cont.138871
float_ble_else.138870:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2555
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.138871:
float_ble_cont.138869:
float_ble_cont.138867:
float_ble_cont.138865:
float_ble_cont.138863:
float_ble_cont.138861:
float_ble_cont.138859:
float_ble_cont.138857:
float_ble_cont.138855:
float_ble_cont.138853:
float_ble_cont.138851:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138872
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138874
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138875
float_ble_else.138874:
float_ble_cont.138875:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138876
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138878
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138879
float_ble_else.138878:
float_ble_cont.138879:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138880
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138882
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138883
float_ble_else.138882:
float_ble_cont.138883:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2557
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.138881
float_ble_else.138880:
float_ble_cont.138881:
    j float_ble_cont.138877
float_ble_else.138876:
float_ble_cont.138877:
    j float_ble_cont.138873
float_ble_else.138872:
float_ble_cont.138873:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138884
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138885
float_ble_else.138884:
float_ble_cont.138885:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138886
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138887
float_ble_else.138886:
float_ble_cont.138887:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.138888
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.138889
float_ble_else.138888:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.138889:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.138890
    fneg f0 f0
    j float_ble_cont.138891
float_ble_else.138890:
float_ble_cont.138891:
    fcz f0
    bc1f float_eq0.138892
    j float_eq0_cont.138893
float_eq0.138892:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.138893:
    lwcZ f1 r29 68
    fmul f0 f1 f0
    lwcZ f1 r29 56
    fmul f0 f0 f1
    lw r1 r29 52
    slti r28 r1 5
    bne r0 r28 bge_else.138894
    lwcZ f1 r29 48
    fmul f2 f1 f1
    fmul f3 f0 f0
    fadd f2 f2 f3
    flui f3 16256
    # 1.000000
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.138895
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138897
    j float_eq0_cont.138898
float_eq0.138897:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138898:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138899
    j float_eq0_cont.138900
float_eq0.138899:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138900:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138901
    j float_eq0_cont.138902
float_eq0.138901:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138902:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138903
    j float_eq0_cont.138904
float_eq0.138903:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.138904:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.138905
    j float_eq0_cont.138906
float_eq0.138905:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.138906:
    fmul f2 f2 f3
    j float_ble_cont.138896
float_ble_else.138895:
    flui f2 0
    # 0.000000
float_ble_cont.138896:
    fcz f2
    bc1f float_eq0.138907
    fmv f3 f2
    j float_eq0_cont.138908
float_eq0.138907:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.138908:
    fmul f1 f1 f3
    fcz f2
    bc1f float_eq0.138909
    fmv f3 f2
    j float_eq0_cont.138910
float_eq0.138909:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.138910:
    fmul f0 f0 f3
    flui f3 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.138911
    j float_eq0_cont.138912
float_eq0.138911:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.138912:
    fmul f2 f3 f2
    lw r1 r29 16
    sll r1 r1 2
    lw r2 r29 12
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 8
    sll r3 r2 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    swcZ f1 r3 0
    swcZ f0 r3 4
    swcZ f2 r3 8
    addi r3 r2 40
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f0
    swcZ f1 r3 0
    swcZ f2 r3 4
    swcZ f3 r3 8
    addi r3 r2 80
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f0
    swcZ f2 r3 0
    swcZ f3 r3 4
    swcZ f4 r3 8
    addi r3 r2 1
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f0
    fneg f5 f2
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    addi r3 r2 41
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f2
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f0 r3 8
    addi r2 r2 81
    sll r2 r2 2
    add r27 r1 r2
    lw r1 r27 0
    lw r1 r1 0
    fneg f2 f2
    swcZ f2 r1 0
    swcZ f1 r1 4
    swcZ f0 r1 8
    jr r31
bge_else.138894:
    fmul f0 f0 f0
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.138914
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138916
    j float_eq0_cont.138917
float_eq0.138916:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.138917:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138918
    j float_eq0_cont.138919
float_eq0.138918:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.138919:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138920
    j float_eq0_cont.138921
float_eq0.138920:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.138921:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138922
    j float_eq0_cont.138923
float_eq0.138922:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
float_eq0_cont.138923:
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    fcz f1
    bc1f float_eq0.138924
    j float_eq0_cont.138925
float_eq0.138924:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.138925:
    fmul f0 f0 f1
    j float_ble_cont.138915
float_ble_else.138914:
    flui f0 0
    # 0.000000
float_ble_cont.138915:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.138926
    fmv f2 f0
    j float_eq0_cont.138927
float_eq0.138926:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.138927:
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.138928
    addi r2 r0 1
    j float_ble_cont.138929
float_ble_else.138928:
    addi r2 r0 0
float_ble_cont.138929:
    addi r28 r0 0
    bne r2 r28 beq_else.138930
    fneg f1 f1
    j beq_cont.138931
beq_else.138930:
beq_cont.138931:
    flui f2 16096
    # 0.437500
    fclt f1 f2
    bc1f float_ble_else.138932
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j float_ble_cont.138933
float_ble_else.138932:
    flui f2 16412
    # 2.437500
    fclt f1 f2
    bc1f float_ble_else.138934
    flui f2 16201
    # 0.785398
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fsub f3 f1 f3
    flui f4 16256
    # 1.000000
    fadd f1 f1 f4
    fcz f1
    bc1f float_eq0.138936
    j float_eq0_cont.138937
float_eq0.138936:
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
float_eq0_cont.138937:
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j float_ble_cont.138935
float_ble_else.138934:
    flui f2 16329
    # 1.570796
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.138938
    j float_eq0_cont.138939
float_eq0.138938:
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
float_eq0_cont.138939:
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
float_ble_cont.138935:
float_ble_cont.138933:
    addi r28 r0 0
    bne r2 r28 beq_else.138940
    fneg f1 f1
    j beq_cont.138941
beq_else.138940:
beq_cont.138941:
    lwcZ f2 r29 4
    fmul f1 f1 f2
    addi r2 r0 3
    swcZ f0 r29 76
    swcZ f1 r29 80
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    flui f0 0
    # 0.000000
    lwcZ f1 r29 80
    fclt f1 f0
    bc1f float_ble_else.138942
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138943
float_ble_else.138942:
float_ble_cont.138943:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 84
    fclt f0 f2
    bc1f float_ble_else.138944
    j float_ble_cont.138945
float_ble_else.138944:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138946
    j float_ble_cont.138947
float_ble_else.138946:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138948
    j float_ble_cont.138949
float_ble_else.138948:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138950
    j float_ble_cont.138951
float_ble_else.138950:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138952
    j float_ble_cont.138953
float_ble_else.138952:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138954
    j float_ble_cont.138955
float_ble_else.138954:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138956
    j float_ble_cont.138957
float_ble_else.138956:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138958
    j float_ble_cont.138959
float_ble_else.138958:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138960
    j float_ble_cont.138961
float_ble_else.138960:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.138962
    j float_ble_cont.138963
float_ble_else.138962:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub1.2555
    subi r29 r29 96
    lw r31 r29 92
float_ble_cont.138963:
float_ble_cont.138961:
float_ble_cont.138959:
float_ble_cont.138957:
float_ble_cont.138955:
float_ble_cont.138953:
float_ble_cont.138951:
float_ble_cont.138949:
float_ble_cont.138947:
float_ble_cont.138945:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138964
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138966
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138967
float_ble_else.138966:
float_ble_cont.138967:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138968
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138970
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138971
float_ble_else.138970:
float_ble_cont.138971:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 92
    addi r29 r29 96
    jal reduction_2pi_sub2.2557
    subi r29 r29 96
    lw r31 r29 92
    j float_ble_cont.138969
float_ble_else.138968:
float_ble_cont.138969:
    j float_ble_cont.138965
float_ble_else.138964:
float_ble_cont.138965:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138972
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138973
float_ble_else.138972:
float_ble_cont.138973:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138974
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.138975
float_ble_else.138974:
float_ble_cont.138975:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.138976
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.138977
float_ble_else.138976:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.138977:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.138978
    fneg f0 f0
    j float_ble_cont.138979
float_ble_else.138978:
float_ble_cont.138979:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 80
    fclt f2 f1
    bc1f float_ble_else.138980
    fneg f1 f2
    j float_ble_cont.138981
float_ble_else.138980:
    fmv f1 f2
float_ble_cont.138981:
    addi r1 r0 3
    swcZ f0 r29 88
    fmv  f0 f1
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 92
    fclt f0 f1
    bc1f float_ble_else.138982
    j float_ble_cont.138983
float_ble_else.138982:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138984
    j float_ble_cont.138985
float_ble_else.138984:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138986
    j float_ble_cont.138987
float_ble_else.138986:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138988
    j float_ble_cont.138989
float_ble_else.138988:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138990
    j float_ble_cont.138991
float_ble_else.138990:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138992
    j float_ble_cont.138993
float_ble_else.138992:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138994
    j float_ble_cont.138995
float_ble_else.138994:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138996
    j float_ble_cont.138997
float_ble_else.138996:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.138998
    j float_ble_cont.138999
float_ble_else.138998:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139000
    j float_ble_cont.139001
float_ble_else.139000:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub1.2555
    subi r29 r29 104
    lw r31 r29 100
float_ble_cont.139001:
float_ble_cont.138999:
float_ble_cont.138997:
float_ble_cont.138995:
float_ble_cont.138993:
float_ble_cont.138991:
float_ble_cont.138989:
float_ble_cont.138987:
float_ble_cont.138985:
float_ble_cont.138983:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139002
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139004
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139005
float_ble_else.139004:
float_ble_cont.139005:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139006
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139008
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139009
float_ble_else.139008:
float_ble_cont.139009:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub2.2557
    subi r29 r29 104
    lw r31 r29 100
    j float_ble_cont.139007
float_ble_else.139006:
float_ble_cont.139007:
    j float_ble_cont.139003
float_ble_else.139002:
float_ble_cont.139003:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139010
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139011
float_ble_else.139010:
float_ble_cont.139011:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139012
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139013
float_ble_else.139012:
float_ble_cont.139013:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.139014
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139015
float_ble_else.139014:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139015:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139016
    fneg f0 f0
    j float_ble_cont.139017
float_ble_else.139016:
float_ble_cont.139017:
    fcz f0
    bc1f float_eq0.139018
    j float_eq0_cont.139019
float_eq0.139018:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.139019:
    lwcZ f1 r29 88
    fmul f0 f1 f0
    lwcZ f1 r29 76
    fmul f0 f0 f1
    lw r1 r29 52
    addi r1 r1 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.139020
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139022
    j float_eq0_cont.139023
float_eq0.139022:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139023:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139024
    j float_eq0_cont.139025
float_eq0.139024:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139025:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139026
    j float_eq0_cont.139027
float_eq0.139026:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139027:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139028
    j float_eq0_cont.139029
float_eq0.139028:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139029:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139030
    j float_eq0_cont.139031
float_eq0.139030:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.139031:
    fmul f1 f1 f2
    j float_ble_cont.139021
float_ble_else.139020:
    flui f1 0
    # 0.000000
float_ble_cont.139021:
    flui f2 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.139032
    fmv f3 f1
    j float_eq0_cont.139033
float_eq0.139032:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.139033:
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.139034
    addi r2 r0 1
    j float_ble_cont.139035
float_ble_else.139034:
    addi r2 r0 0
float_ble_cont.139035:
    addi r28 r0 0
    bne r2 r28 beq_else.139036
    fneg f2 f2
    j beq_cont.139037
beq_else.139036:
beq_cont.139037:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.139038
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.139039
float_ble_else.139038:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.139040
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    fcz f2
    bc1f float_eq0.139042
    j float_eq0_cont.139043
float_eq0.139042:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139043:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.139041
float_ble_else.139040:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.139044
    j float_eq0_cont.139045
float_eq0.139044:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139045:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.139041:
float_ble_cont.139039:
    addi r28 r0 0
    bne r2 r28 beq_else.139046
    fneg f2 f2
    j beq_cont.139047
beq_else.139046:
beq_cont.139047:
    lwcZ f3 r29 20
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 96
    sw r1 r29 100
    swcZ f1 r29 104
    swcZ f2 r29 108
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    flui f0 0
    # 0.000000
    lwcZ f1 r29 108
    fclt f1 f0
    bc1f float_ble_else.139048
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139049
float_ble_else.139048:
float_ble_cont.139049:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 112
    fclt f0 f2
    bc1f float_ble_else.139050
    j float_ble_cont.139051
float_ble_else.139050:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139052
    j float_ble_cont.139053
float_ble_else.139052:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139054
    j float_ble_cont.139055
float_ble_else.139054:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139056
    j float_ble_cont.139057
float_ble_else.139056:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139058
    j float_ble_cont.139059
float_ble_else.139058:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139060
    j float_ble_cont.139061
float_ble_else.139060:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139062
    j float_ble_cont.139063
float_ble_else.139062:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139064
    j float_ble_cont.139065
float_ble_else.139064:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139066
    j float_ble_cont.139067
float_ble_else.139066:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139068
    j float_ble_cont.139069
float_ble_else.139068:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub1.2555
    subi r29 r29 120
    lw r31 r29 116
float_ble_cont.139069:
float_ble_cont.139067:
float_ble_cont.139065:
float_ble_cont.139063:
float_ble_cont.139061:
float_ble_cont.139059:
float_ble_cont.139057:
float_ble_cont.139055:
float_ble_cont.139053:
float_ble_cont.139051:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 112
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139070
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139072
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139073
float_ble_else.139072:
float_ble_cont.139073:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139074
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139076
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139077
float_ble_else.139076:
float_ble_cont.139077:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub2.2557
    subi r29 r29 120
    lw r31 r29 116
    j float_ble_cont.139075
float_ble_else.139074:
float_ble_cont.139075:
    j float_ble_cont.139071
float_ble_else.139070:
float_ble_cont.139071:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 112
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139078
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139079
float_ble_else.139078:
float_ble_cont.139079:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139080
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139081
float_ble_else.139080:
float_ble_cont.139081:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139082
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139083
float_ble_else.139082:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139083:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139084
    fneg f0 f0
    j float_ble_cont.139085
float_ble_else.139084:
float_ble_cont.139085:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 108
    fclt f2 f1
    bc1f float_ble_else.139086
    fneg f1 f2
    j float_ble_cont.139087
float_ble_else.139086:
    fmv f1 f2
float_ble_cont.139087:
    addi r1 r0 3
    swcZ f0 r29 116
    fmv  f0 f1
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 120
    fclt f0 f1
    bc1f float_ble_else.139088
    j float_ble_cont.139089
float_ble_else.139088:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139090
    j float_ble_cont.139091
float_ble_else.139090:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139092
    j float_ble_cont.139093
float_ble_else.139092:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139094
    j float_ble_cont.139095
float_ble_else.139094:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139096
    j float_ble_cont.139097
float_ble_else.139096:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139098
    j float_ble_cont.139099
float_ble_else.139098:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139100
    j float_ble_cont.139101
float_ble_else.139100:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139102
    j float_ble_cont.139103
float_ble_else.139102:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139104
    j float_ble_cont.139105
float_ble_else.139104:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139106
    j float_ble_cont.139107
float_ble_else.139106:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub1.2555
    subi r29 r29 128
    lw r31 r29 124
float_ble_cont.139107:
float_ble_cont.139105:
float_ble_cont.139103:
float_ble_cont.139101:
float_ble_cont.139099:
float_ble_cont.139097:
float_ble_cont.139095:
float_ble_cont.139093:
float_ble_cont.139091:
float_ble_cont.139089:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139108
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139110
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139111
float_ble_else.139110:
float_ble_cont.139111:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139112
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139114
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139115
float_ble_else.139114:
float_ble_cont.139115:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub2.2557
    subi r29 r29 128
    lw r31 r29 124
    j float_ble_cont.139113
float_ble_else.139112:
float_ble_cont.139113:
    j float_ble_cont.139109
float_ble_else.139108:
float_ble_cont.139109:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139116
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139117
float_ble_else.139116:
float_ble_cont.139117:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139118
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139119
float_ble_else.139118:
float_ble_cont.139119:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.139120
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139121
float_ble_else.139120:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139121:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139122
    fneg f0 f0
    j float_ble_cont.139123
float_ble_else.139122:
float_ble_cont.139123:
    fcz f0
    bc1f float_eq0.139124
    j float_eq0_cont.139125
float_eq0.139124:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.139125:
    lwcZ f1 r29 116
    fmul f0 f1 f0
    lwcZ f1 r29 104
    fmul f1 f0 f1
    lwcZ f0 r29 96
    lwcZ f2 r29 4
    lwcZ f3 r29 20
    lw r1 r29 100
    lw r2 r29 16
    lw r3 r29 8
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
calc_dirvecs.3065:
    lw r4 r25 4
    slti r28 r1 0
    bne r0 r28 bge_else.139126
    itof f1 r1
    flui f2 15948
    # 0.200000
    fori f2 f2 -13107
    fmul f1 f1 f2
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    fsub f1 f1 f2
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.139127
    j float_eq0_cont.139128
float_eq0.139127:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.139128:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.139129
    j float_eq0_cont.139130
float_eq0.139129:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.139130:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.139131
    j float_eq0_cont.139132
float_eq0.139131:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.139132:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.139133
    j float_eq0_cont.139134
float_eq0.139133:
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
float_eq0_cont.139134:
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    fcz f3
    bc1f float_eq0.139135
    j float_eq0_cont.139136
float_eq0.139135:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.139136:
    fmul f2 f2 f3
    flui f3 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.139137
    fmv f4 f2
    j float_eq0_cont.139138
float_eq0.139137:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f5 f5 f6
    fmul f4 f4 f5
float_eq0_cont.139138:
    fmul f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.139139
    addi r5 r0 1
    j float_ble_cont.139140
float_ble_else.139139:
    addi r5 r0 0
float_ble_cont.139140:
    addi r28 r0 0
    bne r5 r28 beq_else.139141
    fneg f3 f3
    j beq_cont.139142
beq_else.139141:
beq_cont.139142:
    flui f4 16096
    # 0.437500
    fclt f3 f4
    bc1f float_ble_else.139143
    fmul f4 f3 f3
    fmul f5 f4 f3
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f3 f3 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f3 f3 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f3 f3 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f3 f3 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f3 f3 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f3 f3 f4
    j float_ble_cont.139144
float_ble_else.139143:
    flui f4 16412
    # 2.437500
    fclt f3 f4
    bc1f float_ble_else.139145
    flui f4 16201
    # 0.785398
    fori f4 f4 4059
    flui f5 16256
    # 1.000000
    fsub f5 f3 f5
    flui f6 16256
    # 1.000000
    fadd f3 f3 f6
    fcz f3
    bc1f float_eq0.139147
    j float_eq0_cont.139148
float_eq0.139147:
    finv_init f6 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f3 f3 f6
    fsub f3 f7 f3
    fmul f3 f6 f3
float_eq0_cont.139148:
    fmul f3 f5 f3
    fmul f5 f3 f3
    fmul f6 f5 f3
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f3 f3 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f3 f3 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f3 f3 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f3 f3 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f3 f3 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f3 f3 f5
    fadd f3 f4 f3
    j float_ble_cont.139146
float_ble_else.139145:
    flui f4 16329
    # 1.570796
    fori f4 f4 4059
    flui f5 16256
    # 1.000000
    fcz f3
    bc1f float_eq0.139149
    j float_eq0_cont.139150
float_eq0.139149:
    finv_init f6 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f3 f3 f6
    fsub f3 f7 f3
    fmul f3 f6 f3
float_eq0_cont.139150:
    fmul f3 f5 f3
    fmul f5 f3 f3
    fmul f6 f5 f3
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f3 f3 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f3 f3 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f3 f3 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f3 f3 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f3 f3 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f3 f3 f5
    fsub f3 f4 f3
float_ble_cont.139146:
float_ble_cont.139144:
    addi r28 r0 0
    bne r5 r28 beq_else.139151
    fneg f3 f3
    j beq_cont.139152
beq_else.139151:
beq_cont.139152:
    fmul f3 f3 f1
    addi r5 r0 3
    sw r25 r29 0
    sw r1 r29 4
    swcZ f1 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r4 r29 20
    swcZ f0 r29 24
    swcZ f2 r29 28
    swcZ f3 r29 32
    mv r1 r5
    fmv  f0 f3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    flui f0 0
    # 0.000000
    lwcZ f1 r29 32
    fclt f1 f0
    bc1f float_ble_else.139153
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139154
float_ble_else.139153:
float_ble_cont.139154:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 36
    fclt f0 f2
    bc1f float_ble_else.139155
    j float_ble_cont.139156
float_ble_else.139155:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139157
    j float_ble_cont.139158
float_ble_else.139157:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139159
    j float_ble_cont.139160
float_ble_else.139159:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139161
    j float_ble_cont.139162
float_ble_else.139161:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139163
    j float_ble_cont.139164
float_ble_else.139163:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139165
    j float_ble_cont.139166
float_ble_else.139165:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139167
    j float_ble_cont.139168
float_ble_else.139167:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139169
    j float_ble_cont.139170
float_ble_else.139169:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139171
    j float_ble_cont.139172
float_ble_else.139171:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139173
    j float_ble_cont.139174
float_ble_else.139173:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub1.2555
    subi r29 r29 48
    lw r31 r29 44
float_ble_cont.139174:
float_ble_cont.139172:
float_ble_cont.139170:
float_ble_cont.139168:
float_ble_cont.139166:
float_ble_cont.139164:
float_ble_cont.139162:
float_ble_cont.139160:
float_ble_cont.139158:
float_ble_cont.139156:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139175
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139177
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139178
float_ble_else.139177:
float_ble_cont.139178:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139179
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139181
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139182
float_ble_else.139181:
float_ble_cont.139182:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub2.2557
    subi r29 r29 48
    lw r31 r29 44
    j float_ble_cont.139180
float_ble_else.139179:
float_ble_cont.139180:
    j float_ble_cont.139176
float_ble_else.139175:
float_ble_cont.139176:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139183
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139184
float_ble_else.139183:
float_ble_cont.139184:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139185
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139186
float_ble_else.139185:
float_ble_cont.139186:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139187
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139188
float_ble_else.139187:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139188:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139189
    fneg f0 f0
    j float_ble_cont.139190
float_ble_else.139189:
float_ble_cont.139190:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 32
    fclt f2 f1
    bc1f float_ble_else.139191
    fneg f1 f2
    j float_ble_cont.139192
float_ble_else.139191:
    fmv f1 f2
float_ble_cont.139192:
    addi r1 r0 3
    swcZ f0 r29 40
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 44
    fclt f0 f1
    bc1f float_ble_else.139193
    j float_ble_cont.139194
float_ble_else.139193:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139195
    j float_ble_cont.139196
float_ble_else.139195:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139197
    j float_ble_cont.139198
float_ble_else.139197:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139199
    j float_ble_cont.139200
float_ble_else.139199:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139201
    j float_ble_cont.139202
float_ble_else.139201:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139203
    j float_ble_cont.139204
float_ble_else.139203:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139205
    j float_ble_cont.139206
float_ble_else.139205:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139207
    j float_ble_cont.139208
float_ble_else.139207:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139209
    j float_ble_cont.139210
float_ble_else.139209:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139211
    j float_ble_cont.139212
float_ble_else.139211:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub1.2555
    subi r29 r29 56
    lw r31 r29 52
float_ble_cont.139212:
float_ble_cont.139210:
float_ble_cont.139208:
float_ble_cont.139206:
float_ble_cont.139204:
float_ble_cont.139202:
float_ble_cont.139200:
float_ble_cont.139198:
float_ble_cont.139196:
float_ble_cont.139194:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139213
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139215
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139216
float_ble_else.139215:
float_ble_cont.139216:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139217
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139219
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139220
float_ble_else.139219:
float_ble_cont.139220:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub2.2557
    subi r29 r29 56
    lw r31 r29 52
    j float_ble_cont.139218
float_ble_else.139217:
float_ble_cont.139218:
    j float_ble_cont.139214
float_ble_else.139213:
float_ble_cont.139214:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139221
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139222
float_ble_else.139221:
float_ble_cont.139222:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139223
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139224
float_ble_else.139223:
float_ble_cont.139224:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.139225
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139226
float_ble_else.139225:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139226:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139227
    fneg f0 f0
    j float_ble_cont.139228
float_ble_else.139227:
float_ble_cont.139228:
    fcz f0
    bc1f float_eq0.139229
    j float_eq0_cont.139230
float_eq0.139229:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.139230:
    lwcZ f1 r29 40
    fmul f0 f1 f0
    lwcZ f1 r29 28
    fmul f0 f0 f1
    addi r1 r0 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.139231
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139233
    j float_eq0_cont.139234
float_eq0.139233:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139234:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139235
    j float_eq0_cont.139236
float_eq0.139235:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139236:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139237
    j float_eq0_cont.139238
float_eq0.139237:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139238:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139239
    j float_eq0_cont.139240
float_eq0.139239:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139240:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139241
    j float_eq0_cont.139242
float_eq0.139241:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.139242:
    fmul f1 f1 f2
    j float_ble_cont.139232
float_ble_else.139231:
    flui f1 0
    # 0.000000
float_ble_cont.139232:
    flui f2 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.139243
    fmv f3 f1
    j float_eq0_cont.139244
float_eq0.139243:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.139244:
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.139245
    addi r2 r0 1
    j float_ble_cont.139246
float_ble_else.139245:
    addi r2 r0 0
float_ble_cont.139246:
    addi r28 r0 0
    bne r2 r28 beq_else.139247
    fneg f2 f2
    j beq_cont.139248
beq_else.139247:
beq_cont.139248:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.139249
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.139250
float_ble_else.139249:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.139251
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    fcz f2
    bc1f float_eq0.139253
    j float_eq0_cont.139254
float_eq0.139253:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139254:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.139252
float_ble_else.139251:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.139255
    j float_eq0_cont.139256
float_eq0.139255:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139256:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.139252:
float_ble_cont.139250:
    addi r28 r0 0
    bne r2 r28 beq_else.139257
    fneg f2 f2
    j beq_cont.139258
beq_else.139257:
beq_cont.139258:
    lwcZ f3 r29 24
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 48
    sw r1 r29 52
    swcZ f1 r29 56
    swcZ f2 r29 60
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.139259
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139260
float_ble_else.139259:
float_ble_cont.139260:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 64
    fclt f0 f2
    bc1f float_ble_else.139261
    j float_ble_cont.139262
float_ble_else.139261:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139263
    j float_ble_cont.139264
float_ble_else.139263:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139265
    j float_ble_cont.139266
float_ble_else.139265:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139267
    j float_ble_cont.139268
float_ble_else.139267:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139269
    j float_ble_cont.139270
float_ble_else.139269:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139271
    j float_ble_cont.139272
float_ble_else.139271:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139273
    j float_ble_cont.139274
float_ble_else.139273:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139275
    j float_ble_cont.139276
float_ble_else.139275:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139277
    j float_ble_cont.139278
float_ble_else.139277:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139279
    j float_ble_cont.139280
float_ble_else.139279:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2555
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.139280:
float_ble_cont.139278:
float_ble_cont.139276:
float_ble_cont.139274:
float_ble_cont.139272:
float_ble_cont.139270:
float_ble_cont.139268:
float_ble_cont.139266:
float_ble_cont.139264:
float_ble_cont.139262:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139281
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139283
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139284
float_ble_else.139283:
float_ble_cont.139284:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139285
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139287
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139288
float_ble_else.139287:
float_ble_cont.139288:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2557
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.139286
float_ble_else.139285:
float_ble_cont.139286:
    j float_ble_cont.139282
float_ble_else.139281:
float_ble_cont.139282:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139289
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139290
float_ble_else.139289:
float_ble_cont.139290:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139291
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139292
float_ble_else.139291:
float_ble_cont.139292:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139293
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139294
float_ble_else.139293:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139294:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139295
    fneg f0 f0
    j float_ble_cont.139296
float_ble_else.139295:
float_ble_cont.139296:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 60
    fclt f2 f1
    bc1f float_ble_else.139297
    fneg f1 f2
    j float_ble_cont.139298
float_ble_else.139297:
    fmv f1 f2
float_ble_cont.139298:
    addi r1 r0 3
    swcZ f0 r29 68
    fmv  f0 f1
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.139299
    j float_ble_cont.139300
float_ble_else.139299:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139301
    j float_ble_cont.139302
float_ble_else.139301:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139303
    j float_ble_cont.139304
float_ble_else.139303:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139305
    j float_ble_cont.139306
float_ble_else.139305:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139307
    j float_ble_cont.139308
float_ble_else.139307:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139309
    j float_ble_cont.139310
float_ble_else.139309:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139311
    j float_ble_cont.139312
float_ble_else.139311:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139313
    j float_ble_cont.139314
float_ble_else.139313:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139315
    j float_ble_cont.139316
float_ble_else.139315:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139317
    j float_ble_cont.139318
float_ble_else.139317:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2555
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.139318:
float_ble_cont.139316:
float_ble_cont.139314:
float_ble_cont.139312:
float_ble_cont.139310:
float_ble_cont.139308:
float_ble_cont.139306:
float_ble_cont.139304:
float_ble_cont.139302:
float_ble_cont.139300:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139319
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139321
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139322
float_ble_else.139321:
float_ble_cont.139322:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139323
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139325
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139326
float_ble_else.139325:
float_ble_cont.139326:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2557
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.139324
float_ble_else.139323:
float_ble_cont.139324:
    j float_ble_cont.139320
float_ble_else.139319:
float_ble_cont.139320:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139327
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139328
float_ble_else.139327:
float_ble_cont.139328:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139329
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139330
float_ble_else.139329:
float_ble_cont.139330:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.139331
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139332
float_ble_else.139331:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139332:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139333
    fneg f0 f0
    j float_ble_cont.139334
float_ble_else.139333:
float_ble_cont.139334:
    fcz f0
    bc1f float_eq0.139335
    j float_eq0_cont.139336
float_eq0.139335:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.139336:
    lwcZ f1 r29 68
    fmul f0 f1 f0
    lwcZ f1 r29 56
    fmul f1 f0 f1
    lwcZ f0 r29 48
    lwcZ f2 r29 8
    lwcZ f3 r29 24
    lw r1 r29 52
    lw r2 r29 16
    lw r3 r29 12
    lw r25 r29 20
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 4
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    lw r2 r29 12
    addi r3 r2 2
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139337
    j float_eq0_cont.139338
float_eq0.139337:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139338:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139339
    j float_eq0_cont.139340
float_eq0.139339:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139340:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139341
    j float_eq0_cont.139342
float_eq0.139341:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139342:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139343
    j float_eq0_cont.139344
float_eq0.139343:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139344:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139345
    j float_eq0_cont.139346
float_eq0.139345:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.139346:
    fmul f1 f1 f2
    flui f2 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.139347
    fmv f3 f1
    j float_eq0_cont.139348
float_eq0.139347:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.139348:
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.139349
    addi r4 r0 1
    j float_ble_cont.139350
float_ble_else.139349:
    addi r4 r0 0
float_ble_cont.139350:
    addi r28 r0 0
    bne r4 r28 beq_else.139351
    fneg f2 f2
    j beq_cont.139352
beq_else.139351:
beq_cont.139352:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.139353
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.139354
float_ble_else.139353:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.139355
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    fcz f2
    bc1f float_eq0.139357
    j float_eq0_cont.139358
float_eq0.139357:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139358:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.139356
float_ble_else.139355:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.139359
    j float_eq0_cont.139360
float_eq0.139359:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139360:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.139356:
float_ble_cont.139354:
    addi r28 r0 0
    bne r4 r28 beq_else.139361
    fneg f2 f2
    j beq_cont.139362
beq_else.139361:
beq_cont.139362:
    fmul f2 f2 f0
    addi r4 r0 3
    swcZ f0 r29 76
    sw r3 r29 80
    swcZ f1 r29 84
    swcZ f2 r29 88
    mv r1 r4
    fmv  f0 f2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 0
    # 0.000000
    lwcZ f1 r29 88
    fclt f1 f0
    bc1f float_ble_else.139363
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139364
float_ble_else.139363:
float_ble_cont.139364:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 92
    fclt f0 f2
    bc1f float_ble_else.139365
    j float_ble_cont.139366
float_ble_else.139365:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139367
    j float_ble_cont.139368
float_ble_else.139367:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139369
    j float_ble_cont.139370
float_ble_else.139369:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139371
    j float_ble_cont.139372
float_ble_else.139371:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139373
    j float_ble_cont.139374
float_ble_else.139373:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139375
    j float_ble_cont.139376
float_ble_else.139375:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139377
    j float_ble_cont.139378
float_ble_else.139377:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139379
    j float_ble_cont.139380
float_ble_else.139379:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139381
    j float_ble_cont.139382
float_ble_else.139381:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139383
    j float_ble_cont.139384
float_ble_else.139383:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub1.2555
    subi r29 r29 104
    lw r31 r29 100
float_ble_cont.139384:
float_ble_cont.139382:
float_ble_cont.139380:
float_ble_cont.139378:
float_ble_cont.139376:
float_ble_cont.139374:
float_ble_cont.139372:
float_ble_cont.139370:
float_ble_cont.139368:
float_ble_cont.139366:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139385
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139387
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139388
float_ble_else.139387:
float_ble_cont.139388:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139389
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139391
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139392
float_ble_else.139391:
float_ble_cont.139392:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 100
    addi r29 r29 104
    jal reduction_2pi_sub2.2557
    subi r29 r29 104
    lw r31 r29 100
    j float_ble_cont.139390
float_ble_else.139389:
float_ble_cont.139390:
    j float_ble_cont.139386
float_ble_else.139385:
float_ble_cont.139386:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139393
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139394
float_ble_else.139393:
float_ble_cont.139394:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139395
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139396
float_ble_else.139395:
float_ble_cont.139396:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139397
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139398
float_ble_else.139397:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139398:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139399
    fneg f0 f0
    j float_ble_cont.139400
float_ble_else.139399:
float_ble_cont.139400:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 88
    fclt f2 f1
    bc1f float_ble_else.139401
    fneg f1 f2
    j float_ble_cont.139402
float_ble_else.139401:
    fmv f1 f2
float_ble_cont.139402:
    addi r1 r0 3
    swcZ f0 r29 96
    fmv  f0 f1
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 100
    fclt f0 f1
    bc1f float_ble_else.139403
    j float_ble_cont.139404
float_ble_else.139403:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139405
    j float_ble_cont.139406
float_ble_else.139405:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139407
    j float_ble_cont.139408
float_ble_else.139407:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139409
    j float_ble_cont.139410
float_ble_else.139409:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139411
    j float_ble_cont.139412
float_ble_else.139411:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139413
    j float_ble_cont.139414
float_ble_else.139413:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139415
    j float_ble_cont.139416
float_ble_else.139415:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139417
    j float_ble_cont.139418
float_ble_else.139417:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139419
    j float_ble_cont.139420
float_ble_else.139419:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139421
    j float_ble_cont.139422
float_ble_else.139421:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub1.2555
    subi r29 r29 112
    lw r31 r29 108
float_ble_cont.139422:
float_ble_cont.139420:
float_ble_cont.139418:
float_ble_cont.139416:
float_ble_cont.139414:
float_ble_cont.139412:
float_ble_cont.139410:
float_ble_cont.139408:
float_ble_cont.139406:
float_ble_cont.139404:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 100
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139423
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139425
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139426
float_ble_else.139425:
float_ble_cont.139426:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139427
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139429
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139430
float_ble_else.139429:
float_ble_cont.139430:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub2.2557
    subi r29 r29 112
    lw r31 r29 108
    j float_ble_cont.139428
float_ble_else.139427:
float_ble_cont.139428:
    j float_ble_cont.139424
float_ble_else.139423:
float_ble_cont.139424:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 100
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139431
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139432
float_ble_else.139431:
float_ble_cont.139432:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139433
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139434
float_ble_else.139433:
float_ble_cont.139434:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.139435
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139436
float_ble_else.139435:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139436:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139437
    fneg f0 f0
    j float_ble_cont.139438
float_ble_else.139437:
float_ble_cont.139438:
    fcz f0
    bc1f float_eq0.139439
    j float_eq0_cont.139440
float_eq0.139439:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.139440:
    lwcZ f1 r29 96
    fmul f0 f1 f0
    lwcZ f1 r29 84
    fmul f0 f0 f1
    addi r1 r0 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.139441
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139443
    j float_eq0_cont.139444
float_eq0.139443:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139444:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139445
    j float_eq0_cont.139446
float_eq0.139445:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139446:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139447
    j float_eq0_cont.139448
float_eq0.139447:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139448:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139449
    j float_eq0_cont.139450
float_eq0.139449:
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
float_eq0_cont.139450:
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    fcz f2
    bc1f float_eq0.139451
    j float_eq0_cont.139452
float_eq0.139451:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
float_eq0_cont.139452:
    fmul f1 f1 f2
    j float_ble_cont.139442
float_ble_else.139441:
    flui f1 0
    # 0.000000
float_ble_cont.139442:
    flui f2 16256
    # 1.000000
    fcz f1
    bc1f float_eq0.139453
    fmv f3 f1
    j float_eq0_cont.139454
float_eq0.139453:
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f1 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
float_eq0_cont.139454:
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.139455
    addi r2 r0 1
    j float_ble_cont.139456
float_ble_else.139455:
    addi r2 r0 0
float_ble_cont.139456:
    addi r28 r0 0
    bne r2 r28 beq_else.139457
    fneg f2 f2
    j beq_cont.139458
beq_else.139457:
beq_cont.139458:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.139459
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.139460
float_ble_else.139459:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.139461
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    fcz f2
    bc1f float_eq0.139463
    j float_eq0_cont.139464
float_eq0.139463:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139464:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.139462
float_ble_else.139461:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fcz f2
    bc1f float_eq0.139465
    j float_eq0_cont.139466
float_eq0.139465:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
float_eq0_cont.139466:
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.139462:
float_ble_cont.139460:
    addi r28 r0 0
    bne r2 r28 beq_else.139467
    fneg f2 f2
    j beq_cont.139468
beq_else.139467:
beq_cont.139468:
    lwcZ f3 r29 24
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 104
    sw r1 r29 108
    swcZ f1 r29 112
    swcZ f2 r29 116
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    flui f0 0
    # 0.000000
    lwcZ f1 r29 116
    fclt f1 f0
    bc1f float_ble_else.139469
    addi r2 r0 0
    fneg f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139470
float_ble_else.139469:
float_ble_cont.139470:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 120
    fclt f0 f2
    bc1f float_ble_else.139471
    j float_ble_cont.139472
float_ble_else.139471:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139473
    j float_ble_cont.139474
float_ble_else.139473:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139475
    j float_ble_cont.139476
float_ble_else.139475:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139477
    j float_ble_cont.139478
float_ble_else.139477:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139479
    j float_ble_cont.139480
float_ble_else.139479:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139481
    j float_ble_cont.139482
float_ble_else.139481:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139483
    j float_ble_cont.139484
float_ble_else.139483:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139485
    j float_ble_cont.139486
float_ble_else.139485:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139487
    j float_ble_cont.139488
float_ble_else.139487:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f2 r27 0
    fclt f0 f2
    bc1f float_ble_else.139489
    j float_ble_cont.139490
float_ble_else.139489:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub1.2555
    subi r29 r29 128
    lw r31 r29 124
float_ble_cont.139490:
float_ble_cont.139488:
float_ble_cont.139486:
float_ble_cont.139484:
float_ble_cont.139482:
float_ble_cont.139480:
float_ble_cont.139478:
float_ble_cont.139476:
float_ble_cont.139474:
float_ble_cont.139472:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139491
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139493
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139494
float_ble_else.139493:
float_ble_cont.139494:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139495
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139497
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139498
float_ble_else.139497:
float_ble_cont.139498:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub2.2557
    subi r29 r29 128
    lw r31 r29 124
    j float_ble_cont.139496
float_ble_else.139495:
float_ble_cont.139496:
    j float_ble_cont.139492
float_ble_else.139491:
float_ble_cont.139492:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139499
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139500
float_ble_else.139499:
float_ble_cont.139500:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139501
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139502
float_ble_else.139501:
float_ble_cont.139502:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139503
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139504
float_ble_else.139503:
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139504:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139505
    fneg f0 f0
    j float_ble_cont.139506
float_ble_else.139505:
float_ble_cont.139506:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 116
    fclt f2 f1
    bc1f float_ble_else.139507
    fneg f1 f2
    j float_ble_cont.139508
float_ble_else.139507:
    fmv f1 f2
float_ble_cont.139508:
    addi r1 r0 3
    swcZ f0 r29 124
    fmv  f0 f1
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 128
    fclt f0 f1
    bc1f float_ble_else.139509
    j float_ble_cont.139510
float_ble_else.139509:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139511
    j float_ble_cont.139512
float_ble_else.139511:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139513
    j float_ble_cont.139514
float_ble_else.139513:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139515
    j float_ble_cont.139516
float_ble_else.139515:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139517
    j float_ble_cont.139518
float_ble_else.139517:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139519
    j float_ble_cont.139520
float_ble_else.139519:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139521
    j float_ble_cont.139522
float_ble_else.139521:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139523
    j float_ble_cont.139524
float_ble_else.139523:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139525
    j float_ble_cont.139526
float_ble_else.139525:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139527
    j float_ble_cont.139528
float_ble_else.139527:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 132
    addi r29 r29 136
    jal reduction_2pi_sub1.2555
    subi r29 r29 136
    lw r31 r29 132
float_ble_cont.139528:
float_ble_cont.139526:
float_ble_cont.139524:
float_ble_cont.139522:
float_ble_cont.139520:
float_ble_cont.139518:
float_ble_cont.139516:
float_ble_cont.139514:
float_ble_cont.139512:
float_ble_cont.139510:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 128
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139529
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139531
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139532
float_ble_else.139531:
float_ble_cont.139532:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139533
    addi r2 r0 1
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fclt f0 f1
    bc1f float_ble_else.139535
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139536
float_ble_else.139535:
float_ble_cont.139536:
    addi r2 r0 1
    addi r3 r0 1
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16384
    # 2.000000
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    sw r31 r29 132
    addi r29 r29 136
    jal reduction_2pi_sub2.2557
    subi r29 r29 136
    lw r31 r29 132
    j float_ble_cont.139534
float_ble_else.139533:
float_ble_cont.139534:
    j float_ble_cont.139530
float_ble_else.139529:
float_ble_cont.139530:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 128
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139537
    addi r2 r0 0
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    flui f0 -16512
    # -1.000000
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139538
float_ble_else.139537:
float_ble_cont.139538:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.139539
    addi r2 r0 0
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    addi r3 r0 0
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f1 r27 0
    fsub f0 f0 f1
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    addi r2 r0 2
    addi r3 r0 2
    sll r3 r3 2
    add r27 r1 r3
    lwcZ f0 r27 0
    fneg f0 f0
    sll r2 r2 2
    add r27 r1 r2
    swcZ f0 r27 0
    j float_ble_cont.139540
float_ble_else.139539:
float_ble_cont.139540:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.139541
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f0 r27 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.139542
float_ble_else.139541:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    addi r2 r0 0
    sll r2 r2 2
    add r27 r1 r2
    lwcZ f1 r27 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.139542:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.139543
    fneg f0 f0
    j float_ble_cont.139544
float_ble_else.139543:
float_ble_cont.139544:
    fcz f0
    bc1f float_eq0.139545
    j float_eq0_cont.139546
float_eq0.139545:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.139546:
    lwcZ f1 r29 124
    fmul f0 f1 f0
    lwcZ f1 r29 112
    fmul f1 f0 f1
    lwcZ f0 r29 104
    lwcZ f2 r29 76
    lwcZ f3 r29 24
    lw r1 r29 108
    lw r2 r29 16
    lw r3 r29 80
    lw r25 r29 20
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 4
    subi r1 r1 1
    lw r2 r29 16
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.139547
    subi r2 r2 5
    j bge_cont.139548
bge_else.139547:
bge_cont.139548:
    slti r28 r1 0
    bne r0 r28 bge_else.139549
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    addi r3 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 24
    lw r4 r29 12
    lw r25 r29 20
    sw r2 r29 132
    sw r1 r29 136
    mv r1 r3
    mv r3 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    addi r2 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r3 r29 12
    addi r4 r3 2
    lwcZ f3 r29 24
    lw r5 r29 132
    lw r25 r29 20
    mv r3 r4
    mv r1 r2
    mv r2 r5
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    subi r1 r1 1
    lw r2 r29 132
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.139550
    subi r2 r2 5
    j bge_cont.139551
bge_else.139550:
bge_cont.139551:
    slti r28 r1 0
    bne r0 r28 bge_else.139552
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f1 f0 f1
    flui f0 0
    # 0.000000
    sw r1 r29 140
    swcZ f1 r29 144
    sw r2 r29 148
    sw r31 r29 156
    addi r29 r29 160
    jal adjust_position.3054
    subi r29 r29 160
    lw r31 r29 156
    addi r1 r0 1
    lwcZ f1 r29 24
    swcZ f0 r29 152
    sw r1 r29 156
    sw r31 r29 164
    addi r29 r29 168
    jal adjust_position.3054
    subi r29 r29 168
    lw r31 r29 164
    fmv f1 f0
    lwcZ f0 r29 152
    lwcZ f2 r29 144
    lwcZ f3 r29 24
    lw r1 r29 156
    lw r2 r29 148
    lw r3 r29 12
    lw r25 r29 20
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 140
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f1 f0 f1
    flui f0 0
    # 0.000000
    lw r2 r29 12
    addi r3 r2 2
    swcZ f1 r29 160
    sw r3 r29 164
    sw r31 r29 172
    addi r29 r29 176
    jal adjust_position.3054
    subi r29 r29 176
    lw r31 r29 172
    addi r1 r0 1
    lwcZ f1 r29 24
    swcZ f0 r29 168
    sw r1 r29 172
    sw r31 r29 180
    addi r29 r29 184
    jal adjust_position.3054
    subi r29 r29 184
    lw r31 r29 180
    fmv f1 f0
    lwcZ f0 r29 168
    lwcZ f2 r29 160
    lwcZ f3 r29 24
    lw r1 r29 172
    lw r2 r29 148
    lw r3 r29 164
    lw r25 r29 20
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    lw r1 r29 140
    subi r1 r1 1
    lw r2 r29 148
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.139553
    subi r2 r2 5
    j bge_cont.139554
bge_else.139553:
bge_cont.139554:
    slti r28 r1 0
    bne r0 r28 bge_else.139555
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    addi r3 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 24
    lw r4 r29 12
    lw r25 r29 20
    sw r2 r29 176
    sw r1 r29 180
    mv r1 r3
    mv r3 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 180
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    addi r2 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r3 r29 12
    addi r4 r3 2
    lwcZ f3 r29 24
    lw r5 r29 176
    lw r25 r29 20
    mv r3 r4
    mv r1 r2
    mv r2 r5
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 180
    subi r1 r1 1
    lw r2 r29 176
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.139556
    subi r2 r2 5
    j bge_cont.139557
bge_else.139556:
bge_cont.139557:
    lwcZ f0 r29 24
    lw r3 r29 12
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.139555:
    jr r31
bge_else.139552:
    jr r31
bge_else.139549:
    jr r31
bge_else.139126:
    jr r31
calc_dirvec_rows.3070:
    lw r4 r25 8
    lw r5 r25 4
    slti r28 r1 0
    bne r0 r28 bge_else.139562
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f3 f0 f1
    addi r6 r0 4
    itof f0 r6
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    addi r7 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    sw r25 r29 0
    sw r1 r29 4
    sw r4 r29 8
    swcZ f3 r29 12
    sw r2 r29 16
    sw r5 r29 20
    sw r3 r29 24
    sw r6 r29 28
    mv r1 r7
    mv r25 r5
    sw r31 r29 36
    addi r29 r29 40
    lw r26 r25 0
    jalr r26
    subi r29 r29 40
    lw r31 r29 36
    lw r1 r29 28
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    addi r1 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 24
    addi r3 r2 2
    lwcZ f3 r29 12
    lw r4 r29 16
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 36
    addi r29 r29 40
    lw r26 r25 0
    jalr r26
    subi r29 r29 40
    lw r31 r29 36
    addi r1 r0 3
    lw r2 r29 16
    addi r3 r2 1
    slti r28 r3 5
    bne r0 r28 bge_else.139563
    subi r3 r3 5
    j bge_cont.139564
bge_else.139563:
bge_cont.139564:
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f1 f0 f1
    flui f0 0
    # 0.000000
    sw r1 r29 32
    swcZ f1 r29 36
    sw r3 r29 40
    sw r31 r29 44
    addi r29 r29 48
    jal adjust_position.3054
    subi r29 r29 48
    lw r31 r29 44
    addi r1 r0 1
    lwcZ f1 r29 12
    swcZ f0 r29 44
    sw r1 r29 48
    sw r31 r29 52
    addi r29 r29 56
    jal adjust_position.3054
    subi r29 r29 56
    lw r31 r29 52
    fmv f1 f0
    lwcZ f0 r29 44
    lwcZ f2 r29 36
    lwcZ f3 r29 12
    lw r1 r29 48
    lw r2 r29 40
    lw r3 r29 24
    lw r25 r29 20
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    lw r1 r29 32
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f1 f0 f1
    flui f0 0
    # 0.000000
    lw r1 r29 24
    addi r2 r1 2
    swcZ f1 r29 52
    sw r2 r29 56
    sw r31 r29 60
    addi r29 r29 64
    jal adjust_position.3054
    subi r29 r29 64
    lw r31 r29 60
    addi r1 r0 1
    lwcZ f1 r29 12
    swcZ f0 r29 60
    sw r1 r29 64
    sw r31 r29 68
    addi r29 r29 72
    jal adjust_position.3054
    subi r29 r29 72
    lw r31 r29 68
    fmv f1 f0
    lwcZ f0 r29 60
    lwcZ f2 r29 52
    lwcZ f3 r29 12
    lw r1 r29 64
    lw r2 r29 40
    lw r3 r29 56
    lw r25 r29 20
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    addi r1 r0 2
    lw r2 r29 40
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.139565
    subi r2 r2 5
    j bge_cont.139566
bge_else.139565:
bge_cont.139566:
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    addi r3 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 12
    lw r4 r29 24
    lw r25 r29 20
    sw r2 r29 68
    sw r1 r29 72
    mv r1 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 72
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    addi r1 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 24
    addi r3 r2 2
    lwcZ f3 r29 12
    lw r4 r29 68
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r1 r0 1
    lw r2 r29 68
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.139567
    subi r2 r2 5
    j bge_cont.139568
bge_else.139567:
bge_cont.139568:
    lwcZ f0 r29 12
    lw r3 r29 24
    lw r25 r29 8
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 4
    subi r1 r1 1
    lw r2 r29 16
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.139569
    subi r2 r2 5
    j bge_cont.139570
bge_else.139569:
bge_cont.139570:
    lw r3 r29 24
    addi r3 r3 4
    slti r28 r1 0
    bne r0 r28 bge_else.139571
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f0 f0 f1
    addi r4 r0 4
    itof f1 r4
    flui f2 15948
    # 0.200000
    fori f2 f2 -13107
    fmul f1 f1 f2
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    fsub f1 f1 f2
    flui f2 0
    # 0.000000
    sw r1 r29 76
    sw r4 r29 80
    swcZ f1 r29 84
    sw r3 r29 88
    sw r2 r29 92
    swcZ f0 r29 96
    fmv  f0 f2
    sw r31 r29 100
    addi r29 r29 104
    jal adjust_position.3054
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 1
    lwcZ f1 r29 96
    swcZ f0 r29 100
    sw r1 r29 104
    sw r31 r29 108
    addi r29 r29 112
    jal adjust_position.3054
    subi r29 r29 112
    lw r31 r29 108
    fmv f1 f0
    lwcZ f0 r29 100
    lwcZ f2 r29 84
    lwcZ f3 r29 96
    lw r1 r29 104
    lw r2 r29 92
    lw r3 r29 88
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 80
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f1 f0 f1
    flui f0 0
    # 0.000000
    lw r1 r29 88
    addi r2 r1 2
    swcZ f1 r29 108
    sw r2 r29 112
    sw r31 r29 116
    addi r29 r29 120
    jal adjust_position.3054
    subi r29 r29 120
    lw r31 r29 116
    addi r1 r0 1
    lwcZ f1 r29 96
    swcZ f0 r29 116
    sw r1 r29 120
    sw r31 r29 124
    addi r29 r29 128
    jal adjust_position.3054
    subi r29 r29 128
    lw r31 r29 124
    fmv f1 f0
    lwcZ f0 r29 116
    lwcZ f2 r29 108
    lwcZ f3 r29 96
    lw r1 r29 120
    lw r2 r29 92
    lw r3 r29 112
    lw r25 r29 20
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r1 r0 3
    lw r2 r29 92
    addi r3 r2 1
    slti r28 r3 5
    bne r0 r28 bge_else.139572
    subi r3 r3 5
    j bge_cont.139573
bge_else.139572:
bge_cont.139573:
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    addi r4 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 96
    lw r5 r29 88
    lw r25 r29 20
    sw r3 r29 124
    sw r1 r29 128
    mv r2 r3
    mv r1 r4
    mv r3 r5
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 128
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    addi r1 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 88
    addi r3 r2 2
    lwcZ f3 r29 96
    lw r4 r29 124
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r1 r0 2
    lw r2 r29 124
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.139574
    subi r2 r2 5
    j bge_cont.139575
bge_else.139574:
bge_cont.139575:
    lwcZ f0 r29 96
    lw r3 r29 88
    lw r25 r29 8
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 76
    subi r1 r1 1
    lw r2 r29 92
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.139576
    subi r2 r2 5
    j bge_cont.139577
bge_else.139576:
bge_cont.139577:
    lw r3 r29 88
    addi r3 r3 4
    slti r28 r1 0
    bne r0 r28 bge_else.139578
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f3 f0 f1
    addi r4 r0 4
    itof f0 r4
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    addi r5 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r25 r29 20
    sw r1 r29 132
    swcZ f3 r29 136
    sw r2 r29 140
    sw r3 r29 144
    sw r4 r29 148
    mv r1 r5
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r1 r29 148
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    addi r1 r0 0
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 144
    addi r3 r2 2
    lwcZ f3 r29 136
    lw r4 r29 140
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r1 r0 3
    lw r2 r29 140
    addi r3 r2 1
    slti r28 r3 5
    bne r0 r28 bge_else.139579
    subi r3 r3 5
    j bge_cont.139580
bge_else.139579:
bge_cont.139580:
    lwcZ f0 r29 136
    lw r4 r29 144
    lw r25 r29 8
    mv r2 r3
    mv r3 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r1 r29 132
    subi r1 r1 1
    lw r2 r29 140
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.139581
    subi r2 r2 5
    j bge_cont.139582
bge_else.139581:
bge_cont.139582:
    lw r3 r29 144
    addi r3 r3 4
    slti r28 r1 0
    bne r0 r28 bge_else.139583
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f0 f0 f1
    addi r4 r0 4
    lw r25 r29 8
    sw r3 r29 152
    sw r2 r29 156
    sw r1 r29 160
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 160
    subi r1 r1 1
    lw r2 r29 156
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.139584
    subi r2 r2 5
    j bge_cont.139585
bge_else.139584:
bge_cont.139585:
    lw r3 r29 152
    addi r3 r3 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.139583:
    jr r31
bge_else.139578:
    jr r31
bge_else.139571:
    jr r31
bge_else.139562:
    jr r31
create_dirvec_elements.3076:
    lw r3 r25 4
    slti r28 r2 0
    bne r0 r28 bge_else.139590
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r25 r29 0
    sw r1 r29 4
    sw r2 r29 8
    sw r3 r29 12
    mv r1 r4
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 16
    mv r1 r3
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 16
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 8
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139591
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 20
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 24
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 24
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 20
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139592
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r2
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 32
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139593
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 40
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 40
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 36
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139594
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 48
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 48
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139595
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 52
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 56
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 56
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 52
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139596
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 64
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 64
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 60
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139597
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 72
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 72
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 68
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139598
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 76
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 80
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 80
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139599
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 88
    mv r1 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 88
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 84
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139600
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 96
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 96
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139601
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 104
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 104
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 100
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139602
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 112
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 112
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 108
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139603
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 120
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 120
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 116
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139604
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 124
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 128
    mv r1 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 128
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 124
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slti r28 r1 0
    bne r0 r28 bge_else.139605
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 132
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    lw r1 r29 12
    lw r1 r1 0
    sw r2 r29 136
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 136
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 132
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    lw r25 r29 0
    mv r1 r4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.139605:
    jr r31
bge_else.139604:
    jr r31
bge_else.139603:
    jr r31
bge_else.139602:
    jr r31
bge_else.139601:
    jr r31
bge_else.139600:
    jr r31
bge_else.139599:
    jr r31
bge_else.139598:
    jr r31
bge_else.139597:
    jr r31
bge_else.139596:
    jr r31
bge_else.139595:
    jr r31
bge_else.139594:
    jr r31
bge_else.139593:
    jr r31
bge_else.139592:
    jr r31
bge_else.139591:
    jr r31
bge_else.139590:
    jr r31
create_dirvecs.3079:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    slti r28 r1 0
    bne r0 r28 bge_else.139622
    addi r5 r0 120
    addi r6 r0 3
    flui f0 0
    # 0.000000
    sw r25 r29 0
    sw r4 r29 4
    sw r3 r29 8
    sw r1 r29 12
    sw r5 r29 16
    sw r2 r29 20
    mv r1 r6
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 24
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 24
    sw r1 r2 0
    lw r1 r29 16
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 32
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 36
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 36
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 40
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 40
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 44
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 44
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 48
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 48
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 52
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 52
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 56
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 56
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 60
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 60
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 64
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 64
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 68
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 68
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 72
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 72
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 76
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 76
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 428
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 80
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 80
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 424
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 84
    mv r1 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 84
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 420
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 88
    mv r1 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 88
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 416
    addi r1 r0 103
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 12
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139623
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    sw r2 r29 96
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 100
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 100
    sw r1 r2 0
    lw r1 r29 96
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 108
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 108
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 112
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 112
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 116
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 116
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 120
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 120
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 124
    mv r1 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 124
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 128
    mv r1 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 128
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 132
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 132
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 136
    mv r1 r3
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 136
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 140
    mv r1 r3
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 140
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 144
    mv r1 r3
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 144
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 148
    mv r1 r3
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 148
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_float_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 152
    mv r1 r3
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 152
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 428
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_float_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 156
    mv r1 r3
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 156
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 424
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 160
    mv r1 r3
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 160
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 104
    sw r1 r2 420
    addi r1 r0 104
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 92
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139624
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 164
    sw r2 r29 168
    mv r1 r3
    sw r31 r29 172
    addi r29 r29 176
    jal min_caml_create_float_array
    subi r29 r29 176
    lw r31 r29 172
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 172
    mv r1 r3
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 172
    sw r1 r2 0
    lw r1 r29 168
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_array
    subi r29 r29 184
    lw r31 r29 180
    lw r2 r29 164
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 176
    mv r1 r3
    sw r31 r29 180
    addi r29 r29 184
    jal min_caml_create_float_array
    subi r29 r29 184
    lw r31 r29 180
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 180
    mv r1 r3
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 180
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 184
    mv r1 r3
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 184
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 188
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 188
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_float_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 192
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 192
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_float_array
    subi r29 r29 200
    lw r31 r29 196
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 196
    mv r1 r3
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 196
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_float_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 200
    mv r1 r3
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 200
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 204
    addi r29 r29 208
    jal min_caml_create_float_array
    subi r29 r29 208
    lw r31 r29 204
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 204
    mv r1 r3
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 204
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_float_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 208
    mv r1 r3
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 208
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 212
    addi r29 r29 216
    jal min_caml_create_float_array
    subi r29 r29 216
    lw r31 r29 212
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 212
    mv r1 r3
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 212
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_float_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 216
    mv r1 r3
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 216
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 220
    addi r29 r29 224
    jal min_caml_create_float_array
    subi r29 r29 224
    lw r31 r29 220
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 220
    mv r1 r3
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 220
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_float_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 224
    mv r1 r3
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 224
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 428
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 228
    addi r29 r29 232
    jal min_caml_create_float_array
    subi r29 r29 232
    lw r31 r29 228
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 228
    mv r1 r3
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_array
    subi r29 r29 240
    lw r31 r29 236
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 228
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 176
    sw r1 r2 424
    addi r1 r0 105
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    lw r1 r29 164
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139625
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 232
    sw r2 r29 236
    mv r1 r3
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_float_array
    subi r29 r29 248
    lw r31 r29 244
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 240
    mv r1 r3
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 240
    sw r1 r2 0
    lw r1 r29 236
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 232
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 244
    mv r1 r3
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_float_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 248
    mv r1 r3
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 248
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_float_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 252
    mv r1 r3
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 252
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 256
    mv r1 r3
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 256
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 260
    mv r1 r3
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 260
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 264
    mv r1 r3
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 264
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 268
    mv r1 r3
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 268
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_float_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 272
    mv r1 r3
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 272
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_float_array
    subi r29 r29 280
    lw r31 r29 276
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 276
    mv r1 r3
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 276
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 280
    mv r1 r3
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 280
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 284
    mv r1 r3
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 284
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_float_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 288
    mv r1 r3
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 288
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 432
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_float_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 292
    mv r1 r3
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 292
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 244
    sw r1 r2 428
    addi r1 r0 106
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 300
    addi r29 r29 304
    lw r26 r25 0
    jalr r26
    subi r29 r29 304
    lw r31 r29 300
    lw r1 r29 232
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139626
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 296
    sw r2 r29 300
    mv r1 r3
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 304
    mv r1 r3
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 304
    sw r1 r2 0
    lw r1 r29 300
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 296
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 308
    mv r1 r3
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 312
    mv r1 r3
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 312
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 316
    mv r1 r3
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 316
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 320
    mv r1 r3
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 320
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 324
    mv r1 r3
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 324
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 328
    mv r1 r3
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 328
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 332
    mv r1 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 332
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 336
    mv r1 r3
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 336
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 340
    mv r1 r3
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 340
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 344
    mv r1 r3
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 344
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 348
    mv r1 r3
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 348
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 436
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 352
    mv r1 r3
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_array
    subi r29 r29 360
    lw r31 r29 356
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 352
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 308
    sw r1 r2 432
    addi r1 r0 107
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 356
    addi r29 r29 360
    lw r26 r25 0
    jalr r26
    subi r29 r29 360
    lw r31 r29 356
    lw r1 r29 296
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139627
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 356
    sw r2 r29 360
    mv r1 r3
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 364
    mv r1 r3
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 364
    sw r1 r2 0
    lw r1 r29 360
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    lw r2 r29 356
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 368
    mv r1 r3
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 372
    mv r1 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 372
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 376
    mv r1 r3
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 376
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 380
    mv r1 r3
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 380
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 384
    mv r1 r3
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 384
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 388
    mv r1 r3
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 388
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 392
    mv r1 r3
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 392
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 396
    mv r1 r3
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 396
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 400
    mv r1 r3
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 400
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 404
    mv r1 r3
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 404
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 440
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 408
    mv r1 r3
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 408
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 368
    sw r1 r2 436
    addi r1 r0 108
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 412
    addi r29 r29 416
    lw r26 r25 0
    jalr r26
    subi r29 r29 416
    lw r31 r29 412
    lw r1 r29 356
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139628
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 412
    sw r2 r29 416
    mv r1 r3
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 420
    mv r1 r3
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 420
    sw r1 r2 0
    lw r1 r29 416
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 412
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 424
    mv r1 r3
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 428
    mv r1 r3
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 428
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 432
    mv r1 r3
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 432
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 436
    mv r1 r3
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 436
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 440
    mv r1 r3
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 440
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 444
    mv r1 r3
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 444
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 448
    mv r1 r3
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 448
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 452
    mv r1 r3
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 452
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 456
    mv r1 r3
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 456
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 444
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 460
    mv r1 r3
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_array
    subi r29 r29 472
    lw r31 r29 468
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 460
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 424
    sw r1 r2 440
    addi r1 r0 109
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 468
    addi r29 r29 472
    lw r26 r25 0
    jalr r26
    subi r29 r29 472
    lw r31 r29 468
    lw r1 r29 412
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139629
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 464
    sw r2 r29 468
    mv r1 r3
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 472
    mv r1 r3
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 472
    sw r1 r2 0
    lw r1 r29 468
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_array
    subi r29 r29 480
    lw r31 r29 476
    lw r2 r29 464
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 476
    mv r1 r3
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 480
    mv r1 r3
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 480
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 484
    mv r1 r3
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 484
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 488
    mv r1 r3
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 488
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 492
    addi r29 r29 496
    jal min_caml_create_float_array
    subi r29 r29 496
    lw r31 r29 492
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 492
    mv r1 r3
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 492
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 496
    mv r1 r3
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 496
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 500
    addi r29 r29 504
    jal min_caml_create_float_array
    subi r29 r29 504
    lw r31 r29 500
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 500
    mv r1 r3
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 500
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 504
    mv r1 r3
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 504
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 448
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 508
    addi r29 r29 512
    jal min_caml_create_float_array
    subi r29 r29 512
    lw r31 r29 508
    or r2 r0 r1
    lw r1 r29 20
    lw r1 r1 0
    sw r2 r29 508
    sw r31 r29 516
    addi r29 r29 520
    jal min_caml_create_array
    subi r29 r29 520
    lw r31 r29 516
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 508
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 476
    sw r1 r2 444
    addi r1 r0 110
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 516
    addi r29 r29 520
    lw r26 r25 0
    jalr r26
    subi r29 r29 520
    lw r31 r29 516
    lw r1 r29 464
    subi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.139629:
    jr r31
bge_else.139628:
    jr r31
bge_else.139627:
    jr r31
bge_else.139626:
    jr r31
bge_else.139625:
    jr r31
bge_else.139624:
    jr r31
bge_else.139623:
    jr r31
bge_else.139622:
    jr r31
init_dirvec_constants.3081:
    lw r3 r25 16
    lw r4 r25 12
    lw r5 r25 8
    lw r6 r25 4
    slti r28 r2 0
    bne r0 r28 bge_else.139638
    sll r7 r2 2
    add r27 r1 r7
    lw r7 r27 0
    lw r8 r5 0
    subi r8 r8 1
    sw r25 r29 0
    sw r3 r29 4
    sw r6 r29 8
    sw r4 r29 12
    sw r5 r29 16
    sw r1 r29 20
    sw r2 r29 24
    mv r2 r8
    mv r1 r7
    mv r25 r6
    sw r31 r29 28
    addi r29 r29 32
    lw r26 r25 0
    jalr r26
    subi r29 r29 32
    lw r31 r29 28
    lw r1 r29 24
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139639
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    sw r1 r29 28
    slti r28 r5 0
    bne r0 r28 bge_else.139640
    sll r6 r5 2
    lw r7 r29 12
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r2 4
    lw r9 r2 0
    lw r10 r6 4
    sw r2 r29 32
    addi r28 r0 1
    bne r10 r28 beq_else.139642
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.139644
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.139645
float_eq0.139644:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139646
    addi r5 r0 1
    j float_ble_cont.139647
float_ble_else.139646:
    addi r5 r0 0
float_ble_cont.139647:
    addi r28 r0 0
    bne r4 r28 beq_else.139648
    or r4 r5 r0
    j beq_cont.139649
beq_else.139648:
    addi r28 r0 0
    bne r5 r28 beq_else.139650
    addi r4 r0 1
    j beq_cont.139651
beq_else.139650:
    addi r4 r0 0
beq_cont.139651:
beq_cont.139649:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.139652
    fneg f0 f0
    j beq_cont.139653
beq_else.139652:
beq_cont.139653:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.139654
    j float_eq0_cont.139655
float_eq0.139654:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139655:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.139645:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.139656
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.139657
float_eq0.139656:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139658
    addi r5 r0 1
    j float_ble_cont.139659
float_ble_else.139658:
    addi r5 r0 0
float_ble_cont.139659:
    addi r28 r0 0
    bne r4 r28 beq_else.139660
    or r4 r5 r0
    j beq_cont.139661
beq_else.139660:
    addi r28 r0 0
    bne r5 r28 beq_else.139662
    addi r4 r0 1
    j beq_cont.139663
beq_else.139662:
    addi r4 r0 0
beq_cont.139663:
beq_cont.139661:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.139664
    fneg f0 f0
    j beq_cont.139665
beq_else.139664:
beq_cont.139665:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.139666
    j float_eq0_cont.139667
float_eq0.139666:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139667:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.139657:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.139668
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.139669
float_eq0.139668:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139670
    addi r5 r0 1
    j float_ble_cont.139671
float_ble_else.139670:
    addi r5 r0 0
float_ble_cont.139671:
    addi r28 r0 0
    bne r4 r28 beq_else.139672
    or r4 r5 r0
    j beq_cont.139673
beq_else.139672:
    addi r28 r0 0
    bne r5 r28 beq_else.139674
    addi r4 r0 1
    j beq_cont.139675
beq_else.139674:
    addi r4 r0 0
beq_cont.139675:
beq_cont.139673:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.139676
    fneg f0 f0
    j beq_cont.139677
beq_else.139676:
beq_cont.139677:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.139678
    j float_eq0_cont.139679
float_eq0.139678:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139679:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.139669:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139643
beq_else.139642:
    addi r28 r0 2
    bne r10 r28 beq_else.139680
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    lw r3 r29 44
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.139682
    addi r2 r0 1
    j float_ble_cont.139683
float_ble_else.139682:
    addi r2 r0 0
float_ble_cont.139683:
    addi r28 r0 0
    bne r2 r28 beq_else.139684
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.139685
beq_else.139684:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.139686
    fmv f2 f0
    j float_eq0_cont.139687
float_eq0.139686:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139687:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.139688
    fmv f2 f0
    j float_eq0_cont.139689
float_eq0.139688:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139689:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.139690
    fmv f2 f0
    j float_eq0_cont.139691
float_eq0.139690:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139691:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.139692
    j float_eq0_cont.139693
float_eq0.139692:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139693:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.139685:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139681
beq_else.139680:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 44
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139694
    fmv f0 f3
    j beq_cont.139695
beq_else.139694:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.139695:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139696
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.139697
beq_else.139696:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.139697:
    fcz f0
    bc1f float_eq0.139698
    j float_eq0_cont.139699
float_eq0.139698:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.139700
    j float_eq0_cont.139701
float_eq0.139700:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139701:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.139699:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
beq_cont.139681:
beq_cont.139643:
    subi r2 r2 1
    lw r1 r29 32
    lw r25 r29 8
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    j bge_cont.139641
bge_else.139640:
bge_cont.139641:
    lw r1 r29 28
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139702
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 8
    sw r1 r29 52
    mv r1 r2
    mv r2 r5
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 52
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139703
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 4
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 56
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139704
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 8
    sw r1 r29 60
    mv r1 r2
    mv r2 r5
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 60
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139705
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    sw r1 r29 64
    slti r28 r5 0
    bne r0 r28 bge_else.139706
    sll r6 r5 2
    lw r7 r29 12
    add r27 r7 r6
    lw r6 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r6 4
    sw r2 r29 68
    addi r28 r0 1
    bne r9 r28 beq_else.139708
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.139710
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.139711
float_eq0.139710:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139712
    addi r5 r0 1
    j float_ble_cont.139713
float_ble_else.139712:
    addi r5 r0 0
float_ble_cont.139713:
    addi r28 r0 0
    bne r4 r28 beq_else.139714
    or r4 r5 r0
    j beq_cont.139715
beq_else.139714:
    addi r28 r0 0
    bne r5 r28 beq_else.139716
    addi r4 r0 1
    j beq_cont.139717
beq_else.139716:
    addi r4 r0 0
beq_cont.139717:
beq_cont.139715:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.139718
    fneg f0 f0
    j beq_cont.139719
beq_else.139718:
beq_cont.139719:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.139720
    j float_eq0_cont.139721
float_eq0.139720:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139721:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.139711:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.139722
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.139723
float_eq0.139722:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139724
    addi r5 r0 1
    j float_ble_cont.139725
float_ble_else.139724:
    addi r5 r0 0
float_ble_cont.139725:
    addi r28 r0 0
    bne r4 r28 beq_else.139726
    or r4 r5 r0
    j beq_cont.139727
beq_else.139726:
    addi r28 r0 0
    bne r5 r28 beq_else.139728
    addi r4 r0 1
    j beq_cont.139729
beq_else.139728:
    addi r4 r0 0
beq_cont.139729:
beq_cont.139727:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.139730
    fneg f0 f0
    j beq_cont.139731
beq_else.139730:
beq_cont.139731:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.139732
    j float_eq0_cont.139733
float_eq0.139732:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139733:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.139723:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.139734
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.139735
float_eq0.139734:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139736
    addi r5 r0 1
    j float_ble_cont.139737
float_ble_else.139736:
    addi r5 r0 0
float_ble_cont.139737:
    addi r28 r0 0
    bne r4 r28 beq_else.139738
    or r4 r5 r0
    j beq_cont.139739
beq_else.139738:
    addi r28 r0 0
    bne r5 r28 beq_else.139740
    addi r4 r0 1
    j beq_cont.139741
beq_else.139740:
    addi r4 r0 0
beq_cont.139741:
beq_cont.139739:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.139742
    fneg f0 f0
    j beq_cont.139743
beq_else.139742:
beq_cont.139743:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.139744
    j float_eq0_cont.139745
float_eq0.139744:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139745:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.139735:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139709
beq_else.139708:
    addi r28 r0 2
    bne r9 r28 beq_else.139746
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    lwcZ f0 r2 0
    lw r3 r29 80
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.139748
    addi r2 r0 1
    j float_ble_cont.139749
float_ble_else.139748:
    addi r2 r0 0
float_ble_cont.139749:
    addi r28 r0 0
    bne r2 r28 beq_else.139750
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.139751
beq_else.139750:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.139752
    fmv f2 f0
    j float_eq0_cont.139753
float_eq0.139752:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139753:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.139754
    fmv f2 f0
    j float_eq0_cont.139755
float_eq0.139754:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139755:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.139756
    fmv f2 f0
    j float_eq0_cont.139757
float_eq0.139756:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139757:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.139758
    j float_eq0_cont.139759
float_eq0.139758:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139759:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.139751:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139747
beq_else.139746:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 84
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 80
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139760
    fmv f0 f3
    j beq_cont.139761
beq_else.139760:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.139761:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139762
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.139763
beq_else.139762:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.139763:
    fcz f0
    bc1f float_eq0.139764
    j float_eq0_cont.139765
float_eq0.139764:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.139766
    j float_eq0_cont.139767
float_eq0.139766:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139767:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.139765:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
beq_cont.139747:
beq_cont.139709:
    subi r2 r2 1
    lw r1 r29 68
    lw r25 r29 8
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    j bge_cont.139707
bge_else.139706:
bge_cont.139707:
    lw r1 r29 64
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139768
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r4 r4 0
    subi r4 r4 1
    lw r25 r29 8
    sw r1 r29 88
    mv r1 r2
    mv r2 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139769
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 4
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 92
    subi r2 r1 1
    lw r1 r29 20
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.139769:
    jr r31
bge_else.139768:
    jr r31
bge_else.139705:
    jr r31
bge_else.139704:
    jr r31
bge_else.139703:
    jr r31
bge_else.139702:
    jr r31
bge_else.139639:
    jr r31
bge_else.139638:
    jr r31
init_vecset_constants.3084:
    lw r2 r25 24
    lw r3 r25 20
    lw r4 r25 16
    lw r5 r25 12
    lw r6 r25 8
    lw r7 r25 4
    slti r28 r1 0
    bne r0 r28 bge_else.139778
    sll r8 r1 2
    add r27 r7 r8
    lw r8 r27 0
    lw r9 r8 476
    lw r10 r4 0
    subi r10 r10 1
    sw r25 r29 0
    sw r7 r29 4
    sw r1 r29 8
    sw r6 r29 12
    sw r3 r29 16
    sw r2 r29 20
    sw r5 r29 24
    sw r4 r29 28
    sw r8 r29 32
    slti r28 r10 0
    bne r0 r28 bge_else.139779
    sll r11 r10 2
    add r27 r3 r11
    lw r11 r27 0
    lw r12 r9 4
    lw r13 r9 0
    lw r14 r11 4
    sw r9 r29 36
    addi r28 r0 1
    bne r14 r28 beq_else.139781
    addi r14 r0 6
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 52
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.139783
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.139784
float_eq0.139783:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139785
    addi r5 r0 1
    j float_ble_cont.139786
float_ble_else.139785:
    addi r5 r0 0
float_ble_cont.139786:
    addi r28 r0 0
    bne r4 r28 beq_else.139787
    or r4 r5 r0
    j beq_cont.139788
beq_else.139787:
    addi r28 r0 0
    bne r5 r28 beq_else.139789
    addi r4 r0 1
    j beq_cont.139790
beq_else.139789:
    addi r4 r0 0
beq_cont.139790:
beq_cont.139788:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.139791
    fneg f0 f0
    j beq_cont.139792
beq_else.139791:
beq_cont.139792:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.139793
    j float_eq0_cont.139794
float_eq0.139793:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139794:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.139784:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.139795
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.139796
float_eq0.139795:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139797
    addi r5 r0 1
    j float_ble_cont.139798
float_ble_else.139797:
    addi r5 r0 0
float_ble_cont.139798:
    addi r28 r0 0
    bne r4 r28 beq_else.139799
    or r4 r5 r0
    j beq_cont.139800
beq_else.139799:
    addi r28 r0 0
    bne r5 r28 beq_else.139801
    addi r4 r0 1
    j beq_cont.139802
beq_else.139801:
    addi r4 r0 0
beq_cont.139802:
beq_cont.139800:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.139803
    fneg f0 f0
    j beq_cont.139804
beq_else.139803:
beq_cont.139804:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.139805
    j float_eq0_cont.139806
float_eq0.139805:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139806:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.139796:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.139807
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.139808
float_eq0.139807:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139809
    addi r5 r0 1
    j float_ble_cont.139810
float_ble_else.139809:
    addi r5 r0 0
float_ble_cont.139810:
    addi r28 r0 0
    bne r4 r28 beq_else.139811
    or r4 r5 r0
    j beq_cont.139812
beq_else.139811:
    addi r28 r0 0
    bne r5 r28 beq_else.139813
    addi r4 r0 1
    j beq_cont.139814
beq_else.139813:
    addi r4 r0 0
beq_cont.139814:
beq_cont.139812:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.139815
    fneg f0 f0
    j beq_cont.139816
beq_else.139815:
beq_cont.139816:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.139817
    j float_eq0_cont.139818
float_eq0.139817:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139818:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.139808:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139782
beq_else.139781:
    addi r28 r0 2
    bne r14 r28 beq_else.139819
    addi r14 r0 4
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r29 48
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.139821
    addi r2 r0 1
    j float_ble_cont.139822
float_ble_else.139821:
    addi r2 r0 0
float_ble_cont.139822:
    addi r28 r0 0
    bne r2 r28 beq_else.139823
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.139824
beq_else.139823:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.139825
    fmv f2 f0
    j float_eq0_cont.139826
float_eq0.139825:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139826:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.139827
    fmv f2 f0
    j float_eq0_cont.139828
float_eq0.139827:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139828:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.139829
    fmv f2 f0
    j float_eq0_cont.139830
float_eq0.139829:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139830:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.139831
    j float_eq0_cont.139832
float_eq0.139831:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139832:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.139824:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139820
beq_else.139819:
    addi r14 r0 5
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    lw r2 r29 52
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 48
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139833
    fmv f0 f3
    j beq_cont.139834
beq_else.139833:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.139834:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139835
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.139836
beq_else.139835:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.139836:
    fcz f0
    bc1f float_eq0.139837
    j float_eq0_cont.139838
float_eq0.139837:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.139839
    j float_eq0_cont.139840
float_eq0.139839:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139840:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.139838:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
beq_cont.139820:
beq_cont.139782:
    subi r2 r2 1
    lw r1 r29 36
    lw r25 r29 24
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    j bge_cont.139780
bge_else.139779:
bge_cont.139780:
    lw r1 r29 32
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    lw r2 r1 468
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    lw r2 r1 460
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.139841
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 56
    addi r28 r0 1
    bne r9 r28 beq_else.139843
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.139845
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.139846
float_eq0.139845:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139847
    addi r5 r0 1
    j float_ble_cont.139848
float_ble_else.139847:
    addi r5 r0 0
float_ble_cont.139848:
    addi r28 r0 0
    bne r4 r28 beq_else.139849
    or r4 r5 r0
    j beq_cont.139850
beq_else.139849:
    addi r28 r0 0
    bne r5 r28 beq_else.139851
    addi r4 r0 1
    j beq_cont.139852
beq_else.139851:
    addi r4 r0 0
beq_cont.139852:
beq_cont.139850:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.139853
    fneg f0 f0
    j beq_cont.139854
beq_else.139853:
beq_cont.139854:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.139855
    j float_eq0_cont.139856
float_eq0.139855:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139856:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.139846:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.139857
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.139858
float_eq0.139857:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139859
    addi r5 r0 1
    j float_ble_cont.139860
float_ble_else.139859:
    addi r5 r0 0
float_ble_cont.139860:
    addi r28 r0 0
    bne r4 r28 beq_else.139861
    or r4 r5 r0
    j beq_cont.139862
beq_else.139861:
    addi r28 r0 0
    bne r5 r28 beq_else.139863
    addi r4 r0 1
    j beq_cont.139864
beq_else.139863:
    addi r4 r0 0
beq_cont.139864:
beq_cont.139862:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.139865
    fneg f0 f0
    j beq_cont.139866
beq_else.139865:
beq_cont.139866:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.139867
    j float_eq0_cont.139868
float_eq0.139867:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139868:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.139858:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.139869
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.139870
float_eq0.139869:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139871
    addi r5 r0 1
    j float_ble_cont.139872
float_ble_else.139871:
    addi r5 r0 0
float_ble_cont.139872:
    addi r28 r0 0
    bne r4 r28 beq_else.139873
    or r4 r5 r0
    j beq_cont.139874
beq_else.139873:
    addi r28 r0 0
    bne r5 r28 beq_else.139875
    addi r4 r0 1
    j beq_cont.139876
beq_else.139875:
    addi r4 r0 0
beq_cont.139876:
beq_cont.139874:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.139877
    fneg f0 f0
    j beq_cont.139878
beq_else.139877:
beq_cont.139878:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.139879
    j float_eq0_cont.139880
float_eq0.139879:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139880:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.139870:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139844
beq_else.139843:
    addi r28 r0 2
    bne r9 r28 beq_else.139881
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    lw r3 r29 68
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.139883
    addi r2 r0 1
    j float_ble_cont.139884
float_ble_else.139883:
    addi r2 r0 0
float_ble_cont.139884:
    addi r28 r0 0
    bne r2 r28 beq_else.139885
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.139886
beq_else.139885:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.139887
    fmv f2 f0
    j float_eq0_cont.139888
float_eq0.139887:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139888:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.139889
    fmv f2 f0
    j float_eq0_cont.139890
float_eq0.139889:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139890:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.139891
    fmv f2 f0
    j float_eq0_cont.139892
float_eq0.139891:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139892:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.139893
    j float_eq0_cont.139894
float_eq0.139893:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139894:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.139886:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139882
beq_else.139881:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 68
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139895
    fmv f0 f3
    j beq_cont.139896
beq_else.139895:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.139896:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139897
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.139898
beq_else.139897:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.139898:
    fcz f0
    bc1f float_eq0.139899
    j float_eq0_cont.139900
float_eq0.139899:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.139901
    j float_eq0_cont.139902
float_eq0.139901:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139902:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.139900:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
beq_cont.139882:
beq_cont.139844:
    subi r2 r2 1
    lw r1 r29 56
    lw r25 r29 24
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j bge_cont.139842
bge_else.139841:
bge_cont.139842:
    lw r1 r29 32
    lw r2 r1 456
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 32
    lw r2 r1 452
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 112
    lw r1 r29 32
    lw r25 r29 12
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 8
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139903
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 24
    sw r1 r29 76
    sw r2 r29 80
    mv r2 r6
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 472
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.139904
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 84
    addi r28 r0 1
    bne r9 r28 beq_else.139906
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.139908
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.139909
float_eq0.139908:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139910
    addi r5 r0 1
    j float_ble_cont.139911
float_ble_else.139910:
    addi r5 r0 0
float_ble_cont.139911:
    addi r28 r0 0
    bne r4 r28 beq_else.139912
    or r4 r5 r0
    j beq_cont.139913
beq_else.139912:
    addi r28 r0 0
    bne r5 r28 beq_else.139914
    addi r4 r0 1
    j beq_cont.139915
beq_else.139914:
    addi r4 r0 0
beq_cont.139915:
beq_cont.139913:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.139916
    fneg f0 f0
    j beq_cont.139917
beq_else.139916:
beq_cont.139917:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.139918
    j float_eq0_cont.139919
float_eq0.139918:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139919:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.139909:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.139920
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.139921
float_eq0.139920:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139922
    addi r5 r0 1
    j float_ble_cont.139923
float_ble_else.139922:
    addi r5 r0 0
float_ble_cont.139923:
    addi r28 r0 0
    bne r4 r28 beq_else.139924
    or r4 r5 r0
    j beq_cont.139925
beq_else.139924:
    addi r28 r0 0
    bne r5 r28 beq_else.139926
    addi r4 r0 1
    j beq_cont.139927
beq_else.139926:
    addi r4 r0 0
beq_cont.139927:
beq_cont.139925:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.139928
    fneg f0 f0
    j beq_cont.139929
beq_else.139928:
beq_cont.139929:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.139930
    j float_eq0_cont.139931
float_eq0.139930:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139931:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.139921:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.139932
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.139933
float_eq0.139932:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139934
    addi r5 r0 1
    j float_ble_cont.139935
float_ble_else.139934:
    addi r5 r0 0
float_ble_cont.139935:
    addi r28 r0 0
    bne r4 r28 beq_else.139936
    or r4 r5 r0
    j beq_cont.139937
beq_else.139936:
    addi r28 r0 0
    bne r5 r28 beq_else.139938
    addi r4 r0 1
    j beq_cont.139939
beq_else.139938:
    addi r4 r0 0
beq_cont.139939:
beq_cont.139937:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.139940
    fneg f0 f0
    j beq_cont.139941
beq_else.139940:
beq_cont.139941:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.139942
    j float_eq0_cont.139943
float_eq0.139942:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139943:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.139933:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139907
beq_else.139906:
    addi r28 r0 2
    bne r9 r28 beq_else.139944
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    lwcZ f0 r2 0
    lw r3 r29 96
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.139946
    addi r2 r0 1
    j float_ble_cont.139947
float_ble_else.139946:
    addi r2 r0 0
float_ble_cont.139947:
    addi r28 r0 0
    bne r2 r28 beq_else.139948
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.139949
beq_else.139948:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.139950
    fmv f2 f0
    j float_eq0_cont.139951
float_eq0.139950:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139951:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.139952
    fmv f2 f0
    j float_eq0_cont.139953
float_eq0.139952:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139953:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.139954
    fmv f2 f0
    j float_eq0_cont.139955
float_eq0.139954:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.139955:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.139956
    j float_eq0_cont.139957
float_eq0.139956:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139957:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.139949:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139945
beq_else.139944:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    lw r2 r29 100
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 96
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139958
    fmv f0 f3
    j beq_cont.139959
beq_else.139958:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.139959:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.139960
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.139961
beq_else.139960:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.139961:
    fcz f0
    bc1f float_eq0.139962
    j float_eq0_cont.139963
float_eq0.139962:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.139964
    j float_eq0_cont.139965
float_eq0.139964:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.139965:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.139963:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
beq_cont.139945:
beq_cont.139907:
    subi r2 r2 1
    lw r1 r29 84
    lw r25 r29 24
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j bge_cont.139905
bge_else.139904:
bge_cont.139905:
    lw r1 r29 80
    lw r2 r1 460
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 80
    lw r2 r1 456
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 113
    lw r1 r29 80
    lw r25 r29 12
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 76
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.139966
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r25 r29 20
    sw r1 r29 104
    sw r2 r29 108
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 108
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 108
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.139967
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 112
    addi r28 r0 1
    bne r9 r28 beq_else.139969
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.139971
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.139972
float_eq0.139971:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139973
    addi r5 r0 1
    j float_ble_cont.139974
float_ble_else.139973:
    addi r5 r0 0
float_ble_cont.139974:
    addi r28 r0 0
    bne r4 r28 beq_else.139975
    or r4 r5 r0
    j beq_cont.139976
beq_else.139975:
    addi r28 r0 0
    bne r5 r28 beq_else.139977
    addi r4 r0 1
    j beq_cont.139978
beq_else.139977:
    addi r4 r0 0
beq_cont.139978:
beq_cont.139976:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.139979
    fneg f0 f0
    j beq_cont.139980
beq_else.139979:
beq_cont.139980:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.139981
    j float_eq0_cont.139982
float_eq0.139981:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139982:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.139972:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.139983
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.139984
float_eq0.139983:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139985
    addi r5 r0 1
    j float_ble_cont.139986
float_ble_else.139985:
    addi r5 r0 0
float_ble_cont.139986:
    addi r28 r0 0
    bne r4 r28 beq_else.139987
    or r4 r5 r0
    j beq_cont.139988
beq_else.139987:
    addi r28 r0 0
    bne r5 r28 beq_else.139989
    addi r4 r0 1
    j beq_cont.139990
beq_else.139989:
    addi r4 r0 0
beq_cont.139990:
beq_cont.139988:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.139991
    fneg f0 f0
    j beq_cont.139992
beq_else.139991:
beq_cont.139992:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.139993
    j float_eq0_cont.139994
float_eq0.139993:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.139994:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.139984:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.139995
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.139996
float_eq0.139995:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.139997
    addi r5 r0 1
    j float_ble_cont.139998
float_ble_else.139997:
    addi r5 r0 0
float_ble_cont.139998:
    addi r28 r0 0
    bne r4 r28 beq_else.139999
    or r4 r5 r0
    j beq_cont.140000
beq_else.139999:
    addi r28 r0 0
    bne r5 r28 beq_else.140001
    addi r4 r0 1
    j beq_cont.140002
beq_else.140001:
    addi r4 r0 0
beq_cont.140002:
beq_cont.140000:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.140003
    fneg f0 f0
    j beq_cont.140004
beq_else.140003:
beq_cont.140004:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.140005
    j float_eq0_cont.140006
float_eq0.140005:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.140006:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.139996:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.139970
beq_else.139969:
    addi r28 r0 2
    bne r9 r28 beq_else.140007
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    lw r3 r29 124
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.140009
    addi r2 r0 1
    j float_ble_cont.140010
float_ble_else.140009:
    addi r2 r0 0
float_ble_cont.140010:
    addi r28 r0 0
    bne r2 r28 beq_else.140011
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.140012
beq_else.140011:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.140013
    fmv f2 f0
    j float_eq0_cont.140014
float_eq0.140013:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140014:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.140015
    fmv f2 f0
    j float_eq0_cont.140016
float_eq0.140015:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140016:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.140017
    fmv f2 f0
    j float_eq0_cont.140018
float_eq0.140017:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140018:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.140019
    j float_eq0_cont.140020
float_eq0.140019:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.140020:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.140012:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.140008
beq_else.140007:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 124
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.140021
    fmv f0 f3
    j beq_cont.140022
beq_else.140021:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.140022:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.140023
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.140024
beq_else.140023:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.140024:
    fcz f0
    bc1f float_eq0.140025
    j float_eq0_cont.140026
float_eq0.140025:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.140027
    j float_eq0_cont.140028
float_eq0.140027:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.140028:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.140026:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
beq_cont.140008:
beq_cont.139970:
    subi r2 r2 1
    lw r1 r29 112
    lw r25 r29 24
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j bge_cont.139968
bge_else.139967:
bge_cont.139968:
    lw r1 r29 108
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 108
    lw r2 r1 460
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 114
    lw r1 r29 108
    lw r25 r29 12
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 104
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.140029
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 24
    sw r1 r29 132
    sw r2 r29 136
    mv r2 r6
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slti r28 r4 0
    bne r0 r28 bge_else.140030
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 140
    addi r28 r0 1
    bne r9 r28 beq_else.140032
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 156
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.140034
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.140035
float_eq0.140034:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.140036
    addi r5 r0 1
    j float_ble_cont.140037
float_ble_else.140036:
    addi r5 r0 0
float_ble_cont.140037:
    addi r28 r0 0
    bne r4 r28 beq_else.140038
    or r4 r5 r0
    j beq_cont.140039
beq_else.140038:
    addi r28 r0 0
    bne r5 r28 beq_else.140040
    addi r4 r0 1
    j beq_cont.140041
beq_else.140040:
    addi r4 r0 0
beq_cont.140041:
beq_cont.140039:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.140042
    fneg f0 f0
    j beq_cont.140043
beq_else.140042:
beq_cont.140043:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.140044
    j float_eq0_cont.140045
float_eq0.140044:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.140045:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.140035:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.140046
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.140047
float_eq0.140046:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.140048
    addi r5 r0 1
    j float_ble_cont.140049
float_ble_else.140048:
    addi r5 r0 0
float_ble_cont.140049:
    addi r28 r0 0
    bne r4 r28 beq_else.140050
    or r4 r5 r0
    j beq_cont.140051
beq_else.140050:
    addi r28 r0 0
    bne r5 r28 beq_else.140052
    addi r4 r0 1
    j beq_cont.140053
beq_else.140052:
    addi r4 r0 0
beq_cont.140053:
beq_cont.140051:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.140054
    fneg f0 f0
    j beq_cont.140055
beq_else.140054:
beq_cont.140055:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.140056
    j float_eq0_cont.140057
float_eq0.140056:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.140057:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.140047:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.140058
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.140059
float_eq0.140058:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.140060
    addi r5 r0 1
    j float_ble_cont.140061
float_ble_else.140060:
    addi r5 r0 0
float_ble_cont.140061:
    addi r28 r0 0
    bne r4 r28 beq_else.140062
    or r4 r5 r0
    j beq_cont.140063
beq_else.140062:
    addi r28 r0 0
    bne r5 r28 beq_else.140064
    addi r4 r0 1
    j beq_cont.140065
beq_else.140064:
    addi r4 r0 0
beq_cont.140065:
beq_cont.140063:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.140066
    fneg f0 f0
    j beq_cont.140067
beq_else.140066:
beq_cont.140067:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.140068
    j float_eq0_cont.140069
float_eq0.140068:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.140069:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.140059:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.140033
beq_else.140032:
    addi r28 r0 2
    bne r9 r28 beq_else.140070
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 156
    lwcZ f0 r2 0
    lw r3 r29 152
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.140072
    addi r2 r0 1
    j float_ble_cont.140073
float_ble_else.140072:
    addi r2 r0 0
float_ble_cont.140073:
    addi r28 r0 0
    bne r2 r28 beq_else.140074
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.140075
beq_else.140074:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.140076
    fmv f2 f0
    j float_eq0_cont.140077
float_eq0.140076:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140077:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.140078
    fmv f2 f0
    j float_eq0_cont.140079
float_eq0.140078:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140079:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.140080
    fmv f2 f0
    j float_eq0_cont.140081
float_eq0.140080:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140081:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.140082
    j float_eq0_cont.140083
float_eq0.140082:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.140083:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.140075:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.140071
beq_else.140070:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    lw r2 r29 156
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 152
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.140084
    fmv f0 f3
    j beq_cont.140085
beq_else.140084:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.140085:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.140086
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.140087
beq_else.140086:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.140087:
    fcz f0
    bc1f float_eq0.140088
    j float_eq0_cont.140089
float_eq0.140088:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.140090
    j float_eq0_cont.140091
float_eq0.140090:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.140091:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.140089:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
beq_cont.140071:
beq_cont.140033:
    subi r2 r2 1
    lw r1 r29 140
    lw r25 r29 24
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j bge_cont.140031
bge_else.140030:
bge_cont.140031:
    lw r1 r29 136
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 136
    lw r2 r1 464
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    addi r2 r0 115
    lw r1 r29 136
    lw r25 r29 12
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 132
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.140092
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    sw r1 r29 160
    sw r2 r29 164
    slti r28 r6 0
    bne r0 r28 bge_else.140093
    sll r7 r6 2
    lw r8 r29 16
    add r27 r8 r7
    lw r7 r27 0
    lw r8 r4 4
    lw r9 r4 0
    lw r10 r7 4
    sw r4 r29 168
    addi r28 r0 1
    bne r10 r28 beq_else.140095
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.140097
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.140098
float_eq0.140097:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.140099
    addi r5 r0 1
    j float_ble_cont.140100
float_ble_else.140099:
    addi r5 r0 0
float_ble_cont.140100:
    addi r28 r0 0
    bne r4 r28 beq_else.140101
    or r4 r5 r0
    j beq_cont.140102
beq_else.140101:
    addi r28 r0 0
    bne r5 r28 beq_else.140103
    addi r4 r0 1
    j beq_cont.140104
beq_else.140103:
    addi r4 r0 0
beq_cont.140104:
beq_cont.140102:
    lw r5 r3 16
    lwcZ f0 r5 0
    addi r28 r0 0
    bne r4 r28 beq_else.140105
    fneg f0 f0
    j beq_cont.140106
beq_else.140105:
beq_cont.140106:
    swcZ f0 r1 0
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 0
    fcz f1
    bc1f float_eq0.140107
    j float_eq0_cont.140108
float_eq0.140107:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.140108:
    fmul f0 f0 f1
    swcZ f0 r1 4
float_eq0_cont.140098:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.140109
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.140110
float_eq0.140109:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.140111
    addi r5 r0 1
    j float_ble_cont.140112
float_ble_else.140111:
    addi r5 r0 0
float_ble_cont.140112:
    addi r28 r0 0
    bne r4 r28 beq_else.140113
    or r4 r5 r0
    j beq_cont.140114
beq_else.140113:
    addi r28 r0 0
    bne r5 r28 beq_else.140115
    addi r4 r0 1
    j beq_cont.140116
beq_else.140115:
    addi r4 r0 0
beq_cont.140116:
beq_cont.140114:
    lw r5 r3 16
    lwcZ f0 r5 4
    addi r28 r0 0
    bne r4 r28 beq_else.140117
    fneg f0 f0
    j beq_cont.140118
beq_else.140117:
beq_cont.140118:
    swcZ f0 r1 8
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 4
    fcz f1
    bc1f float_eq0.140119
    j float_eq0_cont.140120
float_eq0.140119:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.140120:
    fmul f0 f0 f1
    swcZ f0 r1 12
float_eq0_cont.140110:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.140121
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.140122
float_eq0.140121:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.140123
    addi r5 r0 1
    j float_ble_cont.140124
float_ble_else.140123:
    addi r5 r0 0
float_ble_cont.140124:
    addi r28 r0 0
    bne r4 r28 beq_else.140125
    or r4 r5 r0
    j beq_cont.140126
beq_else.140125:
    addi r28 r0 0
    bne r5 r28 beq_else.140127
    addi r4 r0 1
    j beq_cont.140128
beq_else.140127:
    addi r4 r0 0
beq_cont.140128:
beq_cont.140126:
    lw r3 r3 16
    lwcZ f0 r3 8
    addi r28 r0 0
    bne r4 r28 beq_else.140129
    fneg f0 f0
    j beq_cont.140130
beq_else.140129:
beq_cont.140130:
    swcZ f0 r1 16
    flui f0 16256
    # 1.000000
    lwcZ f1 r2 8
    fcz f1
    bc1f float_eq0.140131
    j float_eq0_cont.140132
float_eq0.140131:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
float_eq0_cont.140132:
    fmul f0 f0 f1
    swcZ f0 r1 20
float_eq0_cont.140122:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.140096
beq_else.140095:
    addi r28 r0 2
    bne r10 r28 beq_else.140133
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    lw r3 r29 180
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.140135
    addi r2 r0 1
    j float_ble_cont.140136
float_ble_else.140135:
    addi r2 r0 0
float_ble_cont.140136:
    addi r28 r0 0
    bne r2 r28 beq_else.140137
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.140138
beq_else.140137:
    flui f1 -16512
    # -1.000000
    fcz f0
    bc1f float_eq0.140139
    fmv f2 f0
    j float_eq0_cont.140140
float_eq0.140139:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140140:
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    fcz f0
    bc1f float_eq0.140141
    fmv f2 f0
    j float_eq0_cont.140142
float_eq0.140141:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140142:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    fcz f0
    bc1f float_eq0.140143
    fmv f2 f0
    j float_eq0_cont.140144
float_eq0.140143:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
float_eq0_cont.140144:
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    fcz f0
    bc1f float_eq0.140145
    j float_eq0_cont.140146
float_eq0.140145:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.140146:
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.140138:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.140134
beq_else.140133:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 180
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.140147
    fmv f0 f3
    j beq_cont.140148
beq_else.140147:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.140148:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    addi r28 r0 0
    bne r4 r28 beq_else.140149
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.140150
beq_else.140149:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.140150:
    fcz f0
    bc1f float_eq0.140151
    j float_eq0_cont.140152
float_eq0.140151:
    flui f1 16256
    # 1.000000
    fcz f0
    bc1f float_eq0.140153
    j float_eq0_cont.140154
float_eq0.140153:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
float_eq0_cont.140154:
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.140152:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
beq_cont.140134:
beq_cont.140096:
    subi r2 r2 1
    lw r1 r29 168
    lw r25 r29 24
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j bge_cont.140094
bge_else.140093:
bge_cont.140094:
    lw r1 r29 164
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 164
    lw r2 r1 468
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r2 r0 116
    lw r1 r29 164
    lw r25 r29 12
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 160
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.140155
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r5 r5 0
    subi r5 r5 1
    lw r25 r29 24
    sw r1 r29 188
    sw r2 r29 192
    mv r2 r5
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 192
    lw r2 r1 472
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 117
    lw r1 r29 192
    lw r25 r29 12
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 188
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.140156
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r25 r29 20
    sw r1 r29 196
    sw r2 r29 200
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r2 r0 118
    lw r1 r29 200
    lw r25 r29 12
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r1 r29 196
    subi r1 r1 1
    slti r28 r1 0
    bne r0 r28 bge_else.140157
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 119
    lw r25 r29 12
    sw r1 r29 204
    mv r1 r2
    mv r2 r3
    sw r31 r29 212
    addi r29 r29 216
    lw r26 r25 0
    jalr r26
    subi r29 r29 216
    lw r31 r29 212
    lw r1 r29 204
    subi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
bge_else.140157:
    jr r31
bge_else.140156:
    jr r31
bge_else.140155:
    jr r31
bge_else.140092:
    jr r31
bge_else.140029:
    jr r31
bge_else.139966:
    jr r31
bge_else.139903:
    jr r31
bge_else.139778:
    jr r31
#   create_array
#     r1 = pointer in heap
#     r3 = conter
#     r2 = value
#     r31= heap pointer
min_caml_create_array:
    mv r3 r1
    mv r1 r30
create_array_loop:
    bne r3 r0 create_array_cont
create_array_exit:
    jr r31
create_array_cont:
    sw r2 r30 0
    subi r3 r3 1
    addi r30 r30 4
    j create_array_loop
#   create_float_array
#     r1 = pointer in heap
#     r2 = conter
#     f0 = value
#     r31= heap pointer
min_caml_create_float_array:
    mv r2 r1
    mv r1 r30
create_float_array_loop:
    bne r2 r0 create_float_array_cont
    jr r31
create_float_array_cont:
    swcZ f0 r30 0
    subi r2 r2 1
    addi r30 r30 4
    j create_float_array_loop
