INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
