{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628778346807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628778346808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 09:25:46 2021 " "Processing started: Thu Aug 12 09:25:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628778346808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778346808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778346808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628778347482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628778347482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "VGA_driver.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358408 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top.v(75) " "Verilog HDL Module Instantiation warning at Top.v(75): ignored dangling comma in List of Port Connections" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1628778358413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "test_VGA.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "teclado.v(57) " "Verilog HDL information at teclado.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/teclado.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628778358433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_basico.v(25) " "Verilog HDL information at pwm_basico.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628778358435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n pwm_basico.v(14) " "Verilog HDL Declaration information at pwm_basico.v(14): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628778358435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BancoRegistro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628778358440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628778358532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:teclado " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:teclado\"" {  } { { "Top.v" "teclado" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628778358588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 teclado.v(52) " "Verilog HDL assignment warning at teclado.v(52): truncated value with size 32 to match size of target (27)" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/teclado.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628778358601 "|Top|Teclado:teclado"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 teclado.v(58) " "Verilog HDL assignment warning at teclado.v(58): truncated value with size 32 to match size of target (2)" {  } { { "teclado.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/teclado.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628778358601 "|Top|Teclado:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:bancoColores " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:bancoColores\"" {  } { { "Top.v" "bancoColores" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628778358603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BancoRegistro.v(29) " "Verilog HDL assignment warning at BancoRegistro.v(29): truncated value with size 32 to match size of target (3)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BancoRegistro.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628778358604 "|Top|BancoRegistro:bancoColores"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BancoRegistro.v(28) " "Verilog HDL assignment warning at BancoRegistro.v(28): truncated value with size 32 to match size of target (5)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BancoRegistro.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628778358604 "|Top|BancoRegistro:bancoColores"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BancoRegistro.v(31) " "Verilog HDL assignment warning at BancoRegistro.v(31): truncated value with size 32 to match size of target (3)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BancoRegistro.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628778358605 "|Top|BancoRegistro:bancoColores"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BancoRegistro.v(26) " "Verilog HDL Always Construct warning at BancoRegistro.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BancoRegistro.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628778358605 "|Top|BancoRegistro:bancoColores"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Final/memDir.men BancoRegistro.v(36) " "Verilog HDL File I/O error at BancoRegistro.v(36): can't open Verilog Design File \"C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Final/memDir.men\"" {  } { { "BancoRegistro.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/BancoRegistro.v" 36 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628778358606 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BancoRegistro:bancoColores " "Can't elaborate user hierarchy \"BancoRegistro:bancoColores\"" {  } { { "Top.v" "bancoColores" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/Top.v" 55 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628778358606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/Final/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628778358726 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 12 09:25:58 2021 " "Processing ended: Thu Aug 12 09:25:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628778358726 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628778358726 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628778358726 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628778358726 ""}
