#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8185311ff0 .scope module, "test_bench" "test_bench" 2 33;
 .timescale -9 -9;
v0x7f81853306c0_0 .var "access_complete", 0 0;
v0x7f8185330750_0 .var "clock", 0 0;
v0x7f81853307e0_0 .net "dataadr", 31 0, v0x7f8185328ca0_0;  1 drivers
v0x7f8185330870_0 .var/i "idx", 31 0;
v0x7f8185330900_0 .net "memwrite", 0 0, L_0x7f8185331060;  1 drivers
v0x7f8185330990_0 .var/i "play_time", 31 0;
v0x7f8185330a20_0 .var "printing", 0 0;
v0x7f8185330ab0_0 .var "reset", 0 0;
v0x7f8185330bc0_0 .var "sim_success", 0 0;
v0x7f8185330cd0_0 .net "writedata", 31 0, L_0x7f8185332c30;  1 drivers
E_0x7f8185317780 .event negedge, v0x7f8185325b00_0;
S_0x7f8185312f90 .scope module, "DUT" "m_main" 2 40, 2 150 0, S_0x7f8185311ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7f81853300c0_0 .net "clock", 0 0, v0x7f8185330750_0;  1 drivers
v0x7f8185330150_0 .net "dataadr", 31 0, v0x7f8185328ca0_0;  alias, 1 drivers
v0x7f81853301e0_0 .net "instr", 31 0, L_0x7f8185333490;  1 drivers
v0x7f8185330270_0 .net "memwrite", 0 0, L_0x7f8185331060;  alias, 1 drivers
v0x7f8185330380_0 .net "pc", 31 0, v0x7f818532ca90_0;  1 drivers
v0x7f8185330490_0 .net "readdata", 31 0, L_0x7f8185333f30;  1 drivers
v0x7f81853305a0_0 .net "reset", 0 0, v0x7f8185330ab0_0;  1 drivers
v0x7f8185330630_0 .net "writedata", 31 0, L_0x7f8185332c30;  alias, 1 drivers
L_0x7f8185333bd0 .part v0x7f818532ca90_0, 2, 6;
S_0x7f81853177b0 .scope module, "dmem" "dynamic_memory" 2 165, 2 274 0, S_0x7f8185312f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7f8185333f30 .functor BUFZ 32, L_0x7f8185333cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f818530d570 .array "RAM", 0 63, 31 0;
v0x7f8185304a00_0 .net *"_ivl_0", 31 0, L_0x7f8185333cb0;  1 drivers
v0x7f8185325990_0 .net *"_ivl_3", 29 0, L_0x7f8185333d50;  1 drivers
v0x7f8185325a50_0 .net "a", 31 0, v0x7f8185328ca0_0;  alias, 1 drivers
v0x7f8185325b00_0 .net "clock", 0 0, v0x7f8185330750_0;  alias, 1 drivers
v0x7f8185325be0_0 .net "rd", 31 0, L_0x7f8185333f30;  alias, 1 drivers
v0x7f8185325c90_0 .net "wd", 31 0, L_0x7f8185332c30;  alias, 1 drivers
v0x7f8185325d40_0 .net "we", 0 0, L_0x7f8185331060;  alias, 1 drivers
E_0x7f8185304db0 .event posedge, v0x7f8185325b00_0;
L_0x7f8185333cb0 .array/port v0x7f818530d570, L_0x7f8185333d50;
L_0x7f8185333d50 .part v0x7f8185328ca0_0, 2, 30;
S_0x7f8185325e60 .scope module, "imem" "instruction_memory" 2 164, 2 220 0, S_0x7f8185312f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7f8185333490 .functor BUFZ 32, L_0x7f8185333a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8185326020 .array "RAM", 0 63, 31 0;
v0x7f81853260c0_0 .net *"_ivl_0", 31 0, L_0x7f8185333a50;  1 drivers
v0x7f8185326170_0 .net *"_ivl_2", 7 0, L_0x7f8185333af0;  1 drivers
L_0x1078bd368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8185326230_0 .net *"_ivl_5", 1 0, L_0x1078bd368;  1 drivers
v0x7f81853262e0_0 .net "a", 5 0, L_0x7f8185333bd0;  1 drivers
v0x7f81853263d0_0 .net "rd", 31 0, L_0x7f8185333490;  alias, 1 drivers
L_0x7f8185333a50 .array/port v0x7f8185326020, L_0x7f8185333af0;
L_0x7f8185333af0 .concat [ 6 2 0 0], L_0x7f8185333bd0, L_0x1078bd368;
S_0x7f81853264b0 .scope module, "mips" "mips_dp_cu" 2 163, 2 180 0, S_0x7f8185312f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7f818532f330_0 .net "alucontrol", 2 0, v0x7f8185326d20_0;  1 drivers
v0x7f818532f3c0_0 .net "aluout", 31 0, v0x7f8185328ca0_0;  alias, 1 drivers
v0x7f818532f4e0_0 .net "alusrc", 0 0, L_0x7f8185330ea0;  1 drivers
v0x7f818532f5f0_0 .net "clock", 0 0, v0x7f8185330750_0;  alias, 1 drivers
v0x7f818532f700_0 .net "instr", 31 0, L_0x7f8185333490;  alias, 1 drivers
v0x7f818532f790_0 .net "jump", 0 0, L_0x7f81853311a0;  1 drivers
v0x7f818532f8a0_0 .net "memtoreg", 0 0, L_0x7f8185331100;  1 drivers
v0x7f818532f9b0_0 .net "memwrite", 0 0, L_0x7f8185331060;  alias, 1 drivers
v0x7f818532fa40_0 .net "pc", 31 0, v0x7f818532ca90_0;  alias, 1 drivers
v0x7f818532fb50_0 .net "pcsrc", 0 0, L_0x7f8185330fe0;  1 drivers
v0x7f818532fbe0_0 .net "readdata", 31 0, L_0x7f8185333f30;  alias, 1 drivers
v0x7f818532fc70_0 .net "regdst", 0 0, L_0x7f8185330e00;  1 drivers
v0x7f818532fd80_0 .net "regwrite", 0 0, L_0x7f8185330d60;  1 drivers
v0x7f818532fe90_0 .net "reset", 0 0, v0x7f8185330ab0_0;  alias, 1 drivers
v0x7f818532ff20_0 .net "writedata", 31 0, L_0x7f8185332c30;  alias, 1 drivers
v0x7f8185330030_0 .net "zero", 0 0, v0x7f8185328e40_0;  1 drivers
L_0x7f8185331550 .part L_0x7f8185333490, 26, 6;
L_0x7f8185331670 .part L_0x7f8185333490, 0, 6;
S_0x7f8185326770 .scope module, "CU" "control_unit" 2 201, 2 313 0, S_0x7f81853264b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x7f8185330fe0 .functor AND 1, L_0x7f8185330f40, v0x7f8185328e40_0, C4<1>, C4<1>;
v0x7f8185327b80_0 .net "alucontrol", 2 0, v0x7f8185326d20_0;  alias, 1 drivers
v0x7f8185327c10_0 .net "aluop", 1 0, L_0x7f8185331240;  1 drivers
v0x7f8185327ca0_0 .net "alusrc", 0 0, L_0x7f8185330ea0;  alias, 1 drivers
v0x7f8185327d50_0 .net "branch", 0 0, L_0x7f8185330f40;  1 drivers
v0x7f8185327e00_0 .net "funct", 5 0, L_0x7f8185331670;  1 drivers
v0x7f8185327ed0_0 .net "jump", 0 0, L_0x7f81853311a0;  alias, 1 drivers
v0x7f8185327f80_0 .net "memtoreg", 0 0, L_0x7f8185331100;  alias, 1 drivers
v0x7f8185328030_0 .net "memwrite", 0 0, L_0x7f8185331060;  alias, 1 drivers
v0x7f8185328100_0 .net "op", 5 0, L_0x7f8185331550;  1 drivers
v0x7f8185328210_0 .net "pcsrc", 0 0, L_0x7f8185330fe0;  alias, 1 drivers
v0x7f81853282a0_0 .net "regdst", 0 0, L_0x7f8185330e00;  alias, 1 drivers
v0x7f8185328330_0 .net "regwrite", 0 0, L_0x7f8185330d60;  alias, 1 drivers
v0x7f81853283c0_0 .net "zero", 0 0, v0x7f8185328e40_0;  alias, 1 drivers
S_0x7f8185326aa0 .scope module, "AD" "aludec" 2 331, 2 382 0, S_0x7f8185326770;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7f8185326d20_0 .var "alucontrol", 2 0;
v0x7f8185326de0_0 .net "aluop", 1 0, L_0x7f8185331240;  alias, 1 drivers
v0x7f8185326e90_0 .net "funct", 5 0, L_0x7f8185331670;  alias, 1 drivers
E_0x7f8185326cd0 .event edge, v0x7f8185326de0_0, v0x7f8185326e90_0;
S_0x7f8185326fa0 .scope module, "MD" "maindec" 2 330, 2 345 0, S_0x7f8185326770;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x7f81853272d0_0 .net *"_ivl_10", 8 0, v0x7f8185327580_0;  1 drivers
v0x7f8185327380_0 .net "aluop", 1 0, L_0x7f8185331240;  alias, 1 drivers
v0x7f8185327440_0 .net "alusrc", 0 0, L_0x7f8185330ea0;  alias, 1 drivers
v0x7f81853274f0_0 .net "branch", 0 0, L_0x7f8185330f40;  alias, 1 drivers
v0x7f8185327580_0 .var "controls", 8 0;
v0x7f8185327670_0 .net "jump", 0 0, L_0x7f81853311a0;  alias, 1 drivers
v0x7f8185327710_0 .net "memtoreg", 0 0, L_0x7f8185331100;  alias, 1 drivers
v0x7f81853277b0_0 .net "memwrite", 0 0, L_0x7f8185331060;  alias, 1 drivers
v0x7f8185327840_0 .net "op", 5 0, L_0x7f8185331550;  alias, 1 drivers
v0x7f8185327960_0 .net "regdst", 0 0, L_0x7f8185330e00;  alias, 1 drivers
v0x7f8185327a00_0 .net "regwrite", 0 0, L_0x7f8185330d60;  alias, 1 drivers
E_0x7f81853272a0 .event edge, v0x7f8185327840_0;
L_0x7f8185330d60 .part v0x7f8185327580_0, 8, 1;
L_0x7f8185330e00 .part v0x7f8185327580_0, 7, 1;
L_0x7f8185330ea0 .part v0x7f8185327580_0, 6, 1;
L_0x7f8185330f40 .part v0x7f8185327580_0, 5, 1;
L_0x7f8185331060 .part v0x7f8185327580_0, 4, 1;
L_0x7f8185331100 .part v0x7f8185327580_0, 3, 1;
L_0x7f81853311a0 .part v0x7f8185327580_0, 2, 1;
L_0x7f8185331240 .part v0x7f8185327580_0, 0, 2;
S_0x7f8185328500 .scope module, "DP" "data_path" 2 203, 2 417 0, S_0x7f81853264b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x7f818532de00_0 .net *"_ivl_3", 3 0, L_0x7f8185331f70;  1 drivers
v0x7f818532dec0_0 .net *"_ivl_5", 25 0, L_0x7f8185332010;  1 drivers
L_0x1078bd0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f818532df60_0 .net/2u *"_ivl_6", 1 0, L_0x1078bd0e0;  1 drivers
v0x7f818532e010_0 .net "alucontrol", 2 0, v0x7f8185326d20_0;  alias, 1 drivers
v0x7f818532e0b0_0 .net "aluout", 31 0, v0x7f8185328ca0_0;  alias, 1 drivers
v0x7f818532e190_0 .net "alusrc", 0 0, L_0x7f8185330ea0;  alias, 1 drivers
v0x7f818532e220_0 .net "clock", 0 0, v0x7f8185330750_0;  alias, 1 drivers
v0x7f818532e2b0_0 .net "instr", 31 0, L_0x7f8185333490;  alias, 1 drivers
v0x7f818532e350_0 .net "jump", 0 0, L_0x7f81853311a0;  alias, 1 drivers
v0x7f818532e460_0 .net "memtoreg", 0 0, L_0x7f8185331100;  alias, 1 drivers
v0x7f818532e4f0_0 .net "pc", 31 0, v0x7f818532ca90_0;  alias, 1 drivers
v0x7f818532e580_0 .net "pcbranch", 31 0, L_0x7f8185331bb0;  1 drivers
v0x7f818532e660_0 .net "pcnext", 31 0, L_0x7f8185331e50;  1 drivers
v0x7f818532e730_0 .net "pcnextbr", 31 0, L_0x7f8185331d30;  1 drivers
v0x7f818532e800_0 .net "pcplus4", 31 0, L_0x7f8185331710;  1 drivers
v0x7f818532e890_0 .net "pcsrc", 0 0, L_0x7f8185330fe0;  alias, 1 drivers
v0x7f818532e960_0 .net "readdata", 31 0, L_0x7f8185333f30;  alias, 1 drivers
v0x7f818532eb30_0 .net "regdst", 0 0, L_0x7f8185330e00;  alias, 1 drivers
v0x7f818532ebc0_0 .net "regwrite", 0 0, L_0x7f8185330d60;  alias, 1 drivers
v0x7f818532ec50_0 .net "reset", 0 0, v0x7f8185330ab0_0;  alias, 1 drivers
v0x7f818532ece0_0 .net "result", 31 0, L_0x7f81853331e0;  1 drivers
v0x7f818532ed70_0 .net "signimm", 31 0, L_0x7f8185333510;  1 drivers
v0x7f818532ee00_0 .net "signimmsh", 31 0, L_0x7f8185331a90;  1 drivers
v0x7f818532ee90_0 .net "srca", 31 0, L_0x7f8185332610;  1 drivers
v0x7f818532ef60_0 .net "srcb", 31 0, L_0x7f81853338b0;  1 drivers
v0x7f818532f030_0 .net "writedata", 31 0, L_0x7f8185332c30;  alias, 1 drivers
v0x7f818532f0c0_0 .net "writereg", 4 0, L_0x7f8185333000;  1 drivers
v0x7f818532f190_0 .net "zero", 0 0, v0x7f8185328e40_0;  alias, 1 drivers
L_0x7f8185331f70 .part L_0x7f8185331710, 28, 4;
L_0x7f8185332010 .part L_0x7f8185333490, 0, 26;
L_0x7f81853320b0 .concat [ 2 26 4 0], L_0x1078bd0e0, L_0x7f8185332010, L_0x7f8185331f70;
L_0x7f8185332d90 .part L_0x7f8185333490, 21, 5;
L_0x7f8185332e30 .part L_0x7f8185333490, 16, 5;
L_0x7f81853330a0 .part L_0x7f8185333490, 16, 5;
L_0x7f8185333140 .part L_0x7f8185333490, 11, 5;
L_0x7f8185333810 .part L_0x7f8185333490, 0, 16;
S_0x7f81853288c0 .scope module, "ALU" "alu" 2 462, 2 600 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7f8185328b30_0 .net "a", 31 0, L_0x7f8185332610;  alias, 1 drivers
v0x7f8185328bf0_0 .net "b", 31 0, L_0x7f81853338b0;  alias, 1 drivers
v0x7f8185328ca0_0 .var "out", 31 0;
v0x7f8185328d70_0 .net "sel", 2 0, v0x7f8185326d20_0;  alias, 1 drivers
v0x7f8185328e40_0 .var "zero", 0 0;
E_0x7f8185328ae0 .event edge, v0x7f8185326d20_0, v0x7f8185328b30_0, v0x7f8185328bf0_0, v0x7f8185325a50_0;
S_0x7f8185328f60 .scope module, "RF" "register_file" 2 454, 2 552 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7f8185329230_0 .net *"_ivl_0", 31 0, L_0x7f81853321d0;  1 drivers
v0x7f81853292c0_0 .net *"_ivl_10", 6 0, L_0x7f8185332490;  1 drivers
L_0x1078bd1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8185329360_0 .net *"_ivl_13", 1 0, L_0x1078bd1b8;  1 drivers
L_0x1078bd200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8185329420_0 .net/2u *"_ivl_14", 31 0, L_0x1078bd200;  1 drivers
v0x7f81853294d0_0 .net *"_ivl_18", 31 0, L_0x7f81853327a0;  1 drivers
L_0x1078bd248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f81853295c0_0 .net *"_ivl_21", 26 0, L_0x1078bd248;  1 drivers
L_0x1078bd290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8185329670_0 .net/2u *"_ivl_22", 31 0, L_0x1078bd290;  1 drivers
v0x7f8185329720_0 .net *"_ivl_24", 0 0, L_0x7f8185332900;  1 drivers
v0x7f81853297c0_0 .net *"_ivl_26", 31 0, L_0x7f8185332a20;  1 drivers
v0x7f81853298d0_0 .net *"_ivl_28", 6 0, L_0x7f8185332ac0;  1 drivers
L_0x1078bd128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8185329980_0 .net *"_ivl_3", 26 0, L_0x1078bd128;  1 drivers
L_0x1078bd2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8185329a30_0 .net *"_ivl_31", 1 0, L_0x1078bd2d8;  1 drivers
L_0x1078bd320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8185329ae0_0 .net/2u *"_ivl_32", 31 0, L_0x1078bd320;  1 drivers
L_0x1078bd170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8185329b90_0 .net/2u *"_ivl_4", 31 0, L_0x1078bd170;  1 drivers
v0x7f8185329c40_0 .net *"_ivl_6", 0 0, L_0x7f81853322b0;  1 drivers
v0x7f8185329ce0_0 .net *"_ivl_8", 31 0, L_0x7f81853323d0;  1 drivers
v0x7f8185329d90_0 .net "clock", 0 0, v0x7f8185330750_0;  alias, 1 drivers
v0x7f8185329f20_0 .net "ra1", 4 0, L_0x7f8185332d90;  1 drivers
v0x7f8185329fb0_0 .net "ra2", 4 0, L_0x7f8185332e30;  1 drivers
v0x7f818532a040_0 .net "rd1", 31 0, L_0x7f8185332610;  alias, 1 drivers
v0x7f818532a0d0_0 .net "rd2", 31 0, L_0x7f8185332c30;  alias, 1 drivers
v0x7f818532a160 .array "rf", 0 31, 31 0;
v0x7f818532a1f0_0 .net "wa3", 4 0, L_0x7f8185333000;  alias, 1 drivers
v0x7f818532a280_0 .net "wd3", 31 0, L_0x7f81853331e0;  alias, 1 drivers
v0x7f818532a330_0 .net "we3", 0 0, L_0x7f8185330d60;  alias, 1 drivers
L_0x7f81853321d0 .concat [ 5 27 0 0], L_0x7f8185332d90, L_0x1078bd128;
L_0x7f81853322b0 .cmp/ne 32, L_0x7f81853321d0, L_0x1078bd170;
L_0x7f81853323d0 .array/port v0x7f818532a160, L_0x7f8185332490;
L_0x7f8185332490 .concat [ 5 2 0 0], L_0x7f8185332d90, L_0x1078bd1b8;
L_0x7f8185332610 .functor MUXZ 32, L_0x1078bd200, L_0x7f81853323d0, L_0x7f81853322b0, C4<>;
L_0x7f81853327a0 .concat [ 5 27 0 0], L_0x7f8185332e30, L_0x1078bd248;
L_0x7f8185332900 .cmp/ne 32, L_0x7f81853327a0, L_0x1078bd290;
L_0x7f8185332a20 .array/port v0x7f818532a160, L_0x7f8185332ac0;
L_0x7f8185332ac0 .concat [ 5 2 0 0], L_0x7f8185332e30, L_0x1078bd2d8;
L_0x7f8185332c30 .functor MUXZ 32, L_0x1078bd320, L_0x7f8185332a20, L_0x7f8185332900, C4<>;
S_0x7f818532a4c0 .scope module, "SE" "sign_extend" 2 458, 2 584 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7f818532a680_0 .net *"_ivl_1", 0 0, L_0x7f8185333280;  1 drivers
v0x7f818532a730_0 .net *"_ivl_2", 15 0, L_0x7f8185333320;  1 drivers
v0x7f818532a7e0_0 .net "a", 15 0, L_0x7f8185333810;  1 drivers
v0x7f818532a8a0_0 .net "y", 31 0, L_0x7f8185333510;  alias, 1 drivers
L_0x7f8185333280 .part L_0x7f8185333810, 15, 1;
LS_0x7f8185333320_0_0 .concat [ 1 1 1 1], L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280;
LS_0x7f8185333320_0_4 .concat [ 1 1 1 1], L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280;
LS_0x7f8185333320_0_8 .concat [ 1 1 1 1], L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280;
LS_0x7f8185333320_0_12 .concat [ 1 1 1 1], L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280, L_0x7f8185333280;
L_0x7f8185333320 .concat [ 4 4 4 4], LS_0x7f8185333320_0_0, LS_0x7f8185333320_0_4, LS_0x7f8185333320_0_8, LS_0x7f8185333320_0_12;
L_0x7f8185333510 .concat [ 16 16 0 0], L_0x7f8185333810, L_0x7f8185333320;
S_0x7f818532a980 .scope module, "immsh" "shift_left_2" 2 448, 2 512 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7f818532ab70_0 .net *"_ivl_1", 25 0, L_0x7f8185331890;  1 drivers
L_0x1078bd050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f818532ac30_0 .net/2u *"_ivl_2", 1 0, L_0x1078bd050;  1 drivers
v0x7f818532ace0_0 .net *"_ivl_4", 27 0, L_0x7f81853319b0;  1 drivers
L_0x1078bd098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f818532ada0_0 .net *"_ivl_9", 3 0, L_0x1078bd098;  1 drivers
v0x7f818532ae50_0 .net "a", 31 0, L_0x7f8185333510;  alias, 1 drivers
v0x7f818532af30_0 .net "y", 31 0, L_0x7f8185331a90;  alias, 1 drivers
L_0x7f8185331890 .part L_0x7f8185333510, 0, 26;
L_0x7f81853319b0 .concat [ 2 26 0 0], L_0x1078bd050, L_0x7f8185331890;
L_0x7f8185331a90 .concat [ 28 4 0 0], L_0x7f81853319b0, L_0x1078bd098;
S_0x7f818532b000 .scope module, "pcadd1" "adder" 2 447, 2 493 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7f818532b250_0 .net "a", 31 0, v0x7f818532ca90_0;  alias, 1 drivers
L_0x1078bd008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f818532b300_0 .net "b", 31 0, L_0x1078bd008;  1 drivers
v0x7f818532b3b0_0 .net "y", 31 0, L_0x7f8185331710;  alias, 1 drivers
L_0x7f8185331710 .arith/sum 32, v0x7f818532ca90_0, L_0x1078bd008;
S_0x7f818532b4c0 .scope module, "pcadd2" "adder" 2 449, 2 493 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7f818532b6d0_0 .net "a", 31 0, L_0x7f8185331710;  alias, 1 drivers
v0x7f818532b7a0_0 .net "b", 31 0, L_0x7f8185331a90;  alias, 1 drivers
v0x7f818532b850_0 .net "y", 31 0, L_0x7f8185331bb0;  alias, 1 drivers
L_0x7f8185331bb0 .arith/sum 32, L_0x7f8185331710, L_0x7f8185331a90;
S_0x7f818532b950 .scope module, "pcbrmux" "mux_2_to_1" 2 450, 2 531 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f818532bb10 .param/l "WIDTH" 0 2 531, +C4<00000000000000000000000000100000>;
v0x7f818532bc90_0 .net "d0", 31 0, L_0x7f8185331710;  alias, 1 drivers
v0x7f818532bd80_0 .net "d1", 31 0, L_0x7f8185331bb0;  alias, 1 drivers
v0x7f818532be10_0 .net "s", 0 0, L_0x7f8185330fe0;  alias, 1 drivers
v0x7f818532bea0_0 .net "y", 31 0, L_0x7f8185331d30;  alias, 1 drivers
L_0x7f8185331d30 .functor MUXZ 32, L_0x7f8185331710, L_0x7f8185331bb0, L_0x7f8185330fe0, C4<>;
S_0x7f818532bf50 .scope module, "pcmux" "mux_2_to_1" 2 451, 2 531 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f818532c110 .param/l "WIDTH" 0 2 531, +C4<00000000000000000000000000100000>;
v0x7f818532c290_0 .net "d0", 31 0, L_0x7f8185331d30;  alias, 1 drivers
v0x7f818532c360_0 .net "d1", 31 0, L_0x7f81853320b0;  1 drivers
v0x7f818532c3f0_0 .net "s", 0 0, L_0x7f81853311a0;  alias, 1 drivers
v0x7f818532c480_0 .net "y", 31 0, L_0x7f8185331e50;  alias, 1 drivers
L_0x7f8185331e50 .functor MUXZ 32, L_0x7f8185331d30, L_0x7f81853320b0, L_0x7f81853311a0, C4<>;
S_0x7f818532c550 .scope module, "pcreg" "program_counter" 2 446, 2 473 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7f818532b1c0 .param/l "WIDTH" 0 2 473, +C4<00000000000000000000000000100000>;
v0x7f818532c920_0 .net "clock", 0 0, v0x7f8185330750_0;  alias, 1 drivers
v0x7f818532ca00_0 .net "d", 31 0, L_0x7f8185331e50;  alias, 1 drivers
v0x7f818532ca90_0 .var "q", 31 0;
v0x7f818532cb20_0 .net "reset", 0 0, v0x7f8185330ab0_0;  alias, 1 drivers
E_0x7f818532c8d0 .event posedge, v0x7f818532cb20_0, v0x7f8185325b00_0;
S_0x7f818532cbd0 .scope module, "resmux" "mux_2_to_1" 2 457, 2 531 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f818532cd90 .param/l "WIDTH" 0 2 531, +C4<00000000000000000000000000100000>;
v0x7f818532cf10_0 .net "d0", 31 0, v0x7f8185328ca0_0;  alias, 1 drivers
v0x7f818532d000_0 .net "d1", 31 0, L_0x7f8185333f30;  alias, 1 drivers
v0x7f818532d090_0 .net "s", 0 0, L_0x7f8185331100;  alias, 1 drivers
v0x7f818532d120_0 .net "y", 31 0, L_0x7f81853331e0;  alias, 1 drivers
L_0x7f81853331e0 .functor MUXZ 32, v0x7f8185328ca0_0, L_0x7f8185333f30, L_0x7f8185331100, C4<>;
S_0x7f818532d1e0 .scope module, "srcbmux" "mux_2_to_1" 2 461, 2 531 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f818532d3a0 .param/l "WIDTH" 0 2 531, +C4<00000000000000000000000000100000>;
v0x7f818532d520_0 .net "d0", 31 0, L_0x7f8185332c30;  alias, 1 drivers
v0x7f818532d610_0 .net "d1", 31 0, L_0x7f8185333510;  alias, 1 drivers
v0x7f818532d6a0_0 .net "s", 0 0, L_0x7f8185330ea0;  alias, 1 drivers
v0x7f818532d770_0 .net "y", 31 0, L_0x7f81853338b0;  alias, 1 drivers
L_0x7f81853338b0 .functor MUXZ 32, L_0x7f8185332c30, L_0x7f8185333510, L_0x7f8185330ea0, C4<>;
S_0x7f818532d800 .scope module, "wrmux" "mux_2_to_1" 2 456, 2 531 0, S_0x7f8185328500;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7f818532d9c0 .param/l "WIDTH" 0 2 531, +C4<00000000000000000000000000000101>;
v0x7f818532db40_0 .net "d0", 4 0, L_0x7f81853330a0;  1 drivers
v0x7f818532dc00_0 .net "d1", 4 0, L_0x7f8185333140;  1 drivers
v0x7f818532dca0_0 .net "s", 0 0, L_0x7f8185330e00;  alias, 1 drivers
v0x7f818532dd30_0 .net "y", 4 0, L_0x7f8185333000;  alias, 1 drivers
L_0x7f8185333000 .functor MUXZ 5, L_0x7f81853330a0, L_0x7f8185333140, L_0x7f8185330e00, C4<>;
    .scope S_0x7f8185326fa0;
T_0 ;
    %wait E_0x7f81853272a0;
    %load/vec4 v0x7f8185327840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x7f8185327580_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x7f8185327580_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x7f8185327580_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x7f8185327580_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x7f8185327580_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x7f8185327580_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x7f8185327580_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8185326aa0;
T_1 ;
    %wait E_0x7f8185326cd0;
    %load/vec4 v0x7f8185326de0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8185326de0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f8185326e90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f8185326d20_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f818532c550;
T_2 ;
    %wait E_0x7f818532c8d0;
    %load/vec4 v0x7f818532cb20_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7f818532ca00_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7f818532ca90_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8185328f60;
T_3 ;
    %wait E_0x7f8185304db0;
    %load/vec4 v0x7f818532a330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f818532a280_0;
    %load/vec4 v0x7f818532a1f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f818532a160, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f81853288c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8185328ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7f81853288c0;
T_5 ;
    %wait E_0x7f8185328ae0;
    %load/vec4 v0x7f8185328d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7f8185328b30_0;
    %load/vec4 v0x7f8185328bf0_0;
    %and;
    %store/vec4 v0x7f8185328ca0_0, 0, 32;
    %load/vec4 v0x7f8185328ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7f8185328b30_0;
    %load/vec4 v0x7f8185328bf0_0;
    %or;
    %store/vec4 v0x7f8185328ca0_0, 0, 32;
    %load/vec4 v0x7f8185328ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7f8185328b30_0;
    %load/vec4 v0x7f8185328bf0_0;
    %sub;
    %store/vec4 v0x7f8185328ca0_0, 0, 32;
    %load/vec4 v0x7f8185328ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7f8185328b30_0;
    %load/vec4 v0x7f8185328bf0_0;
    %add;
    %store/vec4 v0x7f8185328ca0_0, 0, 32;
    %load/vec4 v0x7f8185328ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185328e40_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f8185328b30_0;
    %load/vec4 v0x7f8185328bf0_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8185328ca0_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8185328ca0_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8185325e60;
T_6 ;
    %vpi_call 2 239 "$readmemh", "base_test_2.dat", v0x7f8185326020 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7f81853177b0;
T_7 ;
    %wait E_0x7f8185304db0;
    %load/vec4 v0x7f8185325d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f8185325c90_0;
    %load/vec4 v0x7f8185325a50_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f818530d570, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8185311ff0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185330a20_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8185330870_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185330bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f81853306c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8185330990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8185330ab0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8185330ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8185330a20_0, 0, 1;
    %vpi_call 2 66 "$write", "\012         PC      |    instr    | mw  |  data addr  |  data\012" {0 0 0};
    %vpi_call 2 67 "$write", " --------------------------------------------------------------\012" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7f8185311ff0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8185330750_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8185330750_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8185311ff0;
T_10 ;
    %wait E_0x7f8185317780;
    %load/vec4 v0x7f8185330900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f81853306c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f81853307e0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8185330cd0_0;
    %pushi/vec4 22, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8185330bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f81853306c0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8185330bc0_0, 0, 1;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8185311ff0;
T_11 ;
    %wait E_0x7f8185317780;
    %delay 1, 0;
    %load/vec4 v0x7f8185330a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_func 2 119 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 112 "$write", " %2d)  %4h_%4h  |  %4h_%4h  |  %1b  |  %4h_%4h  |  %4h_%4h        %6t ns\012", v0x7f8185330870_0, &PV<v0x7f8185330380_0, 16, 16>, &PV<v0x7f8185330380_0, 0, 16>, &PV<v0x7f81853301e0_0, 16, 16>, &PV<v0x7f81853301e0_0, 0, 16>, v0x7f8185330900_0, &PV<v0x7f81853307e0_0, 16, 16>, &PV<v0x7f81853307e0_0, 0, 16>, &PV<v0x7f8185330cd0_0, 16, 16>, &PV<v0x7f8185330cd0_0, 0, 16>, S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x7f8185330870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8185330870_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7f81853306c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x7f8185330990_0;
    %subi 1, 0, 32;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x7f8185330990_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x7f8185330990_0, 0, 32;
    %load/vec4 v0x7f8185330990_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %load/vec4 v0x7f8185330870_0;
    %cmpi/s 30, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7f8185330bc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 2 129 "$write", "\012\012\011Simulation SUCCESS\012" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 132 "$write", "\012\012\011Simulation FAIL\012" {0 0 0};
T_11.7 ;
    %vpi_call 2 134 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %9t ns\012\012", $time {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips_single.v";
