Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 18 15:59:27 2022
| Host         : ensc-pit-w25 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | SPI/i[3]_i_1_n_0              | RESET_SYNC/debounced_rst      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                               |                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | SPI/sclk_counter[4]_i_2_n_0   | SPI/sclk_counter[4]_i_1_n_0   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | RESET_SYNC/counter[6]_i_1_n_0 | RESET_SYNC/rst_in_p2          |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | SPI/data[7]_i_1_n_0           | RESET_SYNC/debounced_rst      |                1 |              8 |         8.00 |
|  PRESCALER/CLK |                               | RESET_SYNC/debounced_rst      |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                               | PRESCALER/counter[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                               | RESET_SYNC/debounced_rst      |               13 |             43 |         3.31 |
+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


