
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'user' on host 'RTX4090' (Linux_x86_64 version 6.8.0-52-generic) on Fri Apr 11 01:12:58 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project'.
INFO: [HLS 200-1510] Running: set_top diamond 
INFO: [HLS 200-1510] Running: add_files combined.cpp 
INFO: [HLS 200-10] Adding design file 'combined.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.242 MB.
INFO: [HLS 200-10] Analyzing design file 'combined.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (combined.cpp:74:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.31 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.62 seconds; current allocated memory: 229.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 661 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,506 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,473 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,067 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,063 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,063 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,063 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/using_fifos/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 16ul>::operator*=(hls::vector<unsigned int, 16ul> const&)' into 'hls::operator*(hls::vector<unsigned int, 16ul>, hls::vector<unsigned int, 16ul> const&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:275:138)
INFO: [HLS 214-131] Inlining function 'hls::operator*(hls::vector<unsigned int, 16ul>, hls::vector<unsigned int, 16ul> const&)' into 'compute_A(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:101:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 16ul>::vector(unsigned int const&)' into 'compute_A(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:100:24)
INFO: [HLS 214-131] Inlining function 'hls::operator*(hls::vector<unsigned int, 16ul>, hls::vector<unsigned int, 16ul> const&)' into 'compute_A(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:100:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 16ul>::vector(unsigned int const&)' into 'compute_A(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:101:24)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 16ul>::operator+=(hls::vector<unsigned int, 16ul> const&)' into 'hls::operator+(hls::vector<unsigned int, 16ul>, hls::vector<unsigned int, 16ul> const&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:273:138)
INFO: [HLS 214-131] Inlining function 'hls::operator+(hls::vector<unsigned int, 16ul>, hls::vector<unsigned int, 16ul> const&)' into 'compute_B(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:111:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 16ul>::vector(unsigned int const&)' into 'compute_B(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:111:24)
INFO: [HLS 214-131] Inlining function 'hls::operator*(hls::vector<unsigned int, 16ul>, hls::vector<unsigned int, 16ul> const&)' into 'compute_C(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:121:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 16ul>::vector(unsigned int const&)' into 'compute_C(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:121:24)
INFO: [HLS 214-131] Inlining function 'hls::operator+(hls::vector<unsigned int, 16ul>, hls::vector<unsigned int, 16ul> const&)' into 'compute_D(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:130:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_198_1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:198:124) in function 'compute_D' completely with a factor of 16 (combined.cpp:125:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:127:23) in function 'compute_C' completely with a factor of 16 (combined.cpp:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:200:124) in function 'compute_C' completely with a factor of 16 (combined.cpp:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:127:23) in function 'compute_B' completely with a factor of 16 (combined.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_198_1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:198:124) in function 'compute_B' completely with a factor of 16 (combined.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:127:23) in function 'compute_A' completely with a factor of 16 (combined.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:200:124) in function 'compute_A' completely with a factor of 16 (combined.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<unsigned int, 16ul>::_S_ref(unsigned int const (&) [16], unsigned long)' into 'std::array<unsigned int, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<unsigned int, 16ul>::_S_ref(unsigned int const (&) [16], unsigned long)' into 'std::array<unsigned int, 16ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long)' into 'compute_A(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long) const' into 'compute_A(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long)' into 'compute_B(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long) const' into 'compute_B(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long)' into 'compute_C(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long) const' into 'compute_C(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long) const' into 'compute_D(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 16ul>::operator[](unsigned long)' into 'compute_D(hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, hls::stream<hls::vector<unsigned int, 16ul>, 0>&, int)' (combined.cpp:125:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'c0' with compact=bit mode in 512-bits (combined.cpp:71:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'c1' with compact=bit mode in 512-bits (combined.cpp:71:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'c2' with compact=bit mode in 512-bits (combined.cpp:71:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'c3' with compact=bit mode in 512-bits (combined.cpp:71:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'c4' with compact=bit mode in 512-bits (combined.cpp:71:44)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'c5' with compact=bit mode in 512-bits (combined.cpp:71:48)
INFO: [HLS 214-241] Aggregating maxi variable 'vecIn' with compact=none mode in 512-bits (combined.cpp:66:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vecOut' with compact=none mode in 512-bits (combined.cpp:66:0)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'Loop_D' (combined.cpp:127:5) in function 'compute_D' due to performance pragma (combined.cpp:128:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'Loop_C' (combined.cpp:118:5) in function 'compute_C' due to performance pragma (combined.cpp:119:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'Loop_B' (combined.cpp:108:5) in function 'compute_B' due to performance pragma (combined.cpp:109:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'Loop_A' (combined.cpp:96:5) in function 'compute_A' due to performance pragma (combined.cpp:97:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'Loop_St' (combined.cpp:136:5) in function 'store' due to performance pragma (combined.cpp:137:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'Loop_Ld' (combined.cpp:86:5) in function 'load' due to performance pragma (combined.cpp:87:9)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'Loop_Ld'(combined.cpp:86:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:86:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'Loop_St'(combined.cpp:136:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (combined.cpp:136:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.54 seconds. Elapsed time: 8.16 seconds; current allocated memory: 231.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 231.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 233.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.445 MB.
WARNING: [HLS 200-805] An internal stream 'c0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'diamond' (combined.cpp:66:1), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'load'
	 'compute_A'
	 'compute_B'
	 'compute_C'
	 'compute_D'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 263.031 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 381.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'diamond' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 381.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 381.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_Pipeline_Loop_Ld' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Ld'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop_Ld'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 383.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_A_Pipeline_Loop_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 384.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_B_Pipeline_Loop_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_B'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 384.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_C_Pipeline_Loop_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 385.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_D_Pipeline_Loop_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_D'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_D'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 386.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 386.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 386.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 386.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_Pipeline_Loop_St' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_St'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop_St'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 386.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 386.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 386.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 386.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'diamond' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_U0 (from entry_proc_U0 to store_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 387.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_Pipeline_Loop_Ld' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_Pipeline_Loop_Ld' pipeline 'Loop_Ld' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_Pipeline_Loop_Ld/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_Pipeline_Loop_Ld'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 388.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_A_Pipeline_Loop_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_A_Pipeline_Loop_A' pipeline 'Loop_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_A_Pipeline_Loop_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 391.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_B_Pipeline_Loop_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_B_Pipeline_Loop_B' pipeline 'Loop_B' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_B_Pipeline_Loop_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 393.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_C_Pipeline_Loop_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_C_Pipeline_Loop_C' pipeline 'Loop_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_C_Pipeline_Loop_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 394.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 395.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_D_Pipeline_Loop_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_D_Pipeline_Loop_D' pipeline 'Loop_D' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_D_Pipeline_Loop_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 396.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 397.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_Pipeline_Loop_St' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_Pipeline_Loop_St' pipeline 'Loop_St' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_Loop_St/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_Pipeline_Loop_St'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 399.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'diamond' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'diamond/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'diamond/vecIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'diamond/vecOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'diamond/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'diamond' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'vecIn' and 'vecOut' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'diamond'.
INFO: [RTMG 210-285] Implementing FIFO 'vecOut_c_U(diamond_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c0_U(diamond_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c18_U(diamond_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_U(diamond_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c2_U(diamond_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c16_U(diamond_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c17_U(diamond_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c3_U(diamond_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c15_U(diamond_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c4_U(diamond_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c5_U(diamond_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c_U(diamond_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_U0_U(diamond_start_for_store_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_A_U0_U(diamond_start_for_compute_A_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_B_U0_U(diamond_start_for_compute_B_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_C_U0_U(diamond_start_for_compute_C_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_D_U0_U(diamond_start_for_compute_D_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 402.016 MB.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'Loop_Ld'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'Loop_A'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'Loop_B'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'Loop_C'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'Loop_D'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'Loop_St'.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 405.617 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 412.660 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for diamond.
INFO: [VLOG 209-307] Generating Verilog RTL for diamond.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.43 seconds. CPU system time: 0.94 seconds. Elapsed time: 11.09 seconds; current allocated memory: 186.637 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-112] Total CPU user time: 7.21 seconds. Total CPU system time: 1.04 seconds. Total elapsed time: 11.89 seconds; peak allocated memory: 412.879 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 11 01:13:09 2025...
