clk_periclk_set_rate	,	F_16
clk_pll_prepare	,	F_1
HB_PLL_DIVF_MASK	,	V_15
clk_cpu_periphclk_recalc_rate	,	F_12
HB_A9_BCLK_DIV_SHIFT	,	V_28
clk_periclk_round_rate	,	F_15
a9periphclk_ops	,	V_33
hb_a9bus_init	,	F_20
hbclk	,	V_4
hb_clk_init	,	F_18
clk_match	,	V_37
HB_PLL_MAX_FREQ	,	V_24
u32	,	T_1
reg	,	V_5
HB_PLL_DIVQ_MASK	,	V_17
vco_freq	,	V_13
clk	,	V_34
clk_pll_recalc_rate	,	F_8
pdivq	,	V_21
clk_pll_unprepare	,	F_5
divq	,	V_12
HB_PLL_LOCK_500	,	V_8
ref_freq	,	V_20
node	,	V_31
HB_PLL_LOCK	,	V_7
hb_a9periph_init	,	F_19
clk_pll_set_rate	,	F_11
pdivf	,	V_22
clk_pll_round_rate	,	F_10
to_hb_clk	,	F_2
clk_pll_enable	,	F_6
HB_PLL_DIVF_SHIFT	,	V_16
hwclk	,	V_2
a9bclk_ops	,	V_35
clk_pll_disable	,	F_7
device_node	,	V_30
clk_periclk_recalc_rate	,	F_14
clk_cpu_a9bclk_recalc_rate	,	F_13
hb_clk	,	V_3
parent_rate	,	V_10
highbank_clocks_init	,	F_23
rate	,	V_19
hb_emmc_init	,	F_22
HB_PLL_VCO_MIN_FREQ	,	V_25
divf	,	V_11
clk_pll_calc	,	F_9
clk_prepare_enable	,	F_21
clk_hw	,	V_1
readl	,	F_3
hb_pll_init	,	F_17
HB_A9_PCLK_DIV	,	V_26
writel	,	F_4
HB_PLL_DIVQ_SHIFT	,	V_18
periclk_ops	,	V_36
HB_PLL_MIN_FREQ	,	V_23
EINVAL	,	V_29
HB_PLL_EXT_BYPASS	,	V_14
HB_PLL_RESET	,	V_6
__init	,	T_2
HB_PLL_EXT_ENA	,	V_9
HB_A9_BCLK_DIV_MASK	,	V_27
clk_pll_ops	,	V_32
of_clk_init	,	F_24
