// Seed: 2494764357
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3
);
  tri0 id_5;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
  assign id_5 = id_0;
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8,
    input uwire id_9,
    output wand id_10,
    output tri1 id_11,
    output wire id_12,
    input supply0 id_13,
    output tri0 id_14,
    input supply1 id_15,
    output uwire id_16,
    output tri1 id_17,
    input tri0 id_18
);
  assign id_2 = id_18;
  always if (1) disable id_20;
  wire id_21;
  module_0(
      id_0, id_15, id_7, id_8
  );
endmodule
