{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 14:16:15 2019 " "Info: Processing started: Mon Nov 25 14:16:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_TEST -c FIFO_TEST " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_TEST -c FIFO_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../FIFO_REG/FIFO_REG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../FIFO_REG/FIFO_REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_REG-behav " "Info: Found design unit 1: FIFO_REG-behav" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_REG " "Info: Found entity 1: FIFO_REG" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../FIFO_REG/FIFO_TEST.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../FIFO_REG/FIFO_TEST.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_TEST " "Info: Found entity 1: FIFO_TEST" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_TEST " "Info: Elaborating entity \"FIFO_TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_REG FIFO_REG:inst " "Info: Elaborating entity \"FIFO_REG\" for hierarchy \"FIFO_REG:inst\"" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "inst" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 64 416 648 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tmp FIFO_REG.vhd(40) " "Warning (10540): VHDL Signal Declaration warning at FIFO_REG.vhd(40): used explicit default value for signal \"tmp\" because signal was never assigned a value" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SLICE_DIRECTION_DIFFERS_FROM_ITS_INDEX_TYPE_RANGE" "FIFO_REG.vhd(86) " "Error (10485): VHDL error at FIFO_REG.vhd(86): range direction of object slice must be same as range direction of object" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 86 0 0 } }  } 0 10485 "VHDL error at %1!s!: range direction of object slice must be same as range direction of object" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FIFO_REG:inst " "Error: Can't elaborate user hierarchy \"FIFO_REG:inst\"" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "inst" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 64 416 648 192 "inst" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Error: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 14:16:17 2019 " "Error: Processing ended: Mon Nov 25 14:16:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
