# memristor-research
Paper reviews. Actual papers [are in Google Drive](https://drive.google.com/drive/folders/1VdPMbA_8Mr7b6_3lbqUqkj74MSs7JnPm?usp=share_link). Private.

## All Papers (Categorized)
**Note:** Papers within each child-section are in chronological order.

### Articles/News
- [Flash Memory's 2D Cousin is 5,000 Times Speedier | IEEE Spectrum](http://feedproxy.google.com/~r/IeeeSpectrumFullText/~3/Wl_FC0Ixqo0/vanderwaals-heterostructure-flash-memory-5000-times-speedier)
- [Researchers Tap Antiferromagnets for Better RAM | IEEE Spectrum](http://feedproxy.google.com/~r/IeeeSpectrumFullText/~3/V1_Wew0pcdk/antiferromagnets-ram)
- [These Super-Efficient Artifical Neurons Do Not Use Electrons | IEEE Spectrum](http://feedproxy.google.com/~r/IeeeSpectrumFullText/~3/3ly2U-WEZ1A/these-artificial-neurons-use-ions-rather-than-electrons)
- [This Memory Tech is Better when it's Bendy | IEEE Spectrum](http://feedproxy.google.com/~r/IeeeSpectrumFullText/~3/vYr5A9Tmho4/flexible-electronics-memory)
- [The Femtojoule Promise of Analog AI | IEEE Spectrum](https://spectrum.ieee.org/analog-ai)
- [Memory Chips that Compute will Accelerate AI | IEEE Spectrum](https://spectrum.ieee.org/processing-in-dram-accelerates-ai)
- [Microsoft releases DirectStorage: 'a new era of fast load times and detailed worlds in PC games' | The Verge](https://www.theverge.com/2022/3/14/22978223/microsoft-directstorage-api-xbox-velocity-windows-pc-nvme-load-times)

### Computing
#### In-Memory Computing
- [SIXOR: Single-Cycle In-Memristor XOR](http://ieeexplore.ieee.org/document/9382267)
- [Memristive Computational Memory Using Memristor Overwrite Logic](https://ieeexplore.ieee.org/document/9160878)
- [Experimental Verification of Memristor-Based Material Implication NAND Operation](https://ieeexplore.ieee.org/document/8064732)
- [Memristor-Based Analog Recursive Computation Circuit for Linear Programming Optimization](https://ieeexplore.ieee.org/document/9094179)
- [A Relaxed Quantization Training Method for Hardware Limitations of Resistive Random Access Memory (ReRAM)-Based Computing-in-Memory](https://ieeexplore.ieee.org/document/9085999)
- [Parallel Computation in the Racetrack Memory](https://ieeexplore.ieee.org/document/9424961)
- [High-Efficiency Data Conversion Interface for Reconfigurable Function-in-Memory Computing](https://ieeexplore.ieee.org/document/9795103)

#### Machine Learning/Neural Networks
- [A Nonvel Memristive Chaotic Neuron Circuit and its Application in Chaotic Neural Networks for Associative Memory](http://ieeexplore.ieee.org/document/9119116)
- [Nonvolatile Spintronic Memory Cells for Neural Networks](https://ieeexplore.ieee.org/document/8786867)
- [CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network](http://ieeexplore.ieee.org/document/9186619)
- [Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures](https://ieeexplore.ieee.org/document/9537904)
- [Designing Efficient and High-Performance AI Accelerators with Customized STT-MRAM](http://ieeexplore.ieee.org/document/9526872)
- [Combining Accuracy and Plasticity in Convolutional Neural Networks Based on Resistive Memory Arrays for Autonomous Learning](http://ieeexplore.ieee.org/document/9565857)
- [An 8-Bit in Resistive Memory Computing Core with Regulated Passive Neuron and Bitline Weight Mapping](https://ieeexplore.ieee.org/document/9689064)
- [High-Throughput Training of Deep CNNs on ReRAM-Based Heterogeneous Architectures via Optimized Normalization Layers](https://ieeexplore.ieee.org/document/9440544)
- [An Algorithm-Hardware Co-Design for Bayesian Neural Network Utilizing SOT-MRAM's Inherent Stochasticity](https://ieeexplore.ieee.org/document/9780409)
- [MOL-Based In-Memory Computing of Binary Neural Networks](https://ieeexplore.ieee.org/document/9771078)
- [Multilayer Memristive Neural Network Circuit Based on Online Learning for License Plate Detection](https://ieeexplore.ieee.org/document/9582811)
- [NC-Net: Efficient Neuromorphic Computing Using Aggregated Subnets on a Crossbar-Based Architecture with Nonvolatile Memory](https://ieeexplore.ieee.org/document/9570813)
- [Memristive Recurrent Neural Network Circuit for Fast Solving Equality-Constrained Quadratic Programming with Parallel Operation](https://ieeexplore.ieee.org/document/9837825)
- [A Memristive Synapse Control Method to Generate Diversified Multistructure Chaotic Attractors](https://ieeexplore.ieee.org/document/9807319)

#### Stochastic Computing
- [Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies](https://ieeexplore.ieee.org/document/9096622)

#### Internet of Things/Edge Computing
- [DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System](https://ieeexplore.ieee.org/document/8710263)
- [MEMTI: Optimizing On-Chip Nonvolatile Storage for Visual Multitask Inference at the Edge](https://ieeexplore.ieee.org/document/8859219)
- [Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification](http://ieeexplore.ieee.org/document/9193925)
- [Freezer: A Specialized NVM Backup Controller for Intermittently Powered Systems](http://ieeexplore.ieee.org/document/9200760)

#### File Systems
- [mwJFS: A Multiwrite-Mode Journaling File System for MLC NVRAM Storages](https://ieeexplore.ieee.org/document/8746549)
- [Fast and Low Overhead Metadata Operations for NVM-Based File System using Slotted Paging](https://ieeexplore.ieee.org/document/9925672)
- [iNVMFS: An Efficient File System for NVRAM-Based Intermittent Computing Devices](https://ieeexplore.ieee.org/document/9852738)

#### Networking
- [Highly Available Packet Buffer Design with Hybrid Nonvolatile Memory](https://ieeexplore.ieee.org/document/9569954)

#### Memory Usage
##### Caches & Paging
- [A Partial Page Cache Strategy for NVRAM-Based Storage Devices](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8576565)
- [PFHA: A Novel Page Migration Algorithm for Hybrid Memory Embedded Systems](http://ieeexplore.ieee.org/document/9514824)

##### Memristor Software Implementation
- [Supporting Legacy Libraries on Non-volatile Memory: A User-Transparent Approach](https://ieeexplore.ieee.org/document/9499947)
    - [ye2021.md](ye2021.md)
- [Breeze: User-Level Access to Non-Volatile Main Memories for Legacy Software](https://cseweb.ucsd.edu//~amemarip/upload/Breeze-ICCD-2018.pdf)
    - [memaripour2018.md](memaripour2018.md)
- [A High-Performance and Scalable NVMe Controller Featuring Hardware Acceleration](https://ieeexplore.ieee.org/document/9453406)
    - [qiu2021.md](qiu2021.md)
- [Pragmatic Memory-System Support for Intermittent Computing Using Emerging Nonvolatile Memory](https://ieeexplore.ieee.org/document/9759470)
    - [sliper2022.md](sliper2022.md)

##### Firmware
- [Techniques to Improve Write and Retention Reliability of STT-MRAM Memory Subsystem](https://ieeexplore.ieee.org/document/9560712)
    - [sethuraman2022.md](sethuraman2022.md)
- [A Low-Latency and High-Endurance MLC STT-MRAM-Based Cache System](https://ieeexplore.ieee.org/document/9761996)
    - [zhao2023.md](zhao2023.md)

### Simulations & Models
#### Mathematical Models
- [Memristor Modeling Using the Modified Nodal Analysis Approach](https://ieeexplore.ieee.org/document/9383826)
- [Design of General Flux-Controlled and Charge-Controlled Memristor Emulators Based on Hyperbolic Functions](https://ieeexplore.ieee.org/document/9809981)
    - [sun2023.md](sun2023.md)

#### Hardware Models
- [An FPGA-based Hardware Emulator for Neuromorphic Chip with RRAM](https://ieeexplore.ieee.org/document/8588383)
    - [luo2018.md](luo2018.md)
- [STT-MRAM-Based Multicontext FPGA for Multithreading Computing Environment](https://ieeexplore.ieee.org/document/9462524)

#### Circuit Simulations/SPICE
- [A Compact Modeling Methodology for Experimental Memristive Devices](https://ieeexplore.ieee.org/document/9647028)
- [A Simulation Framework for Memristor-Based Heterogeneous Computing Architectures](http://ieeexplore.ieee.org/document/9716051)
- [GEM: A Generalized Memristor Device Modeling Framework Based on Neural Network for Transient Circuit Simulation](http://ieeexplore.ieee.org/document/9816013)
    - [zhang2023.md](zhang2023.md)
- [Resistorless Memristor Emulators: Floating and Grounded Using OTA and VDBA for High-Frequency Applications](https://ieeexplore.ieee.org/document/9825737)

### Analysis/Review
#### Hardware/Components
- [Characterizing and Modeling Nonvolatile Memory Systems](http://ieeexplore.ieee.org/document/9376304)
- [Future Images with Future Memory](http://ieeexplore.ieee.org/document/9478210)

#### Sensors
- [The Birth of a New Field: Memristive Sensors. A Review](http://ieeexplore.ieee.org/document/9286539)
- [A Low-Cost, Nanowatt, Millimeter-Scale Memristive-Vacuum Sensor](https://ieeexplore.ieee.org/document/9694606)
- [Nonuniform Compressive Sensing via Ohmic Voltage Attenuation: A Memristive Crossbar Design Approach Leveraging Intrinsic Computing](https://ieeexplore.ieee.org/document/9568400)

#### Error Correcting/Fault Detection
- [Online Fault Detection in ReRAM-Based Computing Systems for Inferencing](https://ieeexplore.ieee.org/document/9693118)

#### Computing In-Memory
- [Challenges and Trends of Nonvolatile In-Memory-Computation Circuits for AI Edge Devices](http://ieeexplore.ieee.org/document/9586071)
- [Benchmarking In-Memory Computing Architectures](https://ieeexplore.ieee.org/document/9976888)

### Architecture
#### Computer Design & Analysis
- [Analyzing the Monolithic Integration of a ReRAM-based Main Memory into a CPU's die](https://ieeexplore.ieee.org/document/8851191)

#### Chip Design/VLSI
- [Near Volatile and Non-Volatile Memory Processing in 3D Systems](https://ieeexplore.ieee.org/document/9556138)
- [High-Speed Memristive Ternary Content Addressable Memory](https://ieeexplore.ieee.org/document/9444645)
- [XBarNet: Computationally Efficient Memristor Crossbar Model using Convolutional Autoencoder](https://ieeexplore.ieee.org/document/9745561)
- [Test Optimization in Memristor Crossbars Based on Path Selection](https://ieeexplore.ieee.org/document/9759504)
- [Volatile Threshold Switching Memristor: An emerging enabler in AIoT era](http://www.jos.ac.cn/en/article/id/1ed98013-32a2-4663-8aa4-eeb3422f5718)

#### Testing
- [Defect Analysis and Parallel Testing for 3D Hybrid CMOS-Memristor Memory](http://ieeexplore.ieee.org/document/9052438)
- [CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories](http://ieeexplore.ieee.org/document/9164911)
