[
  {
    "start": "0",
    "end": "500"
  },
  {
    "text": "It turns out we\ncan say a bit more",
    "start": "500",
    "end": "2540"
  },
  {
    "text": "about the timing of\noutput transitions",
    "start": "2540",
    "end": "4480"
  },
  {
    "text": "for CMOS logic gates.",
    "start": "4480",
    "end": "6650"
  },
  {
    "text": "Let’s start by considering\nthe behavior of a non-CMOS",
    "start": "6650",
    "end": "9660"
  },
  {
    "text": "combinational device that\nimplements the NOR function.",
    "start": "9660",
    "end": "13610"
  },
  {
    "text": "Looking at the\nwaveform diagram, we",
    "start": "13610",
    "end": "15679"
  },
  {
    "text": "see that initially the A\nand B inputs are both 0,",
    "start": "15680",
    "end": "18950"
  },
  {
    "text": "and the output Z is 1, just as\nspecified by the truth table.",
    "start": "18950",
    "end": "24430"
  },
  {
    "text": "Now B makes a 0-to-1\ntransition and the Z output",
    "start": "24430",
    "end": "28120"
  },
  {
    "text": "will eventually\nreflect that change",
    "start": "28120",
    "end": "29850"
  },
  {
    "text": "by making a 1-to-0 transition.",
    "start": "29850",
    "end": "32800"
  },
  {
    "text": "As we learned in\nthe previous video,",
    "start": "32800",
    "end": "34719"
  },
  {
    "text": "the timing of the\nZ transition is",
    "start": "34720",
    "end": "36620"
  },
  {
    "text": "determined by the\ncontamination and propagation",
    "start": "36620",
    "end": "39090"
  },
  {
    "text": "delays of the NOR gate.",
    "start": "39090",
    "end": "41210"
  },
  {
    "text": "Note that we can’t say anything\nabout the value of the Z output",
    "start": "41210",
    "end": "44430"
  },
  {
    "text": "in the interval of t_CD to t_PD\nafter the input transition,",
    "start": "44430",
    "end": "49330"
  },
  {
    "text": "which we indicate with a red\nshaded region on the waveform",
    "start": "49330",
    "end": "52360"
  },
  {
    "text": "diagram.",
    "start": "52360",
    "end": "54590"
  },
  {
    "text": "Now, let’s consider\na different set up,",
    "start": "54590",
    "end": "57090"
  },
  {
    "text": "where initially both A and\nB are 1, and, appropriately,",
    "start": "57090",
    "end": "60270"
  },
  {
    "text": "the output Z is 0.",
    "start": "60270",
    "end": "62910"
  },
  {
    "text": "Examining the truth table\nwe see that if A is 1,",
    "start": "62910",
    "end": "65920"
  },
  {
    "text": "the output Z will be 0\nregardless of the value of B.",
    "start": "65920",
    "end": "70390"
  },
  {
    "text": "So what happens when B\nmakes a 1-to-0 transition?",
    "start": "70390",
    "end": "74870"
  },
  {
    "text": "Before the transition,\nZ was 0 and we",
    "start": "74870",
    "end": "77140"
  },
  {
    "text": "expect it to be 0 again,\nt_PD after the B transition.",
    "start": "77140",
    "end": "82140"
  },
  {
    "text": "But, in general, we can’t assume\nanything about the value of Z",
    "start": "82140",
    "end": "85580"
  },
  {
    "text": "in the interval\nbetween t_CD and t_PD.",
    "start": "85580",
    "end": "89260"
  },
  {
    "text": "Z could have any\nbehavior it wants in",
    "start": "89260",
    "end": "91340"
  },
  {
    "text": "that interval and the\ndevice would still",
    "start": "91340",
    "end": "93500"
  },
  {
    "text": "be a legitimate\ncombinational device.",
    "start": "93500",
    "end": "97210"
  },
  {
    "text": "Many gate technologies,\ne.g., CMOS, adhere",
    "start": "97210",
    "end": "100450"
  },
  {
    "text": "to even tighter restrictions.",
    "start": "100450",
    "end": "104090"
  },
  {
    "text": "Let’s look in detail at the\nswitch configuration in a CMOS",
    "start": "104090",
    "end": "107659"
  },
  {
    "text": "implementation of a NOR gate\nwhen both inputs are a digital",
    "start": "107660",
    "end": "111770"
  },
  {
    "text": "1.",
    "start": "111770",
    "end": "112570"
  },
  {
    "text": "A high gate voltage will turn\non NFET switches (as indicated",
    "start": "112570",
    "end": "116670"
  },
  {
    "text": "by the red arrows) and turn\noff PFET switches (as indicated",
    "start": "116670",
    "end": "121030"
  },
  {
    "text": "by the red “Xs”).",
    "start": "121030",
    "end": "122810"
  },
  {
    "text": "Since the pullup circuit\nis not conducting",
    "start": "122810",
    "end": "125259"
  },
  {
    "text": "and the pulldown\ncircuit is conducting,",
    "start": "125260",
    "end": "127750"
  },
  {
    "text": "the output Z is connected\nto GROUND, the voltage",
    "start": "127750",
    "end": "130610"
  },
  {
    "text": "for a digital 0 output.",
    "start": "130610",
    "end": "133430"
  },
  {
    "text": "Now, what happens when the B\ninput transitions from 1 to 0?",
    "start": "133430",
    "end": "138859"
  },
  {
    "text": "The switches controlled by B\nchange their configuration:",
    "start": "138860",
    "end": "142050"
  },
  {
    "text": "the PFET switch is now on and\nthe NFET switch is now off.",
    "start": "142050",
    "end": "147220"
  },
  {
    "text": "But overall the pullup circuit\nis still not conducting",
    "start": "147220",
    "end": "150630"
  },
  {
    "text": "and there is still a pulldown\npath from Z to GROUND.",
    "start": "150630",
    "end": "155060"
  },
  {
    "text": "So while there used to be\ntwo paths from Z to GROUND",
    "start": "155060",
    "end": "158000"
  },
  {
    "text": "and there is now only one path,\nZ has been connected to GROUND",
    "start": "158000",
    "end": "161930"
  },
  {
    "text": "the whole time and its value\nhas remained valid and stable",
    "start": "161930",
    "end": "165500"
  },
  {
    "text": "throughout B’s transition.",
    "start": "165500",
    "end": "168320"
  },
  {
    "text": "In the case of a CMOS NOR gate,\nwhen one input is a digital 1,",
    "start": "168320",
    "end": "172340"
  },
  {
    "text": "the output will be unaffected by\ntransitions on the other input.",
    "start": "172340",
    "end": "177519"
  },
  {
    "text": "A lenient\ncombinational device is",
    "start": "177520",
    "end": "179250"
  },
  {
    "text": "one that exhibits\nthis behavior, namely",
    "start": "179250",
    "end": "181620"
  },
  {
    "text": "that the output is\nguaranteed to be be valid",
    "start": "181620",
    "end": "183909"
  },
  {
    "text": "when any combination of\ninputs sufficient to determine",
    "start": "183910",
    "end": "186700"
  },
  {
    "text": "the output value has been\nvalid for at least t_PD.",
    "start": "186700",
    "end": "191400"
  },
  {
    "text": "When some of the inputs\nare in a configuration that",
    "start": "191400",
    "end": "193700"
  },
  {
    "text": "triggers this lenient behavior,\ntransitions on the other inputs",
    "start": "193700",
    "end": "197640"
  },
  {
    "text": "will have no effect on the\nvalidity of the output value.",
    "start": "197640",
    "end": "201700"
  },
  {
    "text": "Happily most CMOS\nimplementations of logic gates",
    "start": "201700",
    "end": "204800"
  },
  {
    "text": "are naturally lenient.",
    "start": "204800",
    "end": "207920"
  },
  {
    "text": "We can extend our truth-table\nnotation to indicate lenient",
    "start": "207920",
    "end": "211099"
  },
  {
    "text": "behavior by using “X” for the\ninput values on certain rows",
    "start": "211100",
    "end": "215250"
  },
  {
    "text": "to indicate that input value\nis irrelevant when determining",
    "start": "215250",
    "end": "218680"
  },
  {
    "text": "the correct output value.",
    "start": "218680",
    "end": "221040"
  },
  {
    "text": "The truth table for\na lenient NOR gate",
    "start": "221040",
    "end": "223019"
  },
  {
    "text": "calls out two such situations:\nwhen A is 1, the value of B",
    "start": "223020",
    "end": "227700"
  },
  {
    "text": "is irrelevant, and when B is 1,\nthe value of A is irrelevant.",
    "start": "227700",
    "end": "232680"
  },
  {
    "text": "Transitions on the irrelevant\ninputs don’t trigger the t_CD",
    "start": "232680",
    "end": "236120"
  },
  {
    "text": "and t_PD output timing normally\nassociated with an input",
    "start": "236120",
    "end": "239569"
  },
  {
    "text": "transition.",
    "start": "239570",
    "end": "242010"
  },
  {
    "text": "When does lenience matter?",
    "start": "242010",
    "end": "244319"
  },
  {
    "text": "We’ll need lenient components\nwhen building memory",
    "start": "244320",
    "end": "246870"
  },
  {
    "text": "components, a topic we’ll get\nto in a couple of chapters.",
    "start": "246870",
    "end": "251760"
  },
  {
    "text": "You’re ready to try building\nsome CMOS gates of your own!",
    "start": "251760",
    "end": "255250"
  },
  {
    "text": "Take a look at the first lab\nexercise in Assignment 2.",
    "start": "255250",
    "end": "258680"
  },
  {
    "text": "I think you’ll find\nit fun to work on!",
    "start": "258680",
    "end": "261810"
  }
]