
STM32_PRINTF_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002638  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080027c8  080027c8  000127c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002824  08002824  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08002824  08002824  00012824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800282c  0800282c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800282c  0800282c  0001282c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002830  08002830  00012830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000174  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001dc  200001dc  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   000044c4  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001149  00000000  00000000  0002459f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000004c0  00000000  00000000  000256e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000364  00000000  00000000  00025ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000207c8  00000000  00000000  00025f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00005d69  00000000  00000000  000466d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c1a2f  00000000  00000000  0004c43d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000018a8  00000000  00000000  0010de6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0010f714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080027b0 	.word	0x080027b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080027b0 	.word	0x080027b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000570:	f000 fa3c 	bl	80009ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000574:	f000 f820 	bl	80005b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000578:	f000 f888 	bl	800068c <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("The counter value : %d\n",count);
 800057c:	4b0b      	ldr	r3, [pc, #44]	; (80005ac <main+0x40>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	4619      	mov	r1, r3
 8000582:	480b      	ldr	r0, [pc, #44]	; (80005b0 <main+0x44>)
 8000584:	f001 fb4c 	bl	8001c20 <iprintf>
	  count++;
 8000588:	4b08      	ldr	r3, [pc, #32]	; (80005ac <main+0x40>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	3301      	adds	r3, #1
 800058e:	b2da      	uxtb	r2, r3
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <main+0x40>)
 8000592:	701a      	strb	r2, [r3, #0]
	  fflush(stdout);
 8000594:	4b07      	ldr	r3, [pc, #28]	; (80005b4 <main+0x48>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	689b      	ldr	r3, [r3, #8]
 800059a:	4618      	mov	r0, r3
 800059c:	f001 fa6a 	bl	8001a74 <fflush>
	  HAL_Delay(1000);
 80005a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a4:	f000 fa94 	bl	8000ad0 <HAL_Delay>
	  printf("The counter value : %d\n",count);
 80005a8:	e7e8      	b.n	800057c <main+0x10>
 80005aa:	bf00      	nop
 80005ac:	20000084 	.word	0x20000084
 80005b0:	080027c8 	.word	0x080027c8
 80005b4:	20000064 	.word	0x20000064

080005b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b094      	sub	sp, #80	; 0x50
 80005bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005be:	f107 0320 	add.w	r3, r7, #32
 80005c2:	2230      	movs	r2, #48	; 0x30
 80005c4:	2100      	movs	r1, #0
 80005c6:	4618      	mov	r0, r3
 80005c8:	f001 fb7f 	bl	8001cca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005cc:	f107 030c 	add.w	r3, r7, #12
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005dc:	2300      	movs	r3, #0
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	4b28      	ldr	r3, [pc, #160]	; (8000684 <SystemClock_Config+0xcc>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e4:	4a27      	ldr	r2, [pc, #156]	; (8000684 <SystemClock_Config+0xcc>)
 80005e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ea:	6413      	str	r3, [r2, #64]	; 0x40
 80005ec:	4b25      	ldr	r3, [pc, #148]	; (8000684 <SystemClock_Config+0xcc>)
 80005ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005f8:	2300      	movs	r3, #0
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	4b22      	ldr	r3, [pc, #136]	; (8000688 <SystemClock_Config+0xd0>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a21      	ldr	r2, [pc, #132]	; (8000688 <SystemClock_Config+0xd0>)
 8000602:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4b1f      	ldr	r3, [pc, #124]	; (8000688 <SystemClock_Config+0xd0>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000614:	2301      	movs	r3, #1
 8000616:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000618:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800061c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800061e:	2302      	movs	r3, #2
 8000620:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000622:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000626:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000628:	2304      	movs	r3, #4
 800062a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800062c:	23a8      	movs	r3, #168	; 0xa8
 800062e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000630:	2302      	movs	r3, #2
 8000632:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000634:	2304      	movs	r3, #4
 8000636:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000638:	f107 0320 	add.w	r3, r7, #32
 800063c:	4618      	mov	r0, r3
 800063e:	f000 fd07 	bl	8001050 <HAL_RCC_OscConfig>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000648:	f000 f872 	bl	8000730 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064c:	230f      	movs	r3, #15
 800064e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000650:	2302      	movs	r3, #2
 8000652:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000654:	2300      	movs	r3, #0
 8000656:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000658:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800065c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800065e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000662:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2105      	movs	r1, #5
 800066a:	4618      	mov	r0, r3
 800066c:	f000 ff68 	bl	8001540 <HAL_RCC_ClockConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000676:	f000 f85b 	bl	8000730 <Error_Handler>
  }
}
 800067a:	bf00      	nop
 800067c:	3750      	adds	r7, #80	; 0x50
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40023800 	.word	0x40023800
 8000688:	40007000 	.word	0x40007000

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b088      	sub	sp, #32
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	f107 030c 	add.w	r3, r7, #12
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	4b20      	ldr	r3, [pc, #128]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	4a1f      	ldr	r2, [pc, #124]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006b0:	6313      	str	r3, [r2, #48]	; 0x30
 80006b2:	4b1d      	ldr	r3, [pc, #116]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	4b19      	ldr	r3, [pc, #100]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	4a18      	ldr	r2, [pc, #96]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006c8:	f043 0308 	orr.w	r3, r3, #8
 80006cc:	6313      	str	r3, [r2, #48]	; 0x30
 80006ce:	4b16      	ldr	r3, [pc, #88]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	f003 0308 	and.w	r3, r3, #8
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	603b      	str	r3, [r7, #0]
 80006de:	4b12      	ldr	r3, [pc, #72]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	4a11      	ldr	r2, [pc, #68]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ea:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <MX_GPIO_Init+0x9c>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	603b      	str	r3, [r7, #0]
 80006f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80006fc:	480b      	ldr	r0, [pc, #44]	; (800072c <MX_GPIO_Init+0xa0>)
 80006fe:	f000 fc8d 	bl	800101c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000702:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000706:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000708:	2301      	movs	r3, #1
 800070a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000710:	2300      	movs	r3, #0
 8000712:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000714:	f107 030c 	add.w	r3, r7, #12
 8000718:	4619      	mov	r1, r3
 800071a:	4804      	ldr	r0, [pc, #16]	; (800072c <MX_GPIO_Init+0xa0>)
 800071c:	f000 fae2 	bl	8000ce4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000720:	bf00      	nop
 8000722:	3720      	adds	r7, #32
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40023800 	.word	0x40023800
 800072c:	40020c00 	.word	0x40020c00

08000730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000734:	b672      	cpsid	i
}
 8000736:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000738:	e7fe      	b.n	8000738 <Error_Handler+0x8>
	...

0800073c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	4b10      	ldr	r3, [pc, #64]	; (8000788 <HAL_MspInit+0x4c>)
 8000748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800074a:	4a0f      	ldr	r2, [pc, #60]	; (8000788 <HAL_MspInit+0x4c>)
 800074c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000750:	6453      	str	r3, [r2, #68]	; 0x44
 8000752:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <HAL_MspInit+0x4c>)
 8000754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000756:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	4b09      	ldr	r3, [pc, #36]	; (8000788 <HAL_MspInit+0x4c>)
 8000764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000766:	4a08      	ldr	r2, [pc, #32]	; (8000788 <HAL_MspInit+0x4c>)
 8000768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800076c:	6413      	str	r3, [r2, #64]	; 0x40
 800076e:	4b06      	ldr	r3, [pc, #24]	; (8000788 <HAL_MspInit+0x4c>)
 8000770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000776:	603b      	str	r3, [r7, #0]
 8000778:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	40023800 	.word	0x40023800

0800078c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000790:	e7fe      	b.n	8000790 <NMI_Handler+0x4>

08000792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000796:	e7fe      	b.n	8000796 <HardFault_Handler+0x4>

08000798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800079c:	e7fe      	b.n	800079c <MemManage_Handler+0x4>

0800079e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <BusFault_Handler+0x4>

080007a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <UsageFault_Handler+0x4>

080007aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007bc:	bf00      	nop
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr

080007c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007c6:	b480      	push	{r7}
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ca:	bf00      	nop
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr

080007d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d8:	f000 f95a 	bl	8000a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}

080007e0 <ITM_SendChar>:
#define DEMCR                 *((volatile uint32_t*) 0xE000EDFCU)
#define ITM_STIMULUS_PORT0    *((volatile uint32_t*) 0xE00000000)

/* Debug function for printf used in __write() */
void ITM_SendChar(uint8_t ch)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
	// Enable TRCENA
	DEMCR |= (1<<24);
 80007ea:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <ITM_SendChar+0x48>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a0e      	ldr	r2, [pc, #56]	; (8000828 <ITM_SendChar+0x48>)
 80007f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80007f4:	6013      	str	r3, [r2, #0]

	// Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 80007f6:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8000800:	f043 0301 	orr.w	r3, r3, #1
 8000804:	6013      	str	r3, [r2, #0]

	// Read FIFO status in bit[0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000806:	bf00      	nop
 8000808:	2300      	movs	r3, #0
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f003 0301 	and.w	r3, r3, #1
 8000810:	2b00      	cmp	r3, #0
 8000812:	d0f9      	beq.n	8000808 <ITM_SendChar+0x28>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 8000814:	2200      	movs	r2, #0
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	6013      	str	r3, [r2, #0]
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000edfc 	.word	0xe000edfc

0800082c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]
 800083c:	e00a      	b.n	8000854 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800083e:	f3af 8000 	nop.w
 8000842:	4601      	mov	r1, r0
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	1c5a      	adds	r2, r3, #1
 8000848:	60ba      	str	r2, [r7, #8]
 800084a:	b2ca      	uxtb	r2, r1
 800084c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	3301      	adds	r3, #1
 8000852:	617b      	str	r3, [r7, #20]
 8000854:	697a      	ldr	r2, [r7, #20]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	429a      	cmp	r2, r3
 800085a:	dbf0      	blt.n	800083e <_read+0x12>
  }

  return len;
 800085c:	687b      	ldr	r3, [r7, #4]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3718      	adds	r7, #24
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}

08000866 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	b086      	sub	sp, #24
 800086a:	af00      	add	r7, sp, #0
 800086c:	60f8      	str	r0, [r7, #12]
 800086e:	60b9      	str	r1, [r7, #8]
 8000870:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000872:	2300      	movs	r3, #0
 8000874:	617b      	str	r3, [r7, #20]
 8000876:	e009      	b.n	800088c <_write+0x26>
  {
    // __io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	1c5a      	adds	r2, r3, #1
 800087c:	60ba      	str	r2, [r7, #8]
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ffad 	bl	80007e0 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	3301      	adds	r3, #1
 800088a:	617b      	str	r3, [r7, #20]
 800088c:	697a      	ldr	r2, [r7, #20]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	429a      	cmp	r2, r3
 8000892:	dbf1      	blt.n	8000878 <_write+0x12>
  }
  return len;
 8000894:	687b      	ldr	r3, [r7, #4]
}
 8000896:	4618      	mov	r0, r3
 8000898:	3718      	adds	r7, #24
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <_close>:

int _close(int file)
{
 800089e:	b480      	push	{r7}
 80008a0:	b083      	sub	sp, #12
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr

080008b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008b6:	b480      	push	{r7}
 80008b8:	b083      	sub	sp, #12
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
 80008be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008c6:	605a      	str	r2, [r3, #4]
  return 0;
 80008c8:	2300      	movs	r3, #0
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <_isatty>:

int _isatty(int file)
{
 80008d6:	b480      	push	{r7}
 80008d8:	b083      	sub	sp, #12
 80008da:	af00      	add	r7, sp, #0
 80008dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80008de:	2301      	movs	r3, #1
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3714      	adds	r7, #20
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
	...

08000908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000910:	4a14      	ldr	r2, [pc, #80]	; (8000964 <_sbrk+0x5c>)
 8000912:	4b15      	ldr	r3, [pc, #84]	; (8000968 <_sbrk+0x60>)
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800091c:	4b13      	ldr	r3, [pc, #76]	; (800096c <_sbrk+0x64>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d102      	bne.n	800092a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000924:	4b11      	ldr	r3, [pc, #68]	; (800096c <_sbrk+0x64>)
 8000926:	4a12      	ldr	r2, [pc, #72]	; (8000970 <_sbrk+0x68>)
 8000928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800092a:	4b10      	ldr	r3, [pc, #64]	; (800096c <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	429a      	cmp	r2, r3
 8000936:	d207      	bcs.n	8000948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000938:	f001 fa16 	bl	8001d68 <__errno>
 800093c:	4603      	mov	r3, r0
 800093e:	220c      	movs	r2, #12
 8000940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	e009      	b.n	800095c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800094e:	4b07      	ldr	r3, [pc, #28]	; (800096c <_sbrk+0x64>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4413      	add	r3, r2
 8000956:	4a05      	ldr	r2, [pc, #20]	; (800096c <_sbrk+0x64>)
 8000958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800095a:	68fb      	ldr	r3, [r7, #12]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20020000 	.word	0x20020000
 8000968:	00000400 	.word	0x00000400
 800096c:	20000088 	.word	0x20000088
 8000970:	200001e0 	.word	0x200001e0

08000974 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000978:	4b06      	ldr	r3, [pc, #24]	; (8000994 <SystemInit+0x20>)
 800097a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800097e:	4a05      	ldr	r2, [pc, #20]	; (8000994 <SystemInit+0x20>)
 8000980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000998:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800099c:	480d      	ldr	r0, [pc, #52]	; (80009d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800099e:	490e      	ldr	r1, [pc, #56]	; (80009d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009a0:	4a0e      	ldr	r2, [pc, #56]	; (80009dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a4:	e002      	b.n	80009ac <LoopCopyDataInit>

080009a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009aa:	3304      	adds	r3, #4

080009ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b0:	d3f9      	bcc.n	80009a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b2:	4a0b      	ldr	r2, [pc, #44]	; (80009e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009b4:	4c0b      	ldr	r4, [pc, #44]	; (80009e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b8:	e001      	b.n	80009be <LoopFillZerobss>

080009ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009bc:	3204      	adds	r2, #4

080009be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c0:	d3fb      	bcc.n	80009ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009c2:	f7ff ffd7 	bl	8000974 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009c6:	f001 f9d5 	bl	8001d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ca:	f7ff fdcf 	bl	800056c <main>
  bx  lr    
 80009ce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80009dc:	08002834 	.word	0x08002834
  ldr r2, =_sbss
 80009e0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80009e4:	200001dc 	.word	0x200001dc

080009e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009e8:	e7fe      	b.n	80009e8 <ADC_IRQHandler>
	...

080009ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009f0:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <HAL_Init+0x40>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a0d      	ldr	r2, [pc, #52]	; (8000a2c <HAL_Init+0x40>)
 80009f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009fc:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <HAL_Init+0x40>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a0a      	ldr	r2, [pc, #40]	; (8000a2c <HAL_Init+0x40>)
 8000a02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <HAL_Init+0x40>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <HAL_Init+0x40>)
 8000a0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a14:	2003      	movs	r0, #3
 8000a16:	f000 f931 	bl	8000c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a1a:	200f      	movs	r0, #15
 8000a1c:	f000 f808 	bl	8000a30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a20:	f7ff fe8c 	bl	800073c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40023c00 	.word	0x40023c00

08000a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <HAL_InitTick+0x54>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <HAL_InitTick+0x58>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	4619      	mov	r1, r3
 8000a42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f000 f93b 	bl	8000cca <HAL_SYSTICK_Config>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e00e      	b.n	8000a7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2b0f      	cmp	r3, #15
 8000a62:	d80a      	bhi.n	8000a7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a64:	2200      	movs	r2, #0
 8000a66:	6879      	ldr	r1, [r7, #4]
 8000a68:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6c:	f000 f911 	bl	8000c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a70:	4a06      	ldr	r2, [pc, #24]	; (8000a8c <HAL_InitTick+0x5c>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a76:	2300      	movs	r3, #0
 8000a78:	e000      	b.n	8000a7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000000 	.word	0x20000000
 8000a88:	20000008 	.word	0x20000008
 8000a8c:	20000004 	.word	0x20000004

08000a90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <HAL_IncTick+0x20>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <HAL_IncTick+0x24>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	4a04      	ldr	r2, [pc, #16]	; (8000ab4 <HAL_IncTick+0x24>)
 8000aa2:	6013      	str	r3, [r2, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	20000008 	.word	0x20000008
 8000ab4:	2000008c 	.word	0x2000008c

08000ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  return uwTick;
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <HAL_GetTick+0x14>)
 8000abe:	681b      	ldr	r3, [r3, #0]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	2000008c 	.word	0x2000008c

08000ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ad8:	f7ff ffee 	bl	8000ab8 <HAL_GetTick>
 8000adc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ae8:	d005      	beq.n	8000af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aea:	4b0a      	ldr	r3, [pc, #40]	; (8000b14 <HAL_Delay+0x44>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	461a      	mov	r2, r3
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4413      	add	r3, r2
 8000af4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000af6:	bf00      	nop
 8000af8:	f7ff ffde 	bl	8000ab8 <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	68fa      	ldr	r2, [r7, #12]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d8f7      	bhi.n	8000af8 <HAL_Delay+0x28>
  {
  }
}
 8000b08:	bf00      	nop
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000008 	.word	0x20000008

08000b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4a:	4a04      	ldr	r2, [pc, #16]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	60d3      	str	r3, [r2, #12]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b64:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <__NVIC_GetPriorityGrouping+0x18>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	f003 0307 	and.w	r3, r3, #7
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	6039      	str	r1, [r7, #0]
 8000b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	db0a      	blt.n	8000ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	490c      	ldr	r1, [pc, #48]	; (8000bc8 <__NVIC_SetPriority+0x4c>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	0112      	lsls	r2, r2, #4
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	440b      	add	r3, r1
 8000ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ba4:	e00a      	b.n	8000bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4908      	ldr	r1, [pc, #32]	; (8000bcc <__NVIC_SetPriority+0x50>)
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	f003 030f 	and.w	r3, r3, #15
 8000bb2:	3b04      	subs	r3, #4
 8000bb4:	0112      	lsls	r2, r2, #4
 8000bb6:	b2d2      	uxtb	r2, r2
 8000bb8:	440b      	add	r3, r1
 8000bba:	761a      	strb	r2, [r3, #24]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000e100 	.word	0xe000e100
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b089      	sub	sp, #36	; 0x24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	f003 0307 	and.w	r3, r3, #7
 8000be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	f1c3 0307 	rsb	r3, r3, #7
 8000bea:	2b04      	cmp	r3, #4
 8000bec:	bf28      	it	cs
 8000bee:	2304      	movcs	r3, #4
 8000bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	2b06      	cmp	r3, #6
 8000bf8:	d902      	bls.n	8000c00 <NVIC_EncodePriority+0x30>
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	3b03      	subs	r3, #3
 8000bfe:	e000      	b.n	8000c02 <NVIC_EncodePriority+0x32>
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c04:	f04f 32ff 	mov.w	r2, #4294967295
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0e:	43da      	mvns	r2, r3
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	401a      	ands	r2, r3
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c18:	f04f 31ff 	mov.w	r1, #4294967295
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c22:	43d9      	mvns	r1, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c28:	4313      	orrs	r3, r2
         );
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3724      	adds	r7, #36	; 0x24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
	...

08000c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	3b01      	subs	r3, #1
 8000c44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c48:	d301      	bcc.n	8000c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e00f      	b.n	8000c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c4e:	4a0a      	ldr	r2, [pc, #40]	; (8000c78 <SysTick_Config+0x40>)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	3b01      	subs	r3, #1
 8000c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c56:	210f      	movs	r1, #15
 8000c58:	f04f 30ff 	mov.w	r0, #4294967295
 8000c5c:	f7ff ff8e 	bl	8000b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <SysTick_Config+0x40>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c66:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <SysTick_Config+0x40>)
 8000c68:	2207      	movs	r2, #7
 8000c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	e000e010 	.word	0xe000e010

08000c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f7ff ff47 	bl	8000b18 <__NVIC_SetPriorityGrouping>
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b086      	sub	sp, #24
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	4603      	mov	r3, r0
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	607a      	str	r2, [r7, #4]
 8000c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ca4:	f7ff ff5c 	bl	8000b60 <__NVIC_GetPriorityGrouping>
 8000ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	68b9      	ldr	r1, [r7, #8]
 8000cae:	6978      	ldr	r0, [r7, #20]
 8000cb0:	f7ff ff8e 	bl	8000bd0 <NVIC_EncodePriority>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cba:	4611      	mov	r1, r2
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff ff5d 	bl	8000b7c <__NVIC_SetPriority>
}
 8000cc2:	bf00      	nop
 8000cc4:	3718      	adds	r7, #24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b082      	sub	sp, #8
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff ffb0 	bl	8000c38 <SysTick_Config>
 8000cd8:	4603      	mov	r3, r0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
	...

08000ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b089      	sub	sp, #36	; 0x24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
 8000cfe:	e16b      	b.n	8000fd8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d00:	2201      	movs	r2, #1
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	fa02 f303 	lsl.w	r3, r2, r3
 8000d08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	697a      	ldr	r2, [r7, #20]
 8000d10:	4013      	ands	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	f040 815a 	bne.w	8000fd2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f003 0303 	and.w	r3, r3, #3
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d005      	beq.n	8000d36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	d130      	bne.n	8000d98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d3c:	69fb      	ldr	r3, [r7, #28]
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	2203      	movs	r2, #3
 8000d42:	fa02 f303 	lsl.w	r3, r2, r3
 8000d46:	43db      	mvns	r3, r3
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	68da      	ldr	r2, [r3, #12]
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	69ba      	ldr	r2, [r7, #24]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	69ba      	ldr	r2, [r7, #24]
 8000d64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	43db      	mvns	r3, r3
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	091b      	lsrs	r3, r3, #4
 8000d82:	f003 0201 	and.w	r2, r3, #1
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f003 0303 	and.w	r3, r3, #3
 8000da0:	2b03      	cmp	r3, #3
 8000da2:	d017      	beq.n	8000dd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	2203      	movs	r2, #3
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	43db      	mvns	r3, r3
 8000db6:	69ba      	ldr	r2, [r7, #24]
 8000db8:	4013      	ands	r3, r2
 8000dba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	689a      	ldr	r2, [r3, #8]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	69ba      	ldr	r2, [r7, #24]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f003 0303 	and.w	r3, r3, #3
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d123      	bne.n	8000e28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	08da      	lsrs	r2, r3, #3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	3208      	adds	r2, #8
 8000de8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	f003 0307 	and.w	r3, r3, #7
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	220f      	movs	r2, #15
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	4013      	ands	r3, r2
 8000e02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	691a      	ldr	r2, [r3, #16]
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	009b      	lsls	r3, r3, #2
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	08da      	lsrs	r2, r3, #3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	3208      	adds	r2, #8
 8000e22:	69b9      	ldr	r1, [r7, #24]
 8000e24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	2203      	movs	r2, #3
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f003 0203 	and.w	r2, r3, #3
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	f000 80b4 	beq.w	8000fd2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b60      	ldr	r3, [pc, #384]	; (8000ff0 <HAL_GPIO_Init+0x30c>)
 8000e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e72:	4a5f      	ldr	r2, [pc, #380]	; (8000ff0 <HAL_GPIO_Init+0x30c>)
 8000e74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e78:	6453      	str	r3, [r2, #68]	; 0x44
 8000e7a:	4b5d      	ldr	r3, [pc, #372]	; (8000ff0 <HAL_GPIO_Init+0x30c>)
 8000e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e86:	4a5b      	ldr	r2, [pc, #364]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	089b      	lsrs	r3, r3, #2
 8000e8c:	3302      	adds	r3, #2
 8000e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	f003 0303 	and.w	r3, r3, #3
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	220f      	movs	r2, #15
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a52      	ldr	r2, [pc, #328]	; (8000ff8 <HAL_GPIO_Init+0x314>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d02b      	beq.n	8000f0a <HAL_GPIO_Init+0x226>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a51      	ldr	r2, [pc, #324]	; (8000ffc <HAL_GPIO_Init+0x318>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d025      	beq.n	8000f06 <HAL_GPIO_Init+0x222>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a50      	ldr	r2, [pc, #320]	; (8001000 <HAL_GPIO_Init+0x31c>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d01f      	beq.n	8000f02 <HAL_GPIO_Init+0x21e>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a4f      	ldr	r2, [pc, #316]	; (8001004 <HAL_GPIO_Init+0x320>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d019      	beq.n	8000efe <HAL_GPIO_Init+0x21a>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a4e      	ldr	r2, [pc, #312]	; (8001008 <HAL_GPIO_Init+0x324>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d013      	beq.n	8000efa <HAL_GPIO_Init+0x216>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a4d      	ldr	r2, [pc, #308]	; (800100c <HAL_GPIO_Init+0x328>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d00d      	beq.n	8000ef6 <HAL_GPIO_Init+0x212>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a4c      	ldr	r2, [pc, #304]	; (8001010 <HAL_GPIO_Init+0x32c>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d007      	beq.n	8000ef2 <HAL_GPIO_Init+0x20e>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a4b      	ldr	r2, [pc, #300]	; (8001014 <HAL_GPIO_Init+0x330>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d101      	bne.n	8000eee <HAL_GPIO_Init+0x20a>
 8000eea:	2307      	movs	r3, #7
 8000eec:	e00e      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000eee:	2308      	movs	r3, #8
 8000ef0:	e00c      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000ef2:	2306      	movs	r3, #6
 8000ef4:	e00a      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000ef6:	2305      	movs	r3, #5
 8000ef8:	e008      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000efa:	2304      	movs	r3, #4
 8000efc:	e006      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000efe:	2303      	movs	r3, #3
 8000f00:	e004      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000f02:	2302      	movs	r3, #2
 8000f04:	e002      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000f06:	2301      	movs	r3, #1
 8000f08:	e000      	b.n	8000f0c <HAL_GPIO_Init+0x228>
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	69fa      	ldr	r2, [r7, #28]
 8000f0e:	f002 0203 	and.w	r2, r2, #3
 8000f12:	0092      	lsls	r2, r2, #2
 8000f14:	4093      	lsls	r3, r2
 8000f16:	69ba      	ldr	r2, [r7, #24]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f1c:	4935      	ldr	r1, [pc, #212]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	089b      	lsrs	r3, r3, #2
 8000f22:	3302      	adds	r3, #2
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f2a:	4b3b      	ldr	r3, [pc, #236]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	43db      	mvns	r3, r3
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	4013      	ands	r3, r2
 8000f38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d003      	beq.n	8000f4e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f4e:	4a32      	ldr	r2, [pc, #200]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f54:	4b30      	ldr	r3, [pc, #192]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4013      	ands	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d003      	beq.n	8000f78 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f78:	4a27      	ldr	r2, [pc, #156]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f7e:	4b26      	ldr	r3, [pc, #152]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	43db      	mvns	r3, r3
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d003      	beq.n	8000fa2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fa2:	4a1d      	ldr	r2, [pc, #116]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fa8:	4b1b      	ldr	r3, [pc, #108]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d003      	beq.n	8000fcc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fcc:	4a12      	ldr	r2, [pc, #72]	; (8001018 <HAL_GPIO_Init+0x334>)
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	61fb      	str	r3, [r7, #28]
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	2b0f      	cmp	r3, #15
 8000fdc:	f67f ae90 	bls.w	8000d00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	bf00      	nop
 8000fe4:	3724      	adds	r7, #36	; 0x24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40013800 	.word	0x40013800
 8000ff8:	40020000 	.word	0x40020000
 8000ffc:	40020400 	.word	0x40020400
 8001000:	40020800 	.word	0x40020800
 8001004:	40020c00 	.word	0x40020c00
 8001008:	40021000 	.word	0x40021000
 800100c:	40021400 	.word	0x40021400
 8001010:	40021800 	.word	0x40021800
 8001014:	40021c00 	.word	0x40021c00
 8001018:	40013c00 	.word	0x40013c00

0800101c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]
 8001028:	4613      	mov	r3, r2
 800102a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800102c:	787b      	ldrb	r3, [r7, #1]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001032:	887a      	ldrh	r2, [r7, #2]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001038:	e003      	b.n	8001042 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	041a      	lsls	r2, r3, #16
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	619a      	str	r2, [r3, #24]
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
	...

08001050 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e267      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b00      	cmp	r3, #0
 800106c:	d075      	beq.n	800115a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800106e:	4b88      	ldr	r3, [pc, #544]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 030c 	and.w	r3, r3, #12
 8001076:	2b04      	cmp	r3, #4
 8001078:	d00c      	beq.n	8001094 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800107a:	4b85      	ldr	r3, [pc, #532]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001082:	2b08      	cmp	r3, #8
 8001084:	d112      	bne.n	80010ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001086:	4b82      	ldr	r3, [pc, #520]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800108e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001092:	d10b      	bne.n	80010ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001094:	4b7e      	ldr	r3, [pc, #504]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d05b      	beq.n	8001158 <HAL_RCC_OscConfig+0x108>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d157      	bne.n	8001158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e242      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010b4:	d106      	bne.n	80010c4 <HAL_RCC_OscConfig+0x74>
 80010b6:	4b76      	ldr	r3, [pc, #472]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a75      	ldr	r2, [pc, #468]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010c0:	6013      	str	r3, [r2, #0]
 80010c2:	e01d      	b.n	8001100 <HAL_RCC_OscConfig+0xb0>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010cc:	d10c      	bne.n	80010e8 <HAL_RCC_OscConfig+0x98>
 80010ce:	4b70      	ldr	r3, [pc, #448]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a6f      	ldr	r2, [pc, #444]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010d8:	6013      	str	r3, [r2, #0]
 80010da:	4b6d      	ldr	r3, [pc, #436]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a6c      	ldr	r2, [pc, #432]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e4:	6013      	str	r3, [r2, #0]
 80010e6:	e00b      	b.n	8001100 <HAL_RCC_OscConfig+0xb0>
 80010e8:	4b69      	ldr	r3, [pc, #420]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a68      	ldr	r2, [pc, #416]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	4b66      	ldr	r3, [pc, #408]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a65      	ldr	r2, [pc, #404]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80010fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d013      	beq.n	8001130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001108:	f7ff fcd6 	bl	8000ab8 <HAL_GetTick>
 800110c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110e:	e008      	b.n	8001122 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001110:	f7ff fcd2 	bl	8000ab8 <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	2b64      	cmp	r3, #100	; 0x64
 800111c:	d901      	bls.n	8001122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e207      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001122:	4b5b      	ldr	r3, [pc, #364]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0f0      	beq.n	8001110 <HAL_RCC_OscConfig+0xc0>
 800112e:	e014      	b.n	800115a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001130:	f7ff fcc2 	bl	8000ab8 <HAL_GetTick>
 8001134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001136:	e008      	b.n	800114a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001138:	f7ff fcbe 	bl	8000ab8 <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b64      	cmp	r3, #100	; 0x64
 8001144:	d901      	bls.n	800114a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	e1f3      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800114a:	4b51      	ldr	r3, [pc, #324]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1f0      	bne.n	8001138 <HAL_RCC_OscConfig+0xe8>
 8001156:	e000      	b.n	800115a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	2b00      	cmp	r3, #0
 8001164:	d063      	beq.n	800122e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001166:	4b4a      	ldr	r3, [pc, #296]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f003 030c 	and.w	r3, r3, #12
 800116e:	2b00      	cmp	r3, #0
 8001170:	d00b      	beq.n	800118a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001172:	4b47      	ldr	r3, [pc, #284]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800117a:	2b08      	cmp	r3, #8
 800117c:	d11c      	bne.n	80011b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800117e:	4b44      	ldr	r3, [pc, #272]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d116      	bne.n	80011b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800118a:	4b41      	ldr	r3, [pc, #260]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d005      	beq.n	80011a2 <HAL_RCC_OscConfig+0x152>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d001      	beq.n	80011a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e1c7      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a2:	4b3b      	ldr	r3, [pc, #236]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	691b      	ldr	r3, [r3, #16]
 80011ae:	00db      	lsls	r3, r3, #3
 80011b0:	4937      	ldr	r1, [pc, #220]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80011b2:	4313      	orrs	r3, r2
 80011b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011b6:	e03a      	b.n	800122e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d020      	beq.n	8001202 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011c0:	4b34      	ldr	r3, [pc, #208]	; (8001294 <HAL_RCC_OscConfig+0x244>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011c6:	f7ff fc77 	bl	8000ab8 <HAL_GetTick>
 80011ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011cc:	e008      	b.n	80011e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ce:	f7ff fc73 	bl	8000ab8 <HAL_GetTick>
 80011d2:	4602      	mov	r2, r0
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d901      	bls.n	80011e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e1a8      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e0:	4b2b      	ldr	r3, [pc, #172]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d0f0      	beq.n	80011ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ec:	4b28      	ldr	r3, [pc, #160]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	4925      	ldr	r1, [pc, #148]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 80011fc:	4313      	orrs	r3, r2
 80011fe:	600b      	str	r3, [r1, #0]
 8001200:	e015      	b.n	800122e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001202:	4b24      	ldr	r3, [pc, #144]	; (8001294 <HAL_RCC_OscConfig+0x244>)
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001208:	f7ff fc56 	bl	8000ab8 <HAL_GetTick>
 800120c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001210:	f7ff fc52 	bl	8000ab8 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e187      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001222:	4b1b      	ldr	r3, [pc, #108]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f0      	bne.n	8001210 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0308 	and.w	r3, r3, #8
 8001236:	2b00      	cmp	r3, #0
 8001238:	d036      	beq.n	80012a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d016      	beq.n	8001270 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001242:	4b15      	ldr	r3, [pc, #84]	; (8001298 <HAL_RCC_OscConfig+0x248>)
 8001244:	2201      	movs	r2, #1
 8001246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001248:	f7ff fc36 	bl	8000ab8 <HAL_GetTick>
 800124c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001250:	f7ff fc32 	bl	8000ab8 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e167      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001262:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <HAL_RCC_OscConfig+0x240>)
 8001264:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d0f0      	beq.n	8001250 <HAL_RCC_OscConfig+0x200>
 800126e:	e01b      	b.n	80012a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <HAL_RCC_OscConfig+0x248>)
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001276:	f7ff fc1f 	bl	8000ab8 <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800127c:	e00e      	b.n	800129c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800127e:	f7ff fc1b 	bl	8000ab8 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d907      	bls.n	800129c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e150      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
 8001290:	40023800 	.word	0x40023800
 8001294:	42470000 	.word	0x42470000
 8001298:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800129c:	4b88      	ldr	r3, [pc, #544]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 800129e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1ea      	bne.n	800127e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0304 	and.w	r3, r3, #4
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f000 8097 	beq.w	80013e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012b6:	2300      	movs	r3, #0
 80012b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ba:	4b81      	ldr	r3, [pc, #516]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d10f      	bne.n	80012e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	4b7d      	ldr	r3, [pc, #500]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	4a7c      	ldr	r2, [pc, #496]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80012d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d4:	6413      	str	r3, [r2, #64]	; 0x40
 80012d6:	4b7a      	ldr	r3, [pc, #488]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012e2:	2301      	movs	r3, #1
 80012e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e6:	4b77      	ldr	r3, [pc, #476]	; (80014c4 <HAL_RCC_OscConfig+0x474>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d118      	bne.n	8001324 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012f2:	4b74      	ldr	r3, [pc, #464]	; (80014c4 <HAL_RCC_OscConfig+0x474>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a73      	ldr	r2, [pc, #460]	; (80014c4 <HAL_RCC_OscConfig+0x474>)
 80012f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012fe:	f7ff fbdb 	bl	8000ab8 <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001304:	e008      	b.n	8001318 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001306:	f7ff fbd7 	bl	8000ab8 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e10c      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001318:	4b6a      	ldr	r3, [pc, #424]	; (80014c4 <HAL_RCC_OscConfig+0x474>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0f0      	beq.n	8001306 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d106      	bne.n	800133a <HAL_RCC_OscConfig+0x2ea>
 800132c:	4b64      	ldr	r3, [pc, #400]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 800132e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001330:	4a63      	ldr	r2, [pc, #396]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	6713      	str	r3, [r2, #112]	; 0x70
 8001338:	e01c      	b.n	8001374 <HAL_RCC_OscConfig+0x324>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	2b05      	cmp	r3, #5
 8001340:	d10c      	bne.n	800135c <HAL_RCC_OscConfig+0x30c>
 8001342:	4b5f      	ldr	r3, [pc, #380]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001346:	4a5e      	ldr	r2, [pc, #376]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001348:	f043 0304 	orr.w	r3, r3, #4
 800134c:	6713      	str	r3, [r2, #112]	; 0x70
 800134e:	4b5c      	ldr	r3, [pc, #368]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001352:	4a5b      	ldr	r2, [pc, #364]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6713      	str	r3, [r2, #112]	; 0x70
 800135a:	e00b      	b.n	8001374 <HAL_RCC_OscConfig+0x324>
 800135c:	4b58      	ldr	r3, [pc, #352]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 800135e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001360:	4a57      	ldr	r2, [pc, #348]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001362:	f023 0301 	bic.w	r3, r3, #1
 8001366:	6713      	str	r3, [r2, #112]	; 0x70
 8001368:	4b55      	ldr	r3, [pc, #340]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 800136a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800136c:	4a54      	ldr	r2, [pc, #336]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 800136e:	f023 0304 	bic.w	r3, r3, #4
 8001372:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d015      	beq.n	80013a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800137c:	f7ff fb9c 	bl	8000ab8 <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001382:	e00a      	b.n	800139a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001384:	f7ff fb98 	bl	8000ab8 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001392:	4293      	cmp	r3, r2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e0cb      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800139a:	4b49      	ldr	r3, [pc, #292]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 800139c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0ee      	beq.n	8001384 <HAL_RCC_OscConfig+0x334>
 80013a6:	e014      	b.n	80013d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a8:	f7ff fb86 	bl	8000ab8 <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ae:	e00a      	b.n	80013c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b0:	f7ff fb82 	bl	8000ab8 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80013be:	4293      	cmp	r3, r2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e0b5      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013c6:	4b3e      	ldr	r3, [pc, #248]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80013c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1ee      	bne.n	80013b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80013d2:	7dfb      	ldrb	r3, [r7, #23]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d105      	bne.n	80013e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013d8:	4b39      	ldr	r3, [pc, #228]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	4a38      	ldr	r2, [pc, #224]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80013de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	f000 80a1 	beq.w	8001530 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80013ee:	4b34      	ldr	r3, [pc, #208]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 030c 	and.w	r3, r3, #12
 80013f6:	2b08      	cmp	r3, #8
 80013f8:	d05c      	beq.n	80014b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d141      	bne.n	8001486 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001402:	4b31      	ldr	r3, [pc, #196]	; (80014c8 <HAL_RCC_OscConfig+0x478>)
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001408:	f7ff fb56 	bl	8000ab8 <HAL_GetTick>
 800140c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001410:	f7ff fb52 	bl	8000ab8 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e087      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001422:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1f0      	bne.n	8001410 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69da      	ldr	r2, [r3, #28]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a1b      	ldr	r3, [r3, #32]
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	019b      	lsls	r3, r3, #6
 800143e:	431a      	orrs	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001444:	085b      	lsrs	r3, r3, #1
 8001446:	3b01      	subs	r3, #1
 8001448:	041b      	lsls	r3, r3, #16
 800144a:	431a      	orrs	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001450:	061b      	lsls	r3, r3, #24
 8001452:	491b      	ldr	r1, [pc, #108]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 8001454:	4313      	orrs	r3, r2
 8001456:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001458:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <HAL_RCC_OscConfig+0x478>)
 800145a:	2201      	movs	r2, #1
 800145c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145e:	f7ff fb2b 	bl	8000ab8 <HAL_GetTick>
 8001462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001464:	e008      	b.n	8001478 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001466:	f7ff fb27 	bl	8000ab8 <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b02      	cmp	r3, #2
 8001472:	d901      	bls.n	8001478 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e05c      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0f0      	beq.n	8001466 <HAL_RCC_OscConfig+0x416>
 8001484:	e054      	b.n	8001530 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001486:	4b10      	ldr	r3, [pc, #64]	; (80014c8 <HAL_RCC_OscConfig+0x478>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148c:	f7ff fb14 	bl	8000ab8 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001494:	f7ff fb10 	bl	8000ab8 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e045      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014a6:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <HAL_RCC_OscConfig+0x470>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x444>
 80014b2:	e03d      	b.n	8001530 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d107      	bne.n	80014cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e038      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40007000 	.word	0x40007000
 80014c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014cc:	4b1b      	ldr	r3, [pc, #108]	; (800153c <HAL_RCC_OscConfig+0x4ec>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d028      	beq.n	800152c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d121      	bne.n	800152c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d11a      	bne.n	800152c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80014fc:	4013      	ands	r3, r2
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001502:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001504:	4293      	cmp	r3, r2
 8001506:	d111      	bne.n	800152c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	085b      	lsrs	r3, r3, #1
 8001514:	3b01      	subs	r3, #1
 8001516:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001518:	429a      	cmp	r2, r3
 800151a:	d107      	bne.n	800152c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001526:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001528:	429a      	cmp	r2, r3
 800152a:	d001      	beq.n	8001530 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40023800 	.word	0x40023800

08001540 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d101      	bne.n	8001554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e0cc      	b.n	80016ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001554:	4b68      	ldr	r3, [pc, #416]	; (80016f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	683a      	ldr	r2, [r7, #0]
 800155e:	429a      	cmp	r2, r3
 8001560:	d90c      	bls.n	800157c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001562:	4b65      	ldr	r3, [pc, #404]	; (80016f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	b2d2      	uxtb	r2, r2
 8001568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800156a:	4b63      	ldr	r3, [pc, #396]	; (80016f8 <HAL_RCC_ClockConfig+0x1b8>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0307 	and.w	r3, r3, #7
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	429a      	cmp	r2, r3
 8001576:	d001      	beq.n	800157c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e0b8      	b.n	80016ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0302 	and.w	r3, r3, #2
 8001584:	2b00      	cmp	r3, #0
 8001586:	d020      	beq.n	80015ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	2b00      	cmp	r3, #0
 8001592:	d005      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001594:	4b59      	ldr	r3, [pc, #356]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	4a58      	ldr	r2, [pc, #352]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 800159a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800159e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0308 	and.w	r3, r3, #8
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d005      	beq.n	80015b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015ac:	4b53      	ldr	r3, [pc, #332]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	4a52      	ldr	r2, [pc, #328]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80015b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015b8:	4b50      	ldr	r3, [pc, #320]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	494d      	ldr	r1, [pc, #308]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	4313      	orrs	r3, r2
 80015c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d044      	beq.n	8001660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d107      	bne.n	80015ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015de:	4b47      	ldr	r3, [pc, #284]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d119      	bne.n	800161e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e07f      	b.n	80016ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d003      	beq.n	80015fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d107      	bne.n	800160e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015fe:	4b3f      	ldr	r3, [pc, #252]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d109      	bne.n	800161e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e06f      	b.n	80016ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160e:	4b3b      	ldr	r3, [pc, #236]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e067      	b.n	80016ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800161e:	4b37      	ldr	r3, [pc, #220]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	f023 0203 	bic.w	r2, r3, #3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	4934      	ldr	r1, [pc, #208]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 800162c:	4313      	orrs	r3, r2
 800162e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001630:	f7ff fa42 	bl	8000ab8 <HAL_GetTick>
 8001634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001636:	e00a      	b.n	800164e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001638:	f7ff fa3e 	bl	8000ab8 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	f241 3288 	movw	r2, #5000	; 0x1388
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e04f      	b.n	80016ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800164e:	4b2b      	ldr	r3, [pc, #172]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f003 020c 	and.w	r2, r3, #12
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	429a      	cmp	r2, r3
 800165e:	d1eb      	bne.n	8001638 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001660:	4b25      	ldr	r3, [pc, #148]	; (80016f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	d20c      	bcs.n	8001688 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166e:	4b22      	ldr	r3, [pc, #136]	; (80016f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001676:	4b20      	ldr	r3, [pc, #128]	; (80016f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	d001      	beq.n	8001688 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e032      	b.n	80016ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0304 	and.w	r3, r3, #4
 8001690:	2b00      	cmp	r3, #0
 8001692:	d008      	beq.n	80016a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001694:	4b19      	ldr	r3, [pc, #100]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	4916      	ldr	r1, [pc, #88]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0308 	and.w	r3, r3, #8
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d009      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016b2:	4b12      	ldr	r3, [pc, #72]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	00db      	lsls	r3, r3, #3
 80016c0:	490e      	ldr	r1, [pc, #56]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016c6:	f000 f821 	bl	800170c <HAL_RCC_GetSysClockFreq>
 80016ca:	4602      	mov	r2, r0
 80016cc:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_RCC_ClockConfig+0x1bc>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	091b      	lsrs	r3, r3, #4
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	490a      	ldr	r1, [pc, #40]	; (8001700 <HAL_RCC_ClockConfig+0x1c0>)
 80016d8:	5ccb      	ldrb	r3, [r1, r3]
 80016da:	fa22 f303 	lsr.w	r3, r2, r3
 80016de:	4a09      	ldr	r2, [pc, #36]	; (8001704 <HAL_RCC_ClockConfig+0x1c4>)
 80016e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016e2:	4b09      	ldr	r3, [pc, #36]	; (8001708 <HAL_RCC_ClockConfig+0x1c8>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff f9a2 	bl	8000a30 <HAL_InitTick>

  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023c00 	.word	0x40023c00
 80016fc:	40023800 	.word	0x40023800
 8001700:	080027e0 	.word	0x080027e0
 8001704:	20000000 	.word	0x20000000
 8001708:	20000004 	.word	0x20000004

0800170c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800170c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001710:	b094      	sub	sp, #80	; 0x50
 8001712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001714:	2300      	movs	r3, #0
 8001716:	647b      	str	r3, [r7, #68]	; 0x44
 8001718:	2300      	movs	r3, #0
 800171a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800171c:	2300      	movs	r3, #0
 800171e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001720:	2300      	movs	r3, #0
 8001722:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001724:	4b79      	ldr	r3, [pc, #484]	; (800190c <HAL_RCC_GetSysClockFreq+0x200>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f003 030c 	and.w	r3, r3, #12
 800172c:	2b08      	cmp	r3, #8
 800172e:	d00d      	beq.n	800174c <HAL_RCC_GetSysClockFreq+0x40>
 8001730:	2b08      	cmp	r3, #8
 8001732:	f200 80e1 	bhi.w	80018f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001736:	2b00      	cmp	r3, #0
 8001738:	d002      	beq.n	8001740 <HAL_RCC_GetSysClockFreq+0x34>
 800173a:	2b04      	cmp	r3, #4
 800173c:	d003      	beq.n	8001746 <HAL_RCC_GetSysClockFreq+0x3a>
 800173e:	e0db      	b.n	80018f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001740:	4b73      	ldr	r3, [pc, #460]	; (8001910 <HAL_RCC_GetSysClockFreq+0x204>)
 8001742:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001744:	e0db      	b.n	80018fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001746:	4b73      	ldr	r3, [pc, #460]	; (8001914 <HAL_RCC_GetSysClockFreq+0x208>)
 8001748:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800174a:	e0d8      	b.n	80018fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800174c:	4b6f      	ldr	r3, [pc, #444]	; (800190c <HAL_RCC_GetSysClockFreq+0x200>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001754:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001756:	4b6d      	ldr	r3, [pc, #436]	; (800190c <HAL_RCC_GetSysClockFreq+0x200>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d063      	beq.n	800182a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001762:	4b6a      	ldr	r3, [pc, #424]	; (800190c <HAL_RCC_GetSysClockFreq+0x200>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	099b      	lsrs	r3, r3, #6
 8001768:	2200      	movs	r2, #0
 800176a:	63bb      	str	r3, [r7, #56]	; 0x38
 800176c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800176e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001770:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001774:	633b      	str	r3, [r7, #48]	; 0x30
 8001776:	2300      	movs	r3, #0
 8001778:	637b      	str	r3, [r7, #52]	; 0x34
 800177a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800177e:	4622      	mov	r2, r4
 8001780:	462b      	mov	r3, r5
 8001782:	f04f 0000 	mov.w	r0, #0
 8001786:	f04f 0100 	mov.w	r1, #0
 800178a:	0159      	lsls	r1, r3, #5
 800178c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001790:	0150      	lsls	r0, r2, #5
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	4621      	mov	r1, r4
 8001798:	1a51      	subs	r1, r2, r1
 800179a:	6139      	str	r1, [r7, #16]
 800179c:	4629      	mov	r1, r5
 800179e:	eb63 0301 	sbc.w	r3, r3, r1
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80017b0:	4659      	mov	r1, fp
 80017b2:	018b      	lsls	r3, r1, #6
 80017b4:	4651      	mov	r1, sl
 80017b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017ba:	4651      	mov	r1, sl
 80017bc:	018a      	lsls	r2, r1, #6
 80017be:	4651      	mov	r1, sl
 80017c0:	ebb2 0801 	subs.w	r8, r2, r1
 80017c4:	4659      	mov	r1, fp
 80017c6:	eb63 0901 	sbc.w	r9, r3, r1
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017de:	4690      	mov	r8, r2
 80017e0:	4699      	mov	r9, r3
 80017e2:	4623      	mov	r3, r4
 80017e4:	eb18 0303 	adds.w	r3, r8, r3
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	462b      	mov	r3, r5
 80017ec:	eb49 0303 	adc.w	r3, r9, r3
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	f04f 0200 	mov.w	r2, #0
 80017f6:	f04f 0300 	mov.w	r3, #0
 80017fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80017fe:	4629      	mov	r1, r5
 8001800:	024b      	lsls	r3, r1, #9
 8001802:	4621      	mov	r1, r4
 8001804:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001808:	4621      	mov	r1, r4
 800180a:	024a      	lsls	r2, r1, #9
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001812:	2200      	movs	r2, #0
 8001814:	62bb      	str	r3, [r7, #40]	; 0x28
 8001816:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001818:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800181c:	f7fe fd28 	bl	8000270 <__aeabi_uldivmod>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4613      	mov	r3, r2
 8001826:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001828:	e058      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182a:	4b38      	ldr	r3, [pc, #224]	; (800190c <HAL_RCC_GetSysClockFreq+0x200>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	099b      	lsrs	r3, r3, #6
 8001830:	2200      	movs	r2, #0
 8001832:	4618      	mov	r0, r3
 8001834:	4611      	mov	r1, r2
 8001836:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800183a:	623b      	str	r3, [r7, #32]
 800183c:	2300      	movs	r3, #0
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
 8001840:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001844:	4642      	mov	r2, r8
 8001846:	464b      	mov	r3, r9
 8001848:	f04f 0000 	mov.w	r0, #0
 800184c:	f04f 0100 	mov.w	r1, #0
 8001850:	0159      	lsls	r1, r3, #5
 8001852:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001856:	0150      	lsls	r0, r2, #5
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4641      	mov	r1, r8
 800185e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001862:	4649      	mov	r1, r9
 8001864:	eb63 0b01 	sbc.w	fp, r3, r1
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001874:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001878:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800187c:	ebb2 040a 	subs.w	r4, r2, sl
 8001880:	eb63 050b 	sbc.w	r5, r3, fp
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	f04f 0300 	mov.w	r3, #0
 800188c:	00eb      	lsls	r3, r5, #3
 800188e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001892:	00e2      	lsls	r2, r4, #3
 8001894:	4614      	mov	r4, r2
 8001896:	461d      	mov	r5, r3
 8001898:	4643      	mov	r3, r8
 800189a:	18e3      	adds	r3, r4, r3
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	464b      	mov	r3, r9
 80018a0:	eb45 0303 	adc.w	r3, r5, r3
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018b2:	4629      	mov	r1, r5
 80018b4:	028b      	lsls	r3, r1, #10
 80018b6:	4621      	mov	r1, r4
 80018b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018bc:	4621      	mov	r1, r4
 80018be:	028a      	lsls	r2, r1, #10
 80018c0:	4610      	mov	r0, r2
 80018c2:	4619      	mov	r1, r3
 80018c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018c6:	2200      	movs	r2, #0
 80018c8:	61bb      	str	r3, [r7, #24]
 80018ca:	61fa      	str	r2, [r7, #28]
 80018cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018d0:	f7fe fcce 	bl	8000270 <__aeabi_uldivmod>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4613      	mov	r3, r2
 80018da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80018dc:	4b0b      	ldr	r3, [pc, #44]	; (800190c <HAL_RCC_GetSysClockFreq+0x200>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	3301      	adds	r3, #1
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80018ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80018ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018f6:	e002      	b.n	80018fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018f8:	4b05      	ldr	r3, [pc, #20]	; (8001910 <HAL_RCC_GetSysClockFreq+0x204>)
 80018fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001900:	4618      	mov	r0, r3
 8001902:	3750      	adds	r7, #80	; 0x50
 8001904:	46bd      	mov	sp, r7
 8001906:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800190a:	bf00      	nop
 800190c:	40023800 	.word	0x40023800
 8001910:	00f42400 	.word	0x00f42400
 8001914:	007a1200 	.word	0x007a1200

08001918 <__sflush_r>:
 8001918:	898a      	ldrh	r2, [r1, #12]
 800191a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800191e:	4605      	mov	r5, r0
 8001920:	0710      	lsls	r0, r2, #28
 8001922:	460c      	mov	r4, r1
 8001924:	d458      	bmi.n	80019d8 <__sflush_r+0xc0>
 8001926:	684b      	ldr	r3, [r1, #4]
 8001928:	2b00      	cmp	r3, #0
 800192a:	dc05      	bgt.n	8001938 <__sflush_r+0x20>
 800192c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800192e:	2b00      	cmp	r3, #0
 8001930:	dc02      	bgt.n	8001938 <__sflush_r+0x20>
 8001932:	2000      	movs	r0, #0
 8001934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800193a:	2e00      	cmp	r6, #0
 800193c:	d0f9      	beq.n	8001932 <__sflush_r+0x1a>
 800193e:	2300      	movs	r3, #0
 8001940:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001944:	682f      	ldr	r7, [r5, #0]
 8001946:	6a21      	ldr	r1, [r4, #32]
 8001948:	602b      	str	r3, [r5, #0]
 800194a:	d032      	beq.n	80019b2 <__sflush_r+0x9a>
 800194c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800194e:	89a3      	ldrh	r3, [r4, #12]
 8001950:	075a      	lsls	r2, r3, #29
 8001952:	d505      	bpl.n	8001960 <__sflush_r+0x48>
 8001954:	6863      	ldr	r3, [r4, #4]
 8001956:	1ac0      	subs	r0, r0, r3
 8001958:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800195a:	b10b      	cbz	r3, 8001960 <__sflush_r+0x48>
 800195c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800195e:	1ac0      	subs	r0, r0, r3
 8001960:	2300      	movs	r3, #0
 8001962:	4602      	mov	r2, r0
 8001964:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001966:	6a21      	ldr	r1, [r4, #32]
 8001968:	4628      	mov	r0, r5
 800196a:	47b0      	blx	r6
 800196c:	1c43      	adds	r3, r0, #1
 800196e:	89a3      	ldrh	r3, [r4, #12]
 8001970:	d106      	bne.n	8001980 <__sflush_r+0x68>
 8001972:	6829      	ldr	r1, [r5, #0]
 8001974:	291d      	cmp	r1, #29
 8001976:	d82b      	bhi.n	80019d0 <__sflush_r+0xb8>
 8001978:	4a29      	ldr	r2, [pc, #164]	; (8001a20 <__sflush_r+0x108>)
 800197a:	410a      	asrs	r2, r1
 800197c:	07d6      	lsls	r6, r2, #31
 800197e:	d427      	bmi.n	80019d0 <__sflush_r+0xb8>
 8001980:	2200      	movs	r2, #0
 8001982:	6062      	str	r2, [r4, #4]
 8001984:	04d9      	lsls	r1, r3, #19
 8001986:	6922      	ldr	r2, [r4, #16]
 8001988:	6022      	str	r2, [r4, #0]
 800198a:	d504      	bpl.n	8001996 <__sflush_r+0x7e>
 800198c:	1c42      	adds	r2, r0, #1
 800198e:	d101      	bne.n	8001994 <__sflush_r+0x7c>
 8001990:	682b      	ldr	r3, [r5, #0]
 8001992:	b903      	cbnz	r3, 8001996 <__sflush_r+0x7e>
 8001994:	6560      	str	r0, [r4, #84]	; 0x54
 8001996:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001998:	602f      	str	r7, [r5, #0]
 800199a:	2900      	cmp	r1, #0
 800199c:	d0c9      	beq.n	8001932 <__sflush_r+0x1a>
 800199e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80019a2:	4299      	cmp	r1, r3
 80019a4:	d002      	beq.n	80019ac <__sflush_r+0x94>
 80019a6:	4628      	mov	r0, r5
 80019a8:	f000 fa0c 	bl	8001dc4 <_free_r>
 80019ac:	2000      	movs	r0, #0
 80019ae:	6360      	str	r0, [r4, #52]	; 0x34
 80019b0:	e7c0      	b.n	8001934 <__sflush_r+0x1c>
 80019b2:	2301      	movs	r3, #1
 80019b4:	4628      	mov	r0, r5
 80019b6:	47b0      	blx	r6
 80019b8:	1c41      	adds	r1, r0, #1
 80019ba:	d1c8      	bne.n	800194e <__sflush_r+0x36>
 80019bc:	682b      	ldr	r3, [r5, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d0c5      	beq.n	800194e <__sflush_r+0x36>
 80019c2:	2b1d      	cmp	r3, #29
 80019c4:	d001      	beq.n	80019ca <__sflush_r+0xb2>
 80019c6:	2b16      	cmp	r3, #22
 80019c8:	d101      	bne.n	80019ce <__sflush_r+0xb6>
 80019ca:	602f      	str	r7, [r5, #0]
 80019cc:	e7b1      	b.n	8001932 <__sflush_r+0x1a>
 80019ce:	89a3      	ldrh	r3, [r4, #12]
 80019d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019d4:	81a3      	strh	r3, [r4, #12]
 80019d6:	e7ad      	b.n	8001934 <__sflush_r+0x1c>
 80019d8:	690f      	ldr	r7, [r1, #16]
 80019da:	2f00      	cmp	r7, #0
 80019dc:	d0a9      	beq.n	8001932 <__sflush_r+0x1a>
 80019de:	0793      	lsls	r3, r2, #30
 80019e0:	680e      	ldr	r6, [r1, #0]
 80019e2:	bf08      	it	eq
 80019e4:	694b      	ldreq	r3, [r1, #20]
 80019e6:	600f      	str	r7, [r1, #0]
 80019e8:	bf18      	it	ne
 80019ea:	2300      	movne	r3, #0
 80019ec:	eba6 0807 	sub.w	r8, r6, r7
 80019f0:	608b      	str	r3, [r1, #8]
 80019f2:	f1b8 0f00 	cmp.w	r8, #0
 80019f6:	dd9c      	ble.n	8001932 <__sflush_r+0x1a>
 80019f8:	6a21      	ldr	r1, [r4, #32]
 80019fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80019fc:	4643      	mov	r3, r8
 80019fe:	463a      	mov	r2, r7
 8001a00:	4628      	mov	r0, r5
 8001a02:	47b0      	blx	r6
 8001a04:	2800      	cmp	r0, #0
 8001a06:	dc06      	bgt.n	8001a16 <__sflush_r+0xfe>
 8001a08:	89a3      	ldrh	r3, [r4, #12]
 8001a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a0e:	81a3      	strh	r3, [r4, #12]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	e78e      	b.n	8001934 <__sflush_r+0x1c>
 8001a16:	4407      	add	r7, r0
 8001a18:	eba8 0800 	sub.w	r8, r8, r0
 8001a1c:	e7e9      	b.n	80019f2 <__sflush_r+0xda>
 8001a1e:	bf00      	nop
 8001a20:	dfbffffe 	.word	0xdfbffffe

08001a24 <_fflush_r>:
 8001a24:	b538      	push	{r3, r4, r5, lr}
 8001a26:	690b      	ldr	r3, [r1, #16]
 8001a28:	4605      	mov	r5, r0
 8001a2a:	460c      	mov	r4, r1
 8001a2c:	b913      	cbnz	r3, 8001a34 <_fflush_r+0x10>
 8001a2e:	2500      	movs	r5, #0
 8001a30:	4628      	mov	r0, r5
 8001a32:	bd38      	pop	{r3, r4, r5, pc}
 8001a34:	b118      	cbz	r0, 8001a3e <_fflush_r+0x1a>
 8001a36:	6a03      	ldr	r3, [r0, #32]
 8001a38:	b90b      	cbnz	r3, 8001a3e <_fflush_r+0x1a>
 8001a3a:	f000 f8bb 	bl	8001bb4 <__sinit>
 8001a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f3      	beq.n	8001a2e <_fflush_r+0xa>
 8001a46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001a48:	07d0      	lsls	r0, r2, #31
 8001a4a:	d404      	bmi.n	8001a56 <_fflush_r+0x32>
 8001a4c:	0599      	lsls	r1, r3, #22
 8001a4e:	d402      	bmi.n	8001a56 <_fflush_r+0x32>
 8001a50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a52:	f000 f9b4 	bl	8001dbe <__retarget_lock_acquire_recursive>
 8001a56:	4628      	mov	r0, r5
 8001a58:	4621      	mov	r1, r4
 8001a5a:	f7ff ff5d 	bl	8001918 <__sflush_r>
 8001a5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001a60:	07da      	lsls	r2, r3, #31
 8001a62:	4605      	mov	r5, r0
 8001a64:	d4e4      	bmi.n	8001a30 <_fflush_r+0xc>
 8001a66:	89a3      	ldrh	r3, [r4, #12]
 8001a68:	059b      	lsls	r3, r3, #22
 8001a6a:	d4e1      	bmi.n	8001a30 <_fflush_r+0xc>
 8001a6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a6e:	f000 f9a7 	bl	8001dc0 <__retarget_lock_release_recursive>
 8001a72:	e7dd      	b.n	8001a30 <_fflush_r+0xc>

08001a74 <fflush>:
 8001a74:	4601      	mov	r1, r0
 8001a76:	b920      	cbnz	r0, 8001a82 <fflush+0xe>
 8001a78:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <fflush+0x18>)
 8001a7a:	4905      	ldr	r1, [pc, #20]	; (8001a90 <fflush+0x1c>)
 8001a7c:	4805      	ldr	r0, [pc, #20]	; (8001a94 <fflush+0x20>)
 8001a7e:	f000 b8b1 	b.w	8001be4 <_fwalk_sglue>
 8001a82:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <fflush+0x24>)
 8001a84:	6818      	ldr	r0, [r3, #0]
 8001a86:	f7ff bfcd 	b.w	8001a24 <_fflush_r>
 8001a8a:	bf00      	nop
 8001a8c:	2000000c 	.word	0x2000000c
 8001a90:	08001a25 	.word	0x08001a25
 8001a94:	20000018 	.word	0x20000018
 8001a98:	20000064 	.word	0x20000064

08001a9c <std>:
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	b510      	push	{r4, lr}
 8001aa0:	4604      	mov	r4, r0
 8001aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8001aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001aaa:	6083      	str	r3, [r0, #8]
 8001aac:	8181      	strh	r1, [r0, #12]
 8001aae:	6643      	str	r3, [r0, #100]	; 0x64
 8001ab0:	81c2      	strh	r2, [r0, #14]
 8001ab2:	6183      	str	r3, [r0, #24]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	2208      	movs	r2, #8
 8001ab8:	305c      	adds	r0, #92	; 0x5c
 8001aba:	f000 f906 	bl	8001cca <memset>
 8001abe:	4b0d      	ldr	r3, [pc, #52]	; (8001af4 <std+0x58>)
 8001ac0:	6263      	str	r3, [r4, #36]	; 0x24
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	; (8001af8 <std+0x5c>)
 8001ac4:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ac6:	4b0d      	ldr	r3, [pc, #52]	; (8001afc <std+0x60>)
 8001ac8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001aca:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <std+0x64>)
 8001acc:	6323      	str	r3, [r4, #48]	; 0x30
 8001ace:	4b0d      	ldr	r3, [pc, #52]	; (8001b04 <std+0x68>)
 8001ad0:	6224      	str	r4, [r4, #32]
 8001ad2:	429c      	cmp	r4, r3
 8001ad4:	d006      	beq.n	8001ae4 <std+0x48>
 8001ad6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001ada:	4294      	cmp	r4, r2
 8001adc:	d002      	beq.n	8001ae4 <std+0x48>
 8001ade:	33d0      	adds	r3, #208	; 0xd0
 8001ae0:	429c      	cmp	r4, r3
 8001ae2:	d105      	bne.n	8001af0 <std+0x54>
 8001ae4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001aec:	f000 b966 	b.w	8001dbc <__retarget_lock_init_recursive>
 8001af0:	bd10      	pop	{r4, pc}
 8001af2:	bf00      	nop
 8001af4:	08001c45 	.word	0x08001c45
 8001af8:	08001c67 	.word	0x08001c67
 8001afc:	08001c9f 	.word	0x08001c9f
 8001b00:	08001cc3 	.word	0x08001cc3
 8001b04:	20000090 	.word	0x20000090

08001b08 <stdio_exit_handler>:
 8001b08:	4a02      	ldr	r2, [pc, #8]	; (8001b14 <stdio_exit_handler+0xc>)
 8001b0a:	4903      	ldr	r1, [pc, #12]	; (8001b18 <stdio_exit_handler+0x10>)
 8001b0c:	4803      	ldr	r0, [pc, #12]	; (8001b1c <stdio_exit_handler+0x14>)
 8001b0e:	f000 b869 	b.w	8001be4 <_fwalk_sglue>
 8001b12:	bf00      	nop
 8001b14:	2000000c 	.word	0x2000000c
 8001b18:	08001a25 	.word	0x08001a25
 8001b1c:	20000018 	.word	0x20000018

08001b20 <cleanup_stdio>:
 8001b20:	6841      	ldr	r1, [r0, #4]
 8001b22:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <cleanup_stdio+0x34>)
 8001b24:	4299      	cmp	r1, r3
 8001b26:	b510      	push	{r4, lr}
 8001b28:	4604      	mov	r4, r0
 8001b2a:	d001      	beq.n	8001b30 <cleanup_stdio+0x10>
 8001b2c:	f7ff ff7a 	bl	8001a24 <_fflush_r>
 8001b30:	68a1      	ldr	r1, [r4, #8]
 8001b32:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <cleanup_stdio+0x38>)
 8001b34:	4299      	cmp	r1, r3
 8001b36:	d002      	beq.n	8001b3e <cleanup_stdio+0x1e>
 8001b38:	4620      	mov	r0, r4
 8001b3a:	f7ff ff73 	bl	8001a24 <_fflush_r>
 8001b3e:	68e1      	ldr	r1, [r4, #12]
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <cleanup_stdio+0x3c>)
 8001b42:	4299      	cmp	r1, r3
 8001b44:	d004      	beq.n	8001b50 <cleanup_stdio+0x30>
 8001b46:	4620      	mov	r0, r4
 8001b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b4c:	f7ff bf6a 	b.w	8001a24 <_fflush_r>
 8001b50:	bd10      	pop	{r4, pc}
 8001b52:	bf00      	nop
 8001b54:	20000090 	.word	0x20000090
 8001b58:	200000f8 	.word	0x200000f8
 8001b5c:	20000160 	.word	0x20000160

08001b60 <global_stdio_init.part.0>:
 8001b60:	b510      	push	{r4, lr}
 8001b62:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <global_stdio_init.part.0+0x30>)
 8001b64:	4c0b      	ldr	r4, [pc, #44]	; (8001b94 <global_stdio_init.part.0+0x34>)
 8001b66:	4a0c      	ldr	r2, [pc, #48]	; (8001b98 <global_stdio_init.part.0+0x38>)
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2104      	movs	r1, #4
 8001b70:	f7ff ff94 	bl	8001a9c <std>
 8001b74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001b78:	2201      	movs	r2, #1
 8001b7a:	2109      	movs	r1, #9
 8001b7c:	f7ff ff8e 	bl	8001a9c <std>
 8001b80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001b84:	2202      	movs	r2, #2
 8001b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b8a:	2112      	movs	r1, #18
 8001b8c:	f7ff bf86 	b.w	8001a9c <std>
 8001b90:	200001c8 	.word	0x200001c8
 8001b94:	20000090 	.word	0x20000090
 8001b98:	08001b09 	.word	0x08001b09

08001b9c <__sfp_lock_acquire>:
 8001b9c:	4801      	ldr	r0, [pc, #4]	; (8001ba4 <__sfp_lock_acquire+0x8>)
 8001b9e:	f000 b90e 	b.w	8001dbe <__retarget_lock_acquire_recursive>
 8001ba2:	bf00      	nop
 8001ba4:	200001d1 	.word	0x200001d1

08001ba8 <__sfp_lock_release>:
 8001ba8:	4801      	ldr	r0, [pc, #4]	; (8001bb0 <__sfp_lock_release+0x8>)
 8001baa:	f000 b909 	b.w	8001dc0 <__retarget_lock_release_recursive>
 8001bae:	bf00      	nop
 8001bb0:	200001d1 	.word	0x200001d1

08001bb4 <__sinit>:
 8001bb4:	b510      	push	{r4, lr}
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	f7ff fff0 	bl	8001b9c <__sfp_lock_acquire>
 8001bbc:	6a23      	ldr	r3, [r4, #32]
 8001bbe:	b11b      	cbz	r3, 8001bc8 <__sinit+0x14>
 8001bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001bc4:	f7ff bff0 	b.w	8001ba8 <__sfp_lock_release>
 8001bc8:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <__sinit+0x28>)
 8001bca:	6223      	str	r3, [r4, #32]
 8001bcc:	4b04      	ldr	r3, [pc, #16]	; (8001be0 <__sinit+0x2c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d1f5      	bne.n	8001bc0 <__sinit+0xc>
 8001bd4:	f7ff ffc4 	bl	8001b60 <global_stdio_init.part.0>
 8001bd8:	e7f2      	b.n	8001bc0 <__sinit+0xc>
 8001bda:	bf00      	nop
 8001bdc:	08001b21 	.word	0x08001b21
 8001be0:	200001c8 	.word	0x200001c8

08001be4 <_fwalk_sglue>:
 8001be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001be8:	4607      	mov	r7, r0
 8001bea:	4688      	mov	r8, r1
 8001bec:	4614      	mov	r4, r2
 8001bee:	2600      	movs	r6, #0
 8001bf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001bf4:	f1b9 0901 	subs.w	r9, r9, #1
 8001bf8:	d505      	bpl.n	8001c06 <_fwalk_sglue+0x22>
 8001bfa:	6824      	ldr	r4, [r4, #0]
 8001bfc:	2c00      	cmp	r4, #0
 8001bfe:	d1f7      	bne.n	8001bf0 <_fwalk_sglue+0xc>
 8001c00:	4630      	mov	r0, r6
 8001c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c06:	89ab      	ldrh	r3, [r5, #12]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d907      	bls.n	8001c1c <_fwalk_sglue+0x38>
 8001c0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001c10:	3301      	adds	r3, #1
 8001c12:	d003      	beq.n	8001c1c <_fwalk_sglue+0x38>
 8001c14:	4629      	mov	r1, r5
 8001c16:	4638      	mov	r0, r7
 8001c18:	47c0      	blx	r8
 8001c1a:	4306      	orrs	r6, r0
 8001c1c:	3568      	adds	r5, #104	; 0x68
 8001c1e:	e7e9      	b.n	8001bf4 <_fwalk_sglue+0x10>

08001c20 <iprintf>:
 8001c20:	b40f      	push	{r0, r1, r2, r3}
 8001c22:	b507      	push	{r0, r1, r2, lr}
 8001c24:	4906      	ldr	r1, [pc, #24]	; (8001c40 <iprintf+0x20>)
 8001c26:	ab04      	add	r3, sp, #16
 8001c28:	6808      	ldr	r0, [r1, #0]
 8001c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c2e:	6881      	ldr	r1, [r0, #8]
 8001c30:	9301      	str	r3, [sp, #4]
 8001c32:	f000 f9e9 	bl	8002008 <_vfiprintf_r>
 8001c36:	b003      	add	sp, #12
 8001c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c3c:	b004      	add	sp, #16
 8001c3e:	4770      	bx	lr
 8001c40:	20000064 	.word	0x20000064

08001c44 <__sread>:
 8001c44:	b510      	push	{r4, lr}
 8001c46:	460c      	mov	r4, r1
 8001c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c4c:	f000 f868 	bl	8001d20 <_read_r>
 8001c50:	2800      	cmp	r0, #0
 8001c52:	bfab      	itete	ge
 8001c54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001c56:	89a3      	ldrhlt	r3, [r4, #12]
 8001c58:	181b      	addge	r3, r3, r0
 8001c5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001c5e:	bfac      	ite	ge
 8001c60:	6563      	strge	r3, [r4, #84]	; 0x54
 8001c62:	81a3      	strhlt	r3, [r4, #12]
 8001c64:	bd10      	pop	{r4, pc}

08001c66 <__swrite>:
 8001c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c6a:	461f      	mov	r7, r3
 8001c6c:	898b      	ldrh	r3, [r1, #12]
 8001c6e:	05db      	lsls	r3, r3, #23
 8001c70:	4605      	mov	r5, r0
 8001c72:	460c      	mov	r4, r1
 8001c74:	4616      	mov	r6, r2
 8001c76:	d505      	bpl.n	8001c84 <__swrite+0x1e>
 8001c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f000 f83c 	bl	8001cfc <_lseek_r>
 8001c84:	89a3      	ldrh	r3, [r4, #12]
 8001c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001c8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c8e:	81a3      	strh	r3, [r4, #12]
 8001c90:	4632      	mov	r2, r6
 8001c92:	463b      	mov	r3, r7
 8001c94:	4628      	mov	r0, r5
 8001c96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c9a:	f000 b853 	b.w	8001d44 <_write_r>

08001c9e <__sseek>:
 8001c9e:	b510      	push	{r4, lr}
 8001ca0:	460c      	mov	r4, r1
 8001ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ca6:	f000 f829 	bl	8001cfc <_lseek_r>
 8001caa:	1c43      	adds	r3, r0, #1
 8001cac:	89a3      	ldrh	r3, [r4, #12]
 8001cae:	bf15      	itete	ne
 8001cb0:	6560      	strne	r0, [r4, #84]	; 0x54
 8001cb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001cb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001cba:	81a3      	strheq	r3, [r4, #12]
 8001cbc:	bf18      	it	ne
 8001cbe:	81a3      	strhne	r3, [r4, #12]
 8001cc0:	bd10      	pop	{r4, pc}

08001cc2 <__sclose>:
 8001cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cc6:	f000 b809 	b.w	8001cdc <_close_r>

08001cca <memset>:
 8001cca:	4402      	add	r2, r0
 8001ccc:	4603      	mov	r3, r0
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d100      	bne.n	8001cd4 <memset+0xa>
 8001cd2:	4770      	bx	lr
 8001cd4:	f803 1b01 	strb.w	r1, [r3], #1
 8001cd8:	e7f9      	b.n	8001cce <memset+0x4>
	...

08001cdc <_close_r>:
 8001cdc:	b538      	push	{r3, r4, r5, lr}
 8001cde:	4d06      	ldr	r5, [pc, #24]	; (8001cf8 <_close_r+0x1c>)
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	4604      	mov	r4, r0
 8001ce4:	4608      	mov	r0, r1
 8001ce6:	602b      	str	r3, [r5, #0]
 8001ce8:	f7fe fdd9 	bl	800089e <_close>
 8001cec:	1c43      	adds	r3, r0, #1
 8001cee:	d102      	bne.n	8001cf6 <_close_r+0x1a>
 8001cf0:	682b      	ldr	r3, [r5, #0]
 8001cf2:	b103      	cbz	r3, 8001cf6 <_close_r+0x1a>
 8001cf4:	6023      	str	r3, [r4, #0]
 8001cf6:	bd38      	pop	{r3, r4, r5, pc}
 8001cf8:	200001cc 	.word	0x200001cc

08001cfc <_lseek_r>:
 8001cfc:	b538      	push	{r3, r4, r5, lr}
 8001cfe:	4d07      	ldr	r5, [pc, #28]	; (8001d1c <_lseek_r+0x20>)
 8001d00:	4604      	mov	r4, r0
 8001d02:	4608      	mov	r0, r1
 8001d04:	4611      	mov	r1, r2
 8001d06:	2200      	movs	r2, #0
 8001d08:	602a      	str	r2, [r5, #0]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	f7fe fdee 	bl	80008ec <_lseek>
 8001d10:	1c43      	adds	r3, r0, #1
 8001d12:	d102      	bne.n	8001d1a <_lseek_r+0x1e>
 8001d14:	682b      	ldr	r3, [r5, #0]
 8001d16:	b103      	cbz	r3, 8001d1a <_lseek_r+0x1e>
 8001d18:	6023      	str	r3, [r4, #0]
 8001d1a:	bd38      	pop	{r3, r4, r5, pc}
 8001d1c:	200001cc 	.word	0x200001cc

08001d20 <_read_r>:
 8001d20:	b538      	push	{r3, r4, r5, lr}
 8001d22:	4d07      	ldr	r5, [pc, #28]	; (8001d40 <_read_r+0x20>)
 8001d24:	4604      	mov	r4, r0
 8001d26:	4608      	mov	r0, r1
 8001d28:	4611      	mov	r1, r2
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	602a      	str	r2, [r5, #0]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	f7fe fd7c 	bl	800082c <_read>
 8001d34:	1c43      	adds	r3, r0, #1
 8001d36:	d102      	bne.n	8001d3e <_read_r+0x1e>
 8001d38:	682b      	ldr	r3, [r5, #0]
 8001d3a:	b103      	cbz	r3, 8001d3e <_read_r+0x1e>
 8001d3c:	6023      	str	r3, [r4, #0]
 8001d3e:	bd38      	pop	{r3, r4, r5, pc}
 8001d40:	200001cc 	.word	0x200001cc

08001d44 <_write_r>:
 8001d44:	b538      	push	{r3, r4, r5, lr}
 8001d46:	4d07      	ldr	r5, [pc, #28]	; (8001d64 <_write_r+0x20>)
 8001d48:	4604      	mov	r4, r0
 8001d4a:	4608      	mov	r0, r1
 8001d4c:	4611      	mov	r1, r2
 8001d4e:	2200      	movs	r2, #0
 8001d50:	602a      	str	r2, [r5, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	f7fe fd87 	bl	8000866 <_write>
 8001d58:	1c43      	adds	r3, r0, #1
 8001d5a:	d102      	bne.n	8001d62 <_write_r+0x1e>
 8001d5c:	682b      	ldr	r3, [r5, #0]
 8001d5e:	b103      	cbz	r3, 8001d62 <_write_r+0x1e>
 8001d60:	6023      	str	r3, [r4, #0]
 8001d62:	bd38      	pop	{r3, r4, r5, pc}
 8001d64:	200001cc 	.word	0x200001cc

08001d68 <__errno>:
 8001d68:	4b01      	ldr	r3, [pc, #4]	; (8001d70 <__errno+0x8>)
 8001d6a:	6818      	ldr	r0, [r3, #0]
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	20000064 	.word	0x20000064

08001d74 <__libc_init_array>:
 8001d74:	b570      	push	{r4, r5, r6, lr}
 8001d76:	4d0d      	ldr	r5, [pc, #52]	; (8001dac <__libc_init_array+0x38>)
 8001d78:	4c0d      	ldr	r4, [pc, #52]	; (8001db0 <__libc_init_array+0x3c>)
 8001d7a:	1b64      	subs	r4, r4, r5
 8001d7c:	10a4      	asrs	r4, r4, #2
 8001d7e:	2600      	movs	r6, #0
 8001d80:	42a6      	cmp	r6, r4
 8001d82:	d109      	bne.n	8001d98 <__libc_init_array+0x24>
 8001d84:	4d0b      	ldr	r5, [pc, #44]	; (8001db4 <__libc_init_array+0x40>)
 8001d86:	4c0c      	ldr	r4, [pc, #48]	; (8001db8 <__libc_init_array+0x44>)
 8001d88:	f000 fd12 	bl	80027b0 <_init>
 8001d8c:	1b64      	subs	r4, r4, r5
 8001d8e:	10a4      	asrs	r4, r4, #2
 8001d90:	2600      	movs	r6, #0
 8001d92:	42a6      	cmp	r6, r4
 8001d94:	d105      	bne.n	8001da2 <__libc_init_array+0x2e>
 8001d96:	bd70      	pop	{r4, r5, r6, pc}
 8001d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d9c:	4798      	blx	r3
 8001d9e:	3601      	adds	r6, #1
 8001da0:	e7ee      	b.n	8001d80 <__libc_init_array+0xc>
 8001da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001da6:	4798      	blx	r3
 8001da8:	3601      	adds	r6, #1
 8001daa:	e7f2      	b.n	8001d92 <__libc_init_array+0x1e>
 8001dac:	0800282c 	.word	0x0800282c
 8001db0:	0800282c 	.word	0x0800282c
 8001db4:	0800282c 	.word	0x0800282c
 8001db8:	08002830 	.word	0x08002830

08001dbc <__retarget_lock_init_recursive>:
 8001dbc:	4770      	bx	lr

08001dbe <__retarget_lock_acquire_recursive>:
 8001dbe:	4770      	bx	lr

08001dc0 <__retarget_lock_release_recursive>:
 8001dc0:	4770      	bx	lr
	...

08001dc4 <_free_r>:
 8001dc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001dc6:	2900      	cmp	r1, #0
 8001dc8:	d044      	beq.n	8001e54 <_free_r+0x90>
 8001dca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001dce:	9001      	str	r0, [sp, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f1a1 0404 	sub.w	r4, r1, #4
 8001dd6:	bfb8      	it	lt
 8001dd8:	18e4      	addlt	r4, r4, r3
 8001dda:	f000 f8df 	bl	8001f9c <__malloc_lock>
 8001dde:	4a1e      	ldr	r2, [pc, #120]	; (8001e58 <_free_r+0x94>)
 8001de0:	9801      	ldr	r0, [sp, #4]
 8001de2:	6813      	ldr	r3, [r2, #0]
 8001de4:	b933      	cbnz	r3, 8001df4 <_free_r+0x30>
 8001de6:	6063      	str	r3, [r4, #4]
 8001de8:	6014      	str	r4, [r2, #0]
 8001dea:	b003      	add	sp, #12
 8001dec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001df0:	f000 b8da 	b.w	8001fa8 <__malloc_unlock>
 8001df4:	42a3      	cmp	r3, r4
 8001df6:	d908      	bls.n	8001e0a <_free_r+0x46>
 8001df8:	6825      	ldr	r5, [r4, #0]
 8001dfa:	1961      	adds	r1, r4, r5
 8001dfc:	428b      	cmp	r3, r1
 8001dfe:	bf01      	itttt	eq
 8001e00:	6819      	ldreq	r1, [r3, #0]
 8001e02:	685b      	ldreq	r3, [r3, #4]
 8001e04:	1949      	addeq	r1, r1, r5
 8001e06:	6021      	streq	r1, [r4, #0]
 8001e08:	e7ed      	b.n	8001de6 <_free_r+0x22>
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	b10b      	cbz	r3, 8001e14 <_free_r+0x50>
 8001e10:	42a3      	cmp	r3, r4
 8001e12:	d9fa      	bls.n	8001e0a <_free_r+0x46>
 8001e14:	6811      	ldr	r1, [r2, #0]
 8001e16:	1855      	adds	r5, r2, r1
 8001e18:	42a5      	cmp	r5, r4
 8001e1a:	d10b      	bne.n	8001e34 <_free_r+0x70>
 8001e1c:	6824      	ldr	r4, [r4, #0]
 8001e1e:	4421      	add	r1, r4
 8001e20:	1854      	adds	r4, r2, r1
 8001e22:	42a3      	cmp	r3, r4
 8001e24:	6011      	str	r1, [r2, #0]
 8001e26:	d1e0      	bne.n	8001dea <_free_r+0x26>
 8001e28:	681c      	ldr	r4, [r3, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	6053      	str	r3, [r2, #4]
 8001e2e:	440c      	add	r4, r1
 8001e30:	6014      	str	r4, [r2, #0]
 8001e32:	e7da      	b.n	8001dea <_free_r+0x26>
 8001e34:	d902      	bls.n	8001e3c <_free_r+0x78>
 8001e36:	230c      	movs	r3, #12
 8001e38:	6003      	str	r3, [r0, #0]
 8001e3a:	e7d6      	b.n	8001dea <_free_r+0x26>
 8001e3c:	6825      	ldr	r5, [r4, #0]
 8001e3e:	1961      	adds	r1, r4, r5
 8001e40:	428b      	cmp	r3, r1
 8001e42:	bf04      	itt	eq
 8001e44:	6819      	ldreq	r1, [r3, #0]
 8001e46:	685b      	ldreq	r3, [r3, #4]
 8001e48:	6063      	str	r3, [r4, #4]
 8001e4a:	bf04      	itt	eq
 8001e4c:	1949      	addeq	r1, r1, r5
 8001e4e:	6021      	streq	r1, [r4, #0]
 8001e50:	6054      	str	r4, [r2, #4]
 8001e52:	e7ca      	b.n	8001dea <_free_r+0x26>
 8001e54:	b003      	add	sp, #12
 8001e56:	bd30      	pop	{r4, r5, pc}
 8001e58:	200001d4 	.word	0x200001d4

08001e5c <sbrk_aligned>:
 8001e5c:	b570      	push	{r4, r5, r6, lr}
 8001e5e:	4e0e      	ldr	r6, [pc, #56]	; (8001e98 <sbrk_aligned+0x3c>)
 8001e60:	460c      	mov	r4, r1
 8001e62:	6831      	ldr	r1, [r6, #0]
 8001e64:	4605      	mov	r5, r0
 8001e66:	b911      	cbnz	r1, 8001e6e <sbrk_aligned+0x12>
 8001e68:	f000 fc0e 	bl	8002688 <_sbrk_r>
 8001e6c:	6030      	str	r0, [r6, #0]
 8001e6e:	4621      	mov	r1, r4
 8001e70:	4628      	mov	r0, r5
 8001e72:	f000 fc09 	bl	8002688 <_sbrk_r>
 8001e76:	1c43      	adds	r3, r0, #1
 8001e78:	d00a      	beq.n	8001e90 <sbrk_aligned+0x34>
 8001e7a:	1cc4      	adds	r4, r0, #3
 8001e7c:	f024 0403 	bic.w	r4, r4, #3
 8001e80:	42a0      	cmp	r0, r4
 8001e82:	d007      	beq.n	8001e94 <sbrk_aligned+0x38>
 8001e84:	1a21      	subs	r1, r4, r0
 8001e86:	4628      	mov	r0, r5
 8001e88:	f000 fbfe 	bl	8002688 <_sbrk_r>
 8001e8c:	3001      	adds	r0, #1
 8001e8e:	d101      	bne.n	8001e94 <sbrk_aligned+0x38>
 8001e90:	f04f 34ff 	mov.w	r4, #4294967295
 8001e94:	4620      	mov	r0, r4
 8001e96:	bd70      	pop	{r4, r5, r6, pc}
 8001e98:	200001d8 	.word	0x200001d8

08001e9c <_malloc_r>:
 8001e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ea0:	1ccd      	adds	r5, r1, #3
 8001ea2:	f025 0503 	bic.w	r5, r5, #3
 8001ea6:	3508      	adds	r5, #8
 8001ea8:	2d0c      	cmp	r5, #12
 8001eaa:	bf38      	it	cc
 8001eac:	250c      	movcc	r5, #12
 8001eae:	2d00      	cmp	r5, #0
 8001eb0:	4607      	mov	r7, r0
 8001eb2:	db01      	blt.n	8001eb8 <_malloc_r+0x1c>
 8001eb4:	42a9      	cmp	r1, r5
 8001eb6:	d905      	bls.n	8001ec4 <_malloc_r+0x28>
 8001eb8:	230c      	movs	r3, #12
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	2600      	movs	r6, #0
 8001ebe:	4630      	mov	r0, r6
 8001ec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ec4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001f98 <_malloc_r+0xfc>
 8001ec8:	f000 f868 	bl	8001f9c <__malloc_lock>
 8001ecc:	f8d8 3000 	ldr.w	r3, [r8]
 8001ed0:	461c      	mov	r4, r3
 8001ed2:	bb5c      	cbnz	r4, 8001f2c <_malloc_r+0x90>
 8001ed4:	4629      	mov	r1, r5
 8001ed6:	4638      	mov	r0, r7
 8001ed8:	f7ff ffc0 	bl	8001e5c <sbrk_aligned>
 8001edc:	1c43      	adds	r3, r0, #1
 8001ede:	4604      	mov	r4, r0
 8001ee0:	d155      	bne.n	8001f8e <_malloc_r+0xf2>
 8001ee2:	f8d8 4000 	ldr.w	r4, [r8]
 8001ee6:	4626      	mov	r6, r4
 8001ee8:	2e00      	cmp	r6, #0
 8001eea:	d145      	bne.n	8001f78 <_malloc_r+0xdc>
 8001eec:	2c00      	cmp	r4, #0
 8001eee:	d048      	beq.n	8001f82 <_malloc_r+0xe6>
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	4631      	mov	r1, r6
 8001ef4:	4638      	mov	r0, r7
 8001ef6:	eb04 0903 	add.w	r9, r4, r3
 8001efa:	f000 fbc5 	bl	8002688 <_sbrk_r>
 8001efe:	4581      	cmp	r9, r0
 8001f00:	d13f      	bne.n	8001f82 <_malloc_r+0xe6>
 8001f02:	6821      	ldr	r1, [r4, #0]
 8001f04:	1a6d      	subs	r5, r5, r1
 8001f06:	4629      	mov	r1, r5
 8001f08:	4638      	mov	r0, r7
 8001f0a:	f7ff ffa7 	bl	8001e5c <sbrk_aligned>
 8001f0e:	3001      	adds	r0, #1
 8001f10:	d037      	beq.n	8001f82 <_malloc_r+0xe6>
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	442b      	add	r3, r5
 8001f16:	6023      	str	r3, [r4, #0]
 8001f18:	f8d8 3000 	ldr.w	r3, [r8]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d038      	beq.n	8001f92 <_malloc_r+0xf6>
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	42a2      	cmp	r2, r4
 8001f24:	d12b      	bne.n	8001f7e <_malloc_r+0xe2>
 8001f26:	2200      	movs	r2, #0
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	e00f      	b.n	8001f4c <_malloc_r+0xb0>
 8001f2c:	6822      	ldr	r2, [r4, #0]
 8001f2e:	1b52      	subs	r2, r2, r5
 8001f30:	d41f      	bmi.n	8001f72 <_malloc_r+0xd6>
 8001f32:	2a0b      	cmp	r2, #11
 8001f34:	d917      	bls.n	8001f66 <_malloc_r+0xca>
 8001f36:	1961      	adds	r1, r4, r5
 8001f38:	42a3      	cmp	r3, r4
 8001f3a:	6025      	str	r5, [r4, #0]
 8001f3c:	bf18      	it	ne
 8001f3e:	6059      	strne	r1, [r3, #4]
 8001f40:	6863      	ldr	r3, [r4, #4]
 8001f42:	bf08      	it	eq
 8001f44:	f8c8 1000 	streq.w	r1, [r8]
 8001f48:	5162      	str	r2, [r4, r5]
 8001f4a:	604b      	str	r3, [r1, #4]
 8001f4c:	4638      	mov	r0, r7
 8001f4e:	f104 060b 	add.w	r6, r4, #11
 8001f52:	f000 f829 	bl	8001fa8 <__malloc_unlock>
 8001f56:	f026 0607 	bic.w	r6, r6, #7
 8001f5a:	1d23      	adds	r3, r4, #4
 8001f5c:	1af2      	subs	r2, r6, r3
 8001f5e:	d0ae      	beq.n	8001ebe <_malloc_r+0x22>
 8001f60:	1b9b      	subs	r3, r3, r6
 8001f62:	50a3      	str	r3, [r4, r2]
 8001f64:	e7ab      	b.n	8001ebe <_malloc_r+0x22>
 8001f66:	42a3      	cmp	r3, r4
 8001f68:	6862      	ldr	r2, [r4, #4]
 8001f6a:	d1dd      	bne.n	8001f28 <_malloc_r+0x8c>
 8001f6c:	f8c8 2000 	str.w	r2, [r8]
 8001f70:	e7ec      	b.n	8001f4c <_malloc_r+0xb0>
 8001f72:	4623      	mov	r3, r4
 8001f74:	6864      	ldr	r4, [r4, #4]
 8001f76:	e7ac      	b.n	8001ed2 <_malloc_r+0x36>
 8001f78:	4634      	mov	r4, r6
 8001f7a:	6876      	ldr	r6, [r6, #4]
 8001f7c:	e7b4      	b.n	8001ee8 <_malloc_r+0x4c>
 8001f7e:	4613      	mov	r3, r2
 8001f80:	e7cc      	b.n	8001f1c <_malloc_r+0x80>
 8001f82:	230c      	movs	r3, #12
 8001f84:	603b      	str	r3, [r7, #0]
 8001f86:	4638      	mov	r0, r7
 8001f88:	f000 f80e 	bl	8001fa8 <__malloc_unlock>
 8001f8c:	e797      	b.n	8001ebe <_malloc_r+0x22>
 8001f8e:	6025      	str	r5, [r4, #0]
 8001f90:	e7dc      	b.n	8001f4c <_malloc_r+0xb0>
 8001f92:	605b      	str	r3, [r3, #4]
 8001f94:	deff      	udf	#255	; 0xff
 8001f96:	bf00      	nop
 8001f98:	200001d4 	.word	0x200001d4

08001f9c <__malloc_lock>:
 8001f9c:	4801      	ldr	r0, [pc, #4]	; (8001fa4 <__malloc_lock+0x8>)
 8001f9e:	f7ff bf0e 	b.w	8001dbe <__retarget_lock_acquire_recursive>
 8001fa2:	bf00      	nop
 8001fa4:	200001d0 	.word	0x200001d0

08001fa8 <__malloc_unlock>:
 8001fa8:	4801      	ldr	r0, [pc, #4]	; (8001fb0 <__malloc_unlock+0x8>)
 8001faa:	f7ff bf09 	b.w	8001dc0 <__retarget_lock_release_recursive>
 8001fae:	bf00      	nop
 8001fb0:	200001d0 	.word	0x200001d0

08001fb4 <__sfputc_r>:
 8001fb4:	6893      	ldr	r3, [r2, #8]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	b410      	push	{r4}
 8001fbc:	6093      	str	r3, [r2, #8]
 8001fbe:	da08      	bge.n	8001fd2 <__sfputc_r+0x1e>
 8001fc0:	6994      	ldr	r4, [r2, #24]
 8001fc2:	42a3      	cmp	r3, r4
 8001fc4:	db01      	blt.n	8001fca <__sfputc_r+0x16>
 8001fc6:	290a      	cmp	r1, #10
 8001fc8:	d103      	bne.n	8001fd2 <__sfputc_r+0x1e>
 8001fca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fce:	f000 bac5 	b.w	800255c <__swbuf_r>
 8001fd2:	6813      	ldr	r3, [r2, #0]
 8001fd4:	1c58      	adds	r0, r3, #1
 8001fd6:	6010      	str	r0, [r2, #0]
 8001fd8:	7019      	strb	r1, [r3, #0]
 8001fda:	4608      	mov	r0, r1
 8001fdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <__sfputs_r>:
 8001fe2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe4:	4606      	mov	r6, r0
 8001fe6:	460f      	mov	r7, r1
 8001fe8:	4614      	mov	r4, r2
 8001fea:	18d5      	adds	r5, r2, r3
 8001fec:	42ac      	cmp	r4, r5
 8001fee:	d101      	bne.n	8001ff4 <__sfputs_r+0x12>
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	e007      	b.n	8002004 <__sfputs_r+0x22>
 8001ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ff8:	463a      	mov	r2, r7
 8001ffa:	4630      	mov	r0, r6
 8001ffc:	f7ff ffda 	bl	8001fb4 <__sfputc_r>
 8002000:	1c43      	adds	r3, r0, #1
 8002002:	d1f3      	bne.n	8001fec <__sfputs_r+0xa>
 8002004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002008 <_vfiprintf_r>:
 8002008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800200c:	460d      	mov	r5, r1
 800200e:	b09d      	sub	sp, #116	; 0x74
 8002010:	4614      	mov	r4, r2
 8002012:	4698      	mov	r8, r3
 8002014:	4606      	mov	r6, r0
 8002016:	b118      	cbz	r0, 8002020 <_vfiprintf_r+0x18>
 8002018:	6a03      	ldr	r3, [r0, #32]
 800201a:	b90b      	cbnz	r3, 8002020 <_vfiprintf_r+0x18>
 800201c:	f7ff fdca 	bl	8001bb4 <__sinit>
 8002020:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002022:	07d9      	lsls	r1, r3, #31
 8002024:	d405      	bmi.n	8002032 <_vfiprintf_r+0x2a>
 8002026:	89ab      	ldrh	r3, [r5, #12]
 8002028:	059a      	lsls	r2, r3, #22
 800202a:	d402      	bmi.n	8002032 <_vfiprintf_r+0x2a>
 800202c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800202e:	f7ff fec6 	bl	8001dbe <__retarget_lock_acquire_recursive>
 8002032:	89ab      	ldrh	r3, [r5, #12]
 8002034:	071b      	lsls	r3, r3, #28
 8002036:	d501      	bpl.n	800203c <_vfiprintf_r+0x34>
 8002038:	692b      	ldr	r3, [r5, #16]
 800203a:	b99b      	cbnz	r3, 8002064 <_vfiprintf_r+0x5c>
 800203c:	4629      	mov	r1, r5
 800203e:	4630      	mov	r0, r6
 8002040:	f000 faca 	bl	80025d8 <__swsetup_r>
 8002044:	b170      	cbz	r0, 8002064 <_vfiprintf_r+0x5c>
 8002046:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002048:	07dc      	lsls	r4, r3, #31
 800204a:	d504      	bpl.n	8002056 <_vfiprintf_r+0x4e>
 800204c:	f04f 30ff 	mov.w	r0, #4294967295
 8002050:	b01d      	add	sp, #116	; 0x74
 8002052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002056:	89ab      	ldrh	r3, [r5, #12]
 8002058:	0598      	lsls	r0, r3, #22
 800205a:	d4f7      	bmi.n	800204c <_vfiprintf_r+0x44>
 800205c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800205e:	f7ff feaf 	bl	8001dc0 <__retarget_lock_release_recursive>
 8002062:	e7f3      	b.n	800204c <_vfiprintf_r+0x44>
 8002064:	2300      	movs	r3, #0
 8002066:	9309      	str	r3, [sp, #36]	; 0x24
 8002068:	2320      	movs	r3, #32
 800206a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800206e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002072:	2330      	movs	r3, #48	; 0x30
 8002074:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002228 <_vfiprintf_r+0x220>
 8002078:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800207c:	f04f 0901 	mov.w	r9, #1
 8002080:	4623      	mov	r3, r4
 8002082:	469a      	mov	sl, r3
 8002084:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002088:	b10a      	cbz	r2, 800208e <_vfiprintf_r+0x86>
 800208a:	2a25      	cmp	r2, #37	; 0x25
 800208c:	d1f9      	bne.n	8002082 <_vfiprintf_r+0x7a>
 800208e:	ebba 0b04 	subs.w	fp, sl, r4
 8002092:	d00b      	beq.n	80020ac <_vfiprintf_r+0xa4>
 8002094:	465b      	mov	r3, fp
 8002096:	4622      	mov	r2, r4
 8002098:	4629      	mov	r1, r5
 800209a:	4630      	mov	r0, r6
 800209c:	f7ff ffa1 	bl	8001fe2 <__sfputs_r>
 80020a0:	3001      	adds	r0, #1
 80020a2:	f000 80a9 	beq.w	80021f8 <_vfiprintf_r+0x1f0>
 80020a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80020a8:	445a      	add	r2, fp
 80020aa:	9209      	str	r2, [sp, #36]	; 0x24
 80020ac:	f89a 3000 	ldrb.w	r3, [sl]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f000 80a1 	beq.w	80021f8 <_vfiprintf_r+0x1f0>
 80020b6:	2300      	movs	r3, #0
 80020b8:	f04f 32ff 	mov.w	r2, #4294967295
 80020bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80020c0:	f10a 0a01 	add.w	sl, sl, #1
 80020c4:	9304      	str	r3, [sp, #16]
 80020c6:	9307      	str	r3, [sp, #28]
 80020c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80020cc:	931a      	str	r3, [sp, #104]	; 0x68
 80020ce:	4654      	mov	r4, sl
 80020d0:	2205      	movs	r2, #5
 80020d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020d6:	4854      	ldr	r0, [pc, #336]	; (8002228 <_vfiprintf_r+0x220>)
 80020d8:	f7fe f87a 	bl	80001d0 <memchr>
 80020dc:	9a04      	ldr	r2, [sp, #16]
 80020de:	b9d8      	cbnz	r0, 8002118 <_vfiprintf_r+0x110>
 80020e0:	06d1      	lsls	r1, r2, #27
 80020e2:	bf44      	itt	mi
 80020e4:	2320      	movmi	r3, #32
 80020e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80020ea:	0713      	lsls	r3, r2, #28
 80020ec:	bf44      	itt	mi
 80020ee:	232b      	movmi	r3, #43	; 0x2b
 80020f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80020f4:	f89a 3000 	ldrb.w	r3, [sl]
 80020f8:	2b2a      	cmp	r3, #42	; 0x2a
 80020fa:	d015      	beq.n	8002128 <_vfiprintf_r+0x120>
 80020fc:	9a07      	ldr	r2, [sp, #28]
 80020fe:	4654      	mov	r4, sl
 8002100:	2000      	movs	r0, #0
 8002102:	f04f 0c0a 	mov.w	ip, #10
 8002106:	4621      	mov	r1, r4
 8002108:	f811 3b01 	ldrb.w	r3, [r1], #1
 800210c:	3b30      	subs	r3, #48	; 0x30
 800210e:	2b09      	cmp	r3, #9
 8002110:	d94d      	bls.n	80021ae <_vfiprintf_r+0x1a6>
 8002112:	b1b0      	cbz	r0, 8002142 <_vfiprintf_r+0x13a>
 8002114:	9207      	str	r2, [sp, #28]
 8002116:	e014      	b.n	8002142 <_vfiprintf_r+0x13a>
 8002118:	eba0 0308 	sub.w	r3, r0, r8
 800211c:	fa09 f303 	lsl.w	r3, r9, r3
 8002120:	4313      	orrs	r3, r2
 8002122:	9304      	str	r3, [sp, #16]
 8002124:	46a2      	mov	sl, r4
 8002126:	e7d2      	b.n	80020ce <_vfiprintf_r+0xc6>
 8002128:	9b03      	ldr	r3, [sp, #12]
 800212a:	1d19      	adds	r1, r3, #4
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	9103      	str	r1, [sp, #12]
 8002130:	2b00      	cmp	r3, #0
 8002132:	bfbb      	ittet	lt
 8002134:	425b      	neglt	r3, r3
 8002136:	f042 0202 	orrlt.w	r2, r2, #2
 800213a:	9307      	strge	r3, [sp, #28]
 800213c:	9307      	strlt	r3, [sp, #28]
 800213e:	bfb8      	it	lt
 8002140:	9204      	strlt	r2, [sp, #16]
 8002142:	7823      	ldrb	r3, [r4, #0]
 8002144:	2b2e      	cmp	r3, #46	; 0x2e
 8002146:	d10c      	bne.n	8002162 <_vfiprintf_r+0x15a>
 8002148:	7863      	ldrb	r3, [r4, #1]
 800214a:	2b2a      	cmp	r3, #42	; 0x2a
 800214c:	d134      	bne.n	80021b8 <_vfiprintf_r+0x1b0>
 800214e:	9b03      	ldr	r3, [sp, #12]
 8002150:	1d1a      	adds	r2, r3, #4
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	9203      	str	r2, [sp, #12]
 8002156:	2b00      	cmp	r3, #0
 8002158:	bfb8      	it	lt
 800215a:	f04f 33ff 	movlt.w	r3, #4294967295
 800215e:	3402      	adds	r4, #2
 8002160:	9305      	str	r3, [sp, #20]
 8002162:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002238 <_vfiprintf_r+0x230>
 8002166:	7821      	ldrb	r1, [r4, #0]
 8002168:	2203      	movs	r2, #3
 800216a:	4650      	mov	r0, sl
 800216c:	f7fe f830 	bl	80001d0 <memchr>
 8002170:	b138      	cbz	r0, 8002182 <_vfiprintf_r+0x17a>
 8002172:	9b04      	ldr	r3, [sp, #16]
 8002174:	eba0 000a 	sub.w	r0, r0, sl
 8002178:	2240      	movs	r2, #64	; 0x40
 800217a:	4082      	lsls	r2, r0
 800217c:	4313      	orrs	r3, r2
 800217e:	3401      	adds	r4, #1
 8002180:	9304      	str	r3, [sp, #16]
 8002182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002186:	4829      	ldr	r0, [pc, #164]	; (800222c <_vfiprintf_r+0x224>)
 8002188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800218c:	2206      	movs	r2, #6
 800218e:	f7fe f81f 	bl	80001d0 <memchr>
 8002192:	2800      	cmp	r0, #0
 8002194:	d03f      	beq.n	8002216 <_vfiprintf_r+0x20e>
 8002196:	4b26      	ldr	r3, [pc, #152]	; (8002230 <_vfiprintf_r+0x228>)
 8002198:	bb1b      	cbnz	r3, 80021e2 <_vfiprintf_r+0x1da>
 800219a:	9b03      	ldr	r3, [sp, #12]
 800219c:	3307      	adds	r3, #7
 800219e:	f023 0307 	bic.w	r3, r3, #7
 80021a2:	3308      	adds	r3, #8
 80021a4:	9303      	str	r3, [sp, #12]
 80021a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80021a8:	443b      	add	r3, r7
 80021aa:	9309      	str	r3, [sp, #36]	; 0x24
 80021ac:	e768      	b.n	8002080 <_vfiprintf_r+0x78>
 80021ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80021b2:	460c      	mov	r4, r1
 80021b4:	2001      	movs	r0, #1
 80021b6:	e7a6      	b.n	8002106 <_vfiprintf_r+0xfe>
 80021b8:	2300      	movs	r3, #0
 80021ba:	3401      	adds	r4, #1
 80021bc:	9305      	str	r3, [sp, #20]
 80021be:	4619      	mov	r1, r3
 80021c0:	f04f 0c0a 	mov.w	ip, #10
 80021c4:	4620      	mov	r0, r4
 80021c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80021ca:	3a30      	subs	r2, #48	; 0x30
 80021cc:	2a09      	cmp	r2, #9
 80021ce:	d903      	bls.n	80021d8 <_vfiprintf_r+0x1d0>
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0c6      	beq.n	8002162 <_vfiprintf_r+0x15a>
 80021d4:	9105      	str	r1, [sp, #20]
 80021d6:	e7c4      	b.n	8002162 <_vfiprintf_r+0x15a>
 80021d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80021dc:	4604      	mov	r4, r0
 80021de:	2301      	movs	r3, #1
 80021e0:	e7f0      	b.n	80021c4 <_vfiprintf_r+0x1bc>
 80021e2:	ab03      	add	r3, sp, #12
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	462a      	mov	r2, r5
 80021e8:	4b12      	ldr	r3, [pc, #72]	; (8002234 <_vfiprintf_r+0x22c>)
 80021ea:	a904      	add	r1, sp, #16
 80021ec:	4630      	mov	r0, r6
 80021ee:	f3af 8000 	nop.w
 80021f2:	4607      	mov	r7, r0
 80021f4:	1c78      	adds	r0, r7, #1
 80021f6:	d1d6      	bne.n	80021a6 <_vfiprintf_r+0x19e>
 80021f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80021fa:	07d9      	lsls	r1, r3, #31
 80021fc:	d405      	bmi.n	800220a <_vfiprintf_r+0x202>
 80021fe:	89ab      	ldrh	r3, [r5, #12]
 8002200:	059a      	lsls	r2, r3, #22
 8002202:	d402      	bmi.n	800220a <_vfiprintf_r+0x202>
 8002204:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002206:	f7ff fddb 	bl	8001dc0 <__retarget_lock_release_recursive>
 800220a:	89ab      	ldrh	r3, [r5, #12]
 800220c:	065b      	lsls	r3, r3, #25
 800220e:	f53f af1d 	bmi.w	800204c <_vfiprintf_r+0x44>
 8002212:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002214:	e71c      	b.n	8002050 <_vfiprintf_r+0x48>
 8002216:	ab03      	add	r3, sp, #12
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	462a      	mov	r2, r5
 800221c:	4b05      	ldr	r3, [pc, #20]	; (8002234 <_vfiprintf_r+0x22c>)
 800221e:	a904      	add	r1, sp, #16
 8002220:	4630      	mov	r0, r6
 8002222:	f000 f879 	bl	8002318 <_printf_i>
 8002226:	e7e4      	b.n	80021f2 <_vfiprintf_r+0x1ea>
 8002228:	080027f0 	.word	0x080027f0
 800222c:	080027fa 	.word	0x080027fa
 8002230:	00000000 	.word	0x00000000
 8002234:	08001fe3 	.word	0x08001fe3
 8002238:	080027f6 	.word	0x080027f6

0800223c <_printf_common>:
 800223c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002240:	4616      	mov	r6, r2
 8002242:	4699      	mov	r9, r3
 8002244:	688a      	ldr	r2, [r1, #8]
 8002246:	690b      	ldr	r3, [r1, #16]
 8002248:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800224c:	4293      	cmp	r3, r2
 800224e:	bfb8      	it	lt
 8002250:	4613      	movlt	r3, r2
 8002252:	6033      	str	r3, [r6, #0]
 8002254:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002258:	4607      	mov	r7, r0
 800225a:	460c      	mov	r4, r1
 800225c:	b10a      	cbz	r2, 8002262 <_printf_common+0x26>
 800225e:	3301      	adds	r3, #1
 8002260:	6033      	str	r3, [r6, #0]
 8002262:	6823      	ldr	r3, [r4, #0]
 8002264:	0699      	lsls	r1, r3, #26
 8002266:	bf42      	ittt	mi
 8002268:	6833      	ldrmi	r3, [r6, #0]
 800226a:	3302      	addmi	r3, #2
 800226c:	6033      	strmi	r3, [r6, #0]
 800226e:	6825      	ldr	r5, [r4, #0]
 8002270:	f015 0506 	ands.w	r5, r5, #6
 8002274:	d106      	bne.n	8002284 <_printf_common+0x48>
 8002276:	f104 0a19 	add.w	sl, r4, #25
 800227a:	68e3      	ldr	r3, [r4, #12]
 800227c:	6832      	ldr	r2, [r6, #0]
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	42ab      	cmp	r3, r5
 8002282:	dc26      	bgt.n	80022d2 <_printf_common+0x96>
 8002284:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002288:	1e13      	subs	r3, r2, #0
 800228a:	6822      	ldr	r2, [r4, #0]
 800228c:	bf18      	it	ne
 800228e:	2301      	movne	r3, #1
 8002290:	0692      	lsls	r2, r2, #26
 8002292:	d42b      	bmi.n	80022ec <_printf_common+0xb0>
 8002294:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002298:	4649      	mov	r1, r9
 800229a:	4638      	mov	r0, r7
 800229c:	47c0      	blx	r8
 800229e:	3001      	adds	r0, #1
 80022a0:	d01e      	beq.n	80022e0 <_printf_common+0xa4>
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	6922      	ldr	r2, [r4, #16]
 80022a6:	f003 0306 	and.w	r3, r3, #6
 80022aa:	2b04      	cmp	r3, #4
 80022ac:	bf02      	ittt	eq
 80022ae:	68e5      	ldreq	r5, [r4, #12]
 80022b0:	6833      	ldreq	r3, [r6, #0]
 80022b2:	1aed      	subeq	r5, r5, r3
 80022b4:	68a3      	ldr	r3, [r4, #8]
 80022b6:	bf0c      	ite	eq
 80022b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022bc:	2500      	movne	r5, #0
 80022be:	4293      	cmp	r3, r2
 80022c0:	bfc4      	itt	gt
 80022c2:	1a9b      	subgt	r3, r3, r2
 80022c4:	18ed      	addgt	r5, r5, r3
 80022c6:	2600      	movs	r6, #0
 80022c8:	341a      	adds	r4, #26
 80022ca:	42b5      	cmp	r5, r6
 80022cc:	d11a      	bne.n	8002304 <_printf_common+0xc8>
 80022ce:	2000      	movs	r0, #0
 80022d0:	e008      	b.n	80022e4 <_printf_common+0xa8>
 80022d2:	2301      	movs	r3, #1
 80022d4:	4652      	mov	r2, sl
 80022d6:	4649      	mov	r1, r9
 80022d8:	4638      	mov	r0, r7
 80022da:	47c0      	blx	r8
 80022dc:	3001      	adds	r0, #1
 80022de:	d103      	bne.n	80022e8 <_printf_common+0xac>
 80022e0:	f04f 30ff 	mov.w	r0, #4294967295
 80022e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022e8:	3501      	adds	r5, #1
 80022ea:	e7c6      	b.n	800227a <_printf_common+0x3e>
 80022ec:	18e1      	adds	r1, r4, r3
 80022ee:	1c5a      	adds	r2, r3, #1
 80022f0:	2030      	movs	r0, #48	; 0x30
 80022f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80022f6:	4422      	add	r2, r4
 80022f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80022fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002300:	3302      	adds	r3, #2
 8002302:	e7c7      	b.n	8002294 <_printf_common+0x58>
 8002304:	2301      	movs	r3, #1
 8002306:	4622      	mov	r2, r4
 8002308:	4649      	mov	r1, r9
 800230a:	4638      	mov	r0, r7
 800230c:	47c0      	blx	r8
 800230e:	3001      	adds	r0, #1
 8002310:	d0e6      	beq.n	80022e0 <_printf_common+0xa4>
 8002312:	3601      	adds	r6, #1
 8002314:	e7d9      	b.n	80022ca <_printf_common+0x8e>
	...

08002318 <_printf_i>:
 8002318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800231c:	7e0f      	ldrb	r7, [r1, #24]
 800231e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002320:	2f78      	cmp	r7, #120	; 0x78
 8002322:	4691      	mov	r9, r2
 8002324:	4680      	mov	r8, r0
 8002326:	460c      	mov	r4, r1
 8002328:	469a      	mov	sl, r3
 800232a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800232e:	d807      	bhi.n	8002340 <_printf_i+0x28>
 8002330:	2f62      	cmp	r7, #98	; 0x62
 8002332:	d80a      	bhi.n	800234a <_printf_i+0x32>
 8002334:	2f00      	cmp	r7, #0
 8002336:	f000 80d4 	beq.w	80024e2 <_printf_i+0x1ca>
 800233a:	2f58      	cmp	r7, #88	; 0x58
 800233c:	f000 80c0 	beq.w	80024c0 <_printf_i+0x1a8>
 8002340:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002344:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002348:	e03a      	b.n	80023c0 <_printf_i+0xa8>
 800234a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800234e:	2b15      	cmp	r3, #21
 8002350:	d8f6      	bhi.n	8002340 <_printf_i+0x28>
 8002352:	a101      	add	r1, pc, #4	; (adr r1, 8002358 <_printf_i+0x40>)
 8002354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002358:	080023b1 	.word	0x080023b1
 800235c:	080023c5 	.word	0x080023c5
 8002360:	08002341 	.word	0x08002341
 8002364:	08002341 	.word	0x08002341
 8002368:	08002341 	.word	0x08002341
 800236c:	08002341 	.word	0x08002341
 8002370:	080023c5 	.word	0x080023c5
 8002374:	08002341 	.word	0x08002341
 8002378:	08002341 	.word	0x08002341
 800237c:	08002341 	.word	0x08002341
 8002380:	08002341 	.word	0x08002341
 8002384:	080024c9 	.word	0x080024c9
 8002388:	080023f1 	.word	0x080023f1
 800238c:	08002483 	.word	0x08002483
 8002390:	08002341 	.word	0x08002341
 8002394:	08002341 	.word	0x08002341
 8002398:	080024eb 	.word	0x080024eb
 800239c:	08002341 	.word	0x08002341
 80023a0:	080023f1 	.word	0x080023f1
 80023a4:	08002341 	.word	0x08002341
 80023a8:	08002341 	.word	0x08002341
 80023ac:	0800248b 	.word	0x0800248b
 80023b0:	682b      	ldr	r3, [r5, #0]
 80023b2:	1d1a      	adds	r2, r3, #4
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	602a      	str	r2, [r5, #0]
 80023b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80023bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80023c0:	2301      	movs	r3, #1
 80023c2:	e09f      	b.n	8002504 <_printf_i+0x1ec>
 80023c4:	6820      	ldr	r0, [r4, #0]
 80023c6:	682b      	ldr	r3, [r5, #0]
 80023c8:	0607      	lsls	r7, r0, #24
 80023ca:	f103 0104 	add.w	r1, r3, #4
 80023ce:	6029      	str	r1, [r5, #0]
 80023d0:	d501      	bpl.n	80023d6 <_printf_i+0xbe>
 80023d2:	681e      	ldr	r6, [r3, #0]
 80023d4:	e003      	b.n	80023de <_printf_i+0xc6>
 80023d6:	0646      	lsls	r6, r0, #25
 80023d8:	d5fb      	bpl.n	80023d2 <_printf_i+0xba>
 80023da:	f9b3 6000 	ldrsh.w	r6, [r3]
 80023de:	2e00      	cmp	r6, #0
 80023e0:	da03      	bge.n	80023ea <_printf_i+0xd2>
 80023e2:	232d      	movs	r3, #45	; 0x2d
 80023e4:	4276      	negs	r6, r6
 80023e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80023ea:	485a      	ldr	r0, [pc, #360]	; (8002554 <_printf_i+0x23c>)
 80023ec:	230a      	movs	r3, #10
 80023ee:	e012      	b.n	8002416 <_printf_i+0xfe>
 80023f0:	682b      	ldr	r3, [r5, #0]
 80023f2:	6820      	ldr	r0, [r4, #0]
 80023f4:	1d19      	adds	r1, r3, #4
 80023f6:	6029      	str	r1, [r5, #0]
 80023f8:	0605      	lsls	r5, r0, #24
 80023fa:	d501      	bpl.n	8002400 <_printf_i+0xe8>
 80023fc:	681e      	ldr	r6, [r3, #0]
 80023fe:	e002      	b.n	8002406 <_printf_i+0xee>
 8002400:	0641      	lsls	r1, r0, #25
 8002402:	d5fb      	bpl.n	80023fc <_printf_i+0xe4>
 8002404:	881e      	ldrh	r6, [r3, #0]
 8002406:	4853      	ldr	r0, [pc, #332]	; (8002554 <_printf_i+0x23c>)
 8002408:	2f6f      	cmp	r7, #111	; 0x6f
 800240a:	bf0c      	ite	eq
 800240c:	2308      	moveq	r3, #8
 800240e:	230a      	movne	r3, #10
 8002410:	2100      	movs	r1, #0
 8002412:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002416:	6865      	ldr	r5, [r4, #4]
 8002418:	60a5      	str	r5, [r4, #8]
 800241a:	2d00      	cmp	r5, #0
 800241c:	bfa2      	ittt	ge
 800241e:	6821      	ldrge	r1, [r4, #0]
 8002420:	f021 0104 	bicge.w	r1, r1, #4
 8002424:	6021      	strge	r1, [r4, #0]
 8002426:	b90e      	cbnz	r6, 800242c <_printf_i+0x114>
 8002428:	2d00      	cmp	r5, #0
 800242a:	d04b      	beq.n	80024c4 <_printf_i+0x1ac>
 800242c:	4615      	mov	r5, r2
 800242e:	fbb6 f1f3 	udiv	r1, r6, r3
 8002432:	fb03 6711 	mls	r7, r3, r1, r6
 8002436:	5dc7      	ldrb	r7, [r0, r7]
 8002438:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800243c:	4637      	mov	r7, r6
 800243e:	42bb      	cmp	r3, r7
 8002440:	460e      	mov	r6, r1
 8002442:	d9f4      	bls.n	800242e <_printf_i+0x116>
 8002444:	2b08      	cmp	r3, #8
 8002446:	d10b      	bne.n	8002460 <_printf_i+0x148>
 8002448:	6823      	ldr	r3, [r4, #0]
 800244a:	07de      	lsls	r6, r3, #31
 800244c:	d508      	bpl.n	8002460 <_printf_i+0x148>
 800244e:	6923      	ldr	r3, [r4, #16]
 8002450:	6861      	ldr	r1, [r4, #4]
 8002452:	4299      	cmp	r1, r3
 8002454:	bfde      	ittt	le
 8002456:	2330      	movle	r3, #48	; 0x30
 8002458:	f805 3c01 	strble.w	r3, [r5, #-1]
 800245c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002460:	1b52      	subs	r2, r2, r5
 8002462:	6122      	str	r2, [r4, #16]
 8002464:	f8cd a000 	str.w	sl, [sp]
 8002468:	464b      	mov	r3, r9
 800246a:	aa03      	add	r2, sp, #12
 800246c:	4621      	mov	r1, r4
 800246e:	4640      	mov	r0, r8
 8002470:	f7ff fee4 	bl	800223c <_printf_common>
 8002474:	3001      	adds	r0, #1
 8002476:	d14a      	bne.n	800250e <_printf_i+0x1f6>
 8002478:	f04f 30ff 	mov.w	r0, #4294967295
 800247c:	b004      	add	sp, #16
 800247e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002482:	6823      	ldr	r3, [r4, #0]
 8002484:	f043 0320 	orr.w	r3, r3, #32
 8002488:	6023      	str	r3, [r4, #0]
 800248a:	4833      	ldr	r0, [pc, #204]	; (8002558 <_printf_i+0x240>)
 800248c:	2778      	movs	r7, #120	; 0x78
 800248e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002492:	6823      	ldr	r3, [r4, #0]
 8002494:	6829      	ldr	r1, [r5, #0]
 8002496:	061f      	lsls	r7, r3, #24
 8002498:	f851 6b04 	ldr.w	r6, [r1], #4
 800249c:	d402      	bmi.n	80024a4 <_printf_i+0x18c>
 800249e:	065f      	lsls	r7, r3, #25
 80024a0:	bf48      	it	mi
 80024a2:	b2b6      	uxthmi	r6, r6
 80024a4:	07df      	lsls	r7, r3, #31
 80024a6:	bf48      	it	mi
 80024a8:	f043 0320 	orrmi.w	r3, r3, #32
 80024ac:	6029      	str	r1, [r5, #0]
 80024ae:	bf48      	it	mi
 80024b0:	6023      	strmi	r3, [r4, #0]
 80024b2:	b91e      	cbnz	r6, 80024bc <_printf_i+0x1a4>
 80024b4:	6823      	ldr	r3, [r4, #0]
 80024b6:	f023 0320 	bic.w	r3, r3, #32
 80024ba:	6023      	str	r3, [r4, #0]
 80024bc:	2310      	movs	r3, #16
 80024be:	e7a7      	b.n	8002410 <_printf_i+0xf8>
 80024c0:	4824      	ldr	r0, [pc, #144]	; (8002554 <_printf_i+0x23c>)
 80024c2:	e7e4      	b.n	800248e <_printf_i+0x176>
 80024c4:	4615      	mov	r5, r2
 80024c6:	e7bd      	b.n	8002444 <_printf_i+0x12c>
 80024c8:	682b      	ldr	r3, [r5, #0]
 80024ca:	6826      	ldr	r6, [r4, #0]
 80024cc:	6961      	ldr	r1, [r4, #20]
 80024ce:	1d18      	adds	r0, r3, #4
 80024d0:	6028      	str	r0, [r5, #0]
 80024d2:	0635      	lsls	r5, r6, #24
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	d501      	bpl.n	80024dc <_printf_i+0x1c4>
 80024d8:	6019      	str	r1, [r3, #0]
 80024da:	e002      	b.n	80024e2 <_printf_i+0x1ca>
 80024dc:	0670      	lsls	r0, r6, #25
 80024de:	d5fb      	bpl.n	80024d8 <_printf_i+0x1c0>
 80024e0:	8019      	strh	r1, [r3, #0]
 80024e2:	2300      	movs	r3, #0
 80024e4:	6123      	str	r3, [r4, #16]
 80024e6:	4615      	mov	r5, r2
 80024e8:	e7bc      	b.n	8002464 <_printf_i+0x14c>
 80024ea:	682b      	ldr	r3, [r5, #0]
 80024ec:	1d1a      	adds	r2, r3, #4
 80024ee:	602a      	str	r2, [r5, #0]
 80024f0:	681d      	ldr	r5, [r3, #0]
 80024f2:	6862      	ldr	r2, [r4, #4]
 80024f4:	2100      	movs	r1, #0
 80024f6:	4628      	mov	r0, r5
 80024f8:	f7fd fe6a 	bl	80001d0 <memchr>
 80024fc:	b108      	cbz	r0, 8002502 <_printf_i+0x1ea>
 80024fe:	1b40      	subs	r0, r0, r5
 8002500:	6060      	str	r0, [r4, #4]
 8002502:	6863      	ldr	r3, [r4, #4]
 8002504:	6123      	str	r3, [r4, #16]
 8002506:	2300      	movs	r3, #0
 8002508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800250c:	e7aa      	b.n	8002464 <_printf_i+0x14c>
 800250e:	6923      	ldr	r3, [r4, #16]
 8002510:	462a      	mov	r2, r5
 8002512:	4649      	mov	r1, r9
 8002514:	4640      	mov	r0, r8
 8002516:	47d0      	blx	sl
 8002518:	3001      	adds	r0, #1
 800251a:	d0ad      	beq.n	8002478 <_printf_i+0x160>
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	079b      	lsls	r3, r3, #30
 8002520:	d413      	bmi.n	800254a <_printf_i+0x232>
 8002522:	68e0      	ldr	r0, [r4, #12]
 8002524:	9b03      	ldr	r3, [sp, #12]
 8002526:	4298      	cmp	r0, r3
 8002528:	bfb8      	it	lt
 800252a:	4618      	movlt	r0, r3
 800252c:	e7a6      	b.n	800247c <_printf_i+0x164>
 800252e:	2301      	movs	r3, #1
 8002530:	4632      	mov	r2, r6
 8002532:	4649      	mov	r1, r9
 8002534:	4640      	mov	r0, r8
 8002536:	47d0      	blx	sl
 8002538:	3001      	adds	r0, #1
 800253a:	d09d      	beq.n	8002478 <_printf_i+0x160>
 800253c:	3501      	adds	r5, #1
 800253e:	68e3      	ldr	r3, [r4, #12]
 8002540:	9903      	ldr	r1, [sp, #12]
 8002542:	1a5b      	subs	r3, r3, r1
 8002544:	42ab      	cmp	r3, r5
 8002546:	dcf2      	bgt.n	800252e <_printf_i+0x216>
 8002548:	e7eb      	b.n	8002522 <_printf_i+0x20a>
 800254a:	2500      	movs	r5, #0
 800254c:	f104 0619 	add.w	r6, r4, #25
 8002550:	e7f5      	b.n	800253e <_printf_i+0x226>
 8002552:	bf00      	nop
 8002554:	08002801 	.word	0x08002801
 8002558:	08002812 	.word	0x08002812

0800255c <__swbuf_r>:
 800255c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800255e:	460e      	mov	r6, r1
 8002560:	4614      	mov	r4, r2
 8002562:	4605      	mov	r5, r0
 8002564:	b118      	cbz	r0, 800256e <__swbuf_r+0x12>
 8002566:	6a03      	ldr	r3, [r0, #32]
 8002568:	b90b      	cbnz	r3, 800256e <__swbuf_r+0x12>
 800256a:	f7ff fb23 	bl	8001bb4 <__sinit>
 800256e:	69a3      	ldr	r3, [r4, #24]
 8002570:	60a3      	str	r3, [r4, #8]
 8002572:	89a3      	ldrh	r3, [r4, #12]
 8002574:	071a      	lsls	r2, r3, #28
 8002576:	d525      	bpl.n	80025c4 <__swbuf_r+0x68>
 8002578:	6923      	ldr	r3, [r4, #16]
 800257a:	b31b      	cbz	r3, 80025c4 <__swbuf_r+0x68>
 800257c:	6823      	ldr	r3, [r4, #0]
 800257e:	6922      	ldr	r2, [r4, #16]
 8002580:	1a98      	subs	r0, r3, r2
 8002582:	6963      	ldr	r3, [r4, #20]
 8002584:	b2f6      	uxtb	r6, r6
 8002586:	4283      	cmp	r3, r0
 8002588:	4637      	mov	r7, r6
 800258a:	dc04      	bgt.n	8002596 <__swbuf_r+0x3a>
 800258c:	4621      	mov	r1, r4
 800258e:	4628      	mov	r0, r5
 8002590:	f7ff fa48 	bl	8001a24 <_fflush_r>
 8002594:	b9e0      	cbnz	r0, 80025d0 <__swbuf_r+0x74>
 8002596:	68a3      	ldr	r3, [r4, #8]
 8002598:	3b01      	subs	r3, #1
 800259a:	60a3      	str	r3, [r4, #8]
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	1c5a      	adds	r2, r3, #1
 80025a0:	6022      	str	r2, [r4, #0]
 80025a2:	701e      	strb	r6, [r3, #0]
 80025a4:	6962      	ldr	r2, [r4, #20]
 80025a6:	1c43      	adds	r3, r0, #1
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d004      	beq.n	80025b6 <__swbuf_r+0x5a>
 80025ac:	89a3      	ldrh	r3, [r4, #12]
 80025ae:	07db      	lsls	r3, r3, #31
 80025b0:	d506      	bpl.n	80025c0 <__swbuf_r+0x64>
 80025b2:	2e0a      	cmp	r6, #10
 80025b4:	d104      	bne.n	80025c0 <__swbuf_r+0x64>
 80025b6:	4621      	mov	r1, r4
 80025b8:	4628      	mov	r0, r5
 80025ba:	f7ff fa33 	bl	8001a24 <_fflush_r>
 80025be:	b938      	cbnz	r0, 80025d0 <__swbuf_r+0x74>
 80025c0:	4638      	mov	r0, r7
 80025c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025c4:	4621      	mov	r1, r4
 80025c6:	4628      	mov	r0, r5
 80025c8:	f000 f806 	bl	80025d8 <__swsetup_r>
 80025cc:	2800      	cmp	r0, #0
 80025ce:	d0d5      	beq.n	800257c <__swbuf_r+0x20>
 80025d0:	f04f 37ff 	mov.w	r7, #4294967295
 80025d4:	e7f4      	b.n	80025c0 <__swbuf_r+0x64>
	...

080025d8 <__swsetup_r>:
 80025d8:	b538      	push	{r3, r4, r5, lr}
 80025da:	4b2a      	ldr	r3, [pc, #168]	; (8002684 <__swsetup_r+0xac>)
 80025dc:	4605      	mov	r5, r0
 80025de:	6818      	ldr	r0, [r3, #0]
 80025e0:	460c      	mov	r4, r1
 80025e2:	b118      	cbz	r0, 80025ec <__swsetup_r+0x14>
 80025e4:	6a03      	ldr	r3, [r0, #32]
 80025e6:	b90b      	cbnz	r3, 80025ec <__swsetup_r+0x14>
 80025e8:	f7ff fae4 	bl	8001bb4 <__sinit>
 80025ec:	89a3      	ldrh	r3, [r4, #12]
 80025ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80025f2:	0718      	lsls	r0, r3, #28
 80025f4:	d422      	bmi.n	800263c <__swsetup_r+0x64>
 80025f6:	06d9      	lsls	r1, r3, #27
 80025f8:	d407      	bmi.n	800260a <__swsetup_r+0x32>
 80025fa:	2309      	movs	r3, #9
 80025fc:	602b      	str	r3, [r5, #0]
 80025fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002602:	81a3      	strh	r3, [r4, #12]
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
 8002608:	e034      	b.n	8002674 <__swsetup_r+0x9c>
 800260a:	0758      	lsls	r0, r3, #29
 800260c:	d512      	bpl.n	8002634 <__swsetup_r+0x5c>
 800260e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002610:	b141      	cbz	r1, 8002624 <__swsetup_r+0x4c>
 8002612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002616:	4299      	cmp	r1, r3
 8002618:	d002      	beq.n	8002620 <__swsetup_r+0x48>
 800261a:	4628      	mov	r0, r5
 800261c:	f7ff fbd2 	bl	8001dc4 <_free_r>
 8002620:	2300      	movs	r3, #0
 8002622:	6363      	str	r3, [r4, #52]	; 0x34
 8002624:	89a3      	ldrh	r3, [r4, #12]
 8002626:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800262a:	81a3      	strh	r3, [r4, #12]
 800262c:	2300      	movs	r3, #0
 800262e:	6063      	str	r3, [r4, #4]
 8002630:	6923      	ldr	r3, [r4, #16]
 8002632:	6023      	str	r3, [r4, #0]
 8002634:	89a3      	ldrh	r3, [r4, #12]
 8002636:	f043 0308 	orr.w	r3, r3, #8
 800263a:	81a3      	strh	r3, [r4, #12]
 800263c:	6923      	ldr	r3, [r4, #16]
 800263e:	b94b      	cbnz	r3, 8002654 <__swsetup_r+0x7c>
 8002640:	89a3      	ldrh	r3, [r4, #12]
 8002642:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002646:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800264a:	d003      	beq.n	8002654 <__swsetup_r+0x7c>
 800264c:	4621      	mov	r1, r4
 800264e:	4628      	mov	r0, r5
 8002650:	f000 f850 	bl	80026f4 <__smakebuf_r>
 8002654:	89a0      	ldrh	r0, [r4, #12]
 8002656:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800265a:	f010 0301 	ands.w	r3, r0, #1
 800265e:	d00a      	beq.n	8002676 <__swsetup_r+0x9e>
 8002660:	2300      	movs	r3, #0
 8002662:	60a3      	str	r3, [r4, #8]
 8002664:	6963      	ldr	r3, [r4, #20]
 8002666:	425b      	negs	r3, r3
 8002668:	61a3      	str	r3, [r4, #24]
 800266a:	6923      	ldr	r3, [r4, #16]
 800266c:	b943      	cbnz	r3, 8002680 <__swsetup_r+0xa8>
 800266e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002672:	d1c4      	bne.n	80025fe <__swsetup_r+0x26>
 8002674:	bd38      	pop	{r3, r4, r5, pc}
 8002676:	0781      	lsls	r1, r0, #30
 8002678:	bf58      	it	pl
 800267a:	6963      	ldrpl	r3, [r4, #20]
 800267c:	60a3      	str	r3, [r4, #8]
 800267e:	e7f4      	b.n	800266a <__swsetup_r+0x92>
 8002680:	2000      	movs	r0, #0
 8002682:	e7f7      	b.n	8002674 <__swsetup_r+0x9c>
 8002684:	20000064 	.word	0x20000064

08002688 <_sbrk_r>:
 8002688:	b538      	push	{r3, r4, r5, lr}
 800268a:	4d06      	ldr	r5, [pc, #24]	; (80026a4 <_sbrk_r+0x1c>)
 800268c:	2300      	movs	r3, #0
 800268e:	4604      	mov	r4, r0
 8002690:	4608      	mov	r0, r1
 8002692:	602b      	str	r3, [r5, #0]
 8002694:	f7fe f938 	bl	8000908 <_sbrk>
 8002698:	1c43      	adds	r3, r0, #1
 800269a:	d102      	bne.n	80026a2 <_sbrk_r+0x1a>
 800269c:	682b      	ldr	r3, [r5, #0]
 800269e:	b103      	cbz	r3, 80026a2 <_sbrk_r+0x1a>
 80026a0:	6023      	str	r3, [r4, #0]
 80026a2:	bd38      	pop	{r3, r4, r5, pc}
 80026a4:	200001cc 	.word	0x200001cc

080026a8 <__swhatbuf_r>:
 80026a8:	b570      	push	{r4, r5, r6, lr}
 80026aa:	460c      	mov	r4, r1
 80026ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026b0:	2900      	cmp	r1, #0
 80026b2:	b096      	sub	sp, #88	; 0x58
 80026b4:	4615      	mov	r5, r2
 80026b6:	461e      	mov	r6, r3
 80026b8:	da0d      	bge.n	80026d6 <__swhatbuf_r+0x2e>
 80026ba:	89a3      	ldrh	r3, [r4, #12]
 80026bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80026c0:	f04f 0100 	mov.w	r1, #0
 80026c4:	bf0c      	ite	eq
 80026c6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80026ca:	2340      	movne	r3, #64	; 0x40
 80026cc:	2000      	movs	r0, #0
 80026ce:	6031      	str	r1, [r6, #0]
 80026d0:	602b      	str	r3, [r5, #0]
 80026d2:	b016      	add	sp, #88	; 0x58
 80026d4:	bd70      	pop	{r4, r5, r6, pc}
 80026d6:	466a      	mov	r2, sp
 80026d8:	f000 f848 	bl	800276c <_fstat_r>
 80026dc:	2800      	cmp	r0, #0
 80026de:	dbec      	blt.n	80026ba <__swhatbuf_r+0x12>
 80026e0:	9901      	ldr	r1, [sp, #4]
 80026e2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80026e6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80026ea:	4259      	negs	r1, r3
 80026ec:	4159      	adcs	r1, r3
 80026ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026f2:	e7eb      	b.n	80026cc <__swhatbuf_r+0x24>

080026f4 <__smakebuf_r>:
 80026f4:	898b      	ldrh	r3, [r1, #12]
 80026f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80026f8:	079d      	lsls	r5, r3, #30
 80026fa:	4606      	mov	r6, r0
 80026fc:	460c      	mov	r4, r1
 80026fe:	d507      	bpl.n	8002710 <__smakebuf_r+0x1c>
 8002700:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002704:	6023      	str	r3, [r4, #0]
 8002706:	6123      	str	r3, [r4, #16]
 8002708:	2301      	movs	r3, #1
 800270a:	6163      	str	r3, [r4, #20]
 800270c:	b002      	add	sp, #8
 800270e:	bd70      	pop	{r4, r5, r6, pc}
 8002710:	ab01      	add	r3, sp, #4
 8002712:	466a      	mov	r2, sp
 8002714:	f7ff ffc8 	bl	80026a8 <__swhatbuf_r>
 8002718:	9900      	ldr	r1, [sp, #0]
 800271a:	4605      	mov	r5, r0
 800271c:	4630      	mov	r0, r6
 800271e:	f7ff fbbd 	bl	8001e9c <_malloc_r>
 8002722:	b948      	cbnz	r0, 8002738 <__smakebuf_r+0x44>
 8002724:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002728:	059a      	lsls	r2, r3, #22
 800272a:	d4ef      	bmi.n	800270c <__smakebuf_r+0x18>
 800272c:	f023 0303 	bic.w	r3, r3, #3
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	81a3      	strh	r3, [r4, #12]
 8002736:	e7e3      	b.n	8002700 <__smakebuf_r+0xc>
 8002738:	89a3      	ldrh	r3, [r4, #12]
 800273a:	6020      	str	r0, [r4, #0]
 800273c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002740:	81a3      	strh	r3, [r4, #12]
 8002742:	9b00      	ldr	r3, [sp, #0]
 8002744:	6163      	str	r3, [r4, #20]
 8002746:	9b01      	ldr	r3, [sp, #4]
 8002748:	6120      	str	r0, [r4, #16]
 800274a:	b15b      	cbz	r3, 8002764 <__smakebuf_r+0x70>
 800274c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002750:	4630      	mov	r0, r6
 8002752:	f000 f81d 	bl	8002790 <_isatty_r>
 8002756:	b128      	cbz	r0, 8002764 <__smakebuf_r+0x70>
 8002758:	89a3      	ldrh	r3, [r4, #12]
 800275a:	f023 0303 	bic.w	r3, r3, #3
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	81a3      	strh	r3, [r4, #12]
 8002764:	89a3      	ldrh	r3, [r4, #12]
 8002766:	431d      	orrs	r5, r3
 8002768:	81a5      	strh	r5, [r4, #12]
 800276a:	e7cf      	b.n	800270c <__smakebuf_r+0x18>

0800276c <_fstat_r>:
 800276c:	b538      	push	{r3, r4, r5, lr}
 800276e:	4d07      	ldr	r5, [pc, #28]	; (800278c <_fstat_r+0x20>)
 8002770:	2300      	movs	r3, #0
 8002772:	4604      	mov	r4, r0
 8002774:	4608      	mov	r0, r1
 8002776:	4611      	mov	r1, r2
 8002778:	602b      	str	r3, [r5, #0]
 800277a:	f7fe f89c 	bl	80008b6 <_fstat>
 800277e:	1c43      	adds	r3, r0, #1
 8002780:	d102      	bne.n	8002788 <_fstat_r+0x1c>
 8002782:	682b      	ldr	r3, [r5, #0]
 8002784:	b103      	cbz	r3, 8002788 <_fstat_r+0x1c>
 8002786:	6023      	str	r3, [r4, #0]
 8002788:	bd38      	pop	{r3, r4, r5, pc}
 800278a:	bf00      	nop
 800278c:	200001cc 	.word	0x200001cc

08002790 <_isatty_r>:
 8002790:	b538      	push	{r3, r4, r5, lr}
 8002792:	4d06      	ldr	r5, [pc, #24]	; (80027ac <_isatty_r+0x1c>)
 8002794:	2300      	movs	r3, #0
 8002796:	4604      	mov	r4, r0
 8002798:	4608      	mov	r0, r1
 800279a:	602b      	str	r3, [r5, #0]
 800279c:	f7fe f89b 	bl	80008d6 <_isatty>
 80027a0:	1c43      	adds	r3, r0, #1
 80027a2:	d102      	bne.n	80027aa <_isatty_r+0x1a>
 80027a4:	682b      	ldr	r3, [r5, #0]
 80027a6:	b103      	cbz	r3, 80027aa <_isatty_r+0x1a>
 80027a8:	6023      	str	r3, [r4, #0]
 80027aa:	bd38      	pop	{r3, r4, r5, pc}
 80027ac:	200001cc 	.word	0x200001cc

080027b0 <_init>:
 80027b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b2:	bf00      	nop
 80027b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027b6:	bc08      	pop	{r3}
 80027b8:	469e      	mov	lr, r3
 80027ba:	4770      	bx	lr

080027bc <_fini>:
 80027bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027be:	bf00      	nop
 80027c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027c2:	bc08      	pop	{r3}
 80027c4:	469e      	mov	lr, r3
 80027c6:	4770      	bx	lr
