****************************************
Report : Switching Activity
	-list_not_annotated
Design : PE
Version: M-2017.06-SP2
Date   : Mon Jul 22 16:49:50 2019
****************************************

 Switching Activity Overview Statistics for "PE"
----------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From                                                         Not
Object Type       File (%)          SSA (%)      SCA (%)      Clock (%)    Default (%)     Propagated(%)   Implied(%)      Annotated(%)    Total
----------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             43188(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        43188
----------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     890(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        890
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Sequential        2027(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        2027
Combinational     39462(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        39462
Memory            784(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        784
Clock Gate        25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        25
----------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "PE"
----------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From                                                         Not
Object Type       File (%)          SSA (%)      SCA (%)      Clock (%)    Default (%)     Propagated(%)   Implied(%)      Annotated(%)    Total
----------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             43188(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        43188
----------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     890(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        890
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Sequential        2027(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        2027
Combinational     39462(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        39462
Memory            784(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        784
Clock Gate        25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        25
----------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
****************************************
Report : Averaged Power
	-hierarchy
	-verbose
Design : PE
Version: M-2017.06-SP2
Date   : Mon Jul 22 16:49:54 2019
****************************************

Library(s) Used:

    typical (File: /opt/CAD/cell_lib/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/synopsys/typical.db)
    RF_2P_12x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_12x16.db)
    SRAM_SP_1024x32 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_1024x32.db)
    SRAM_SP_800x32 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_800x32.db)
    SRAM_DP_512x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_DP_512x16.db)
    RF_2P_64x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_64x16.db)
    RF_2P_32x32 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_32x32.db)
    SRAM_SP_256x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_256x16.db)
    RF_2P_48x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_48x16.db)
    SRAM_DP_256x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_DP_256x16.db)
    SRAM_SP_512x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_512x16.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

<no wire load model is set>

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
PE                                    6.08e-04 2.63e-07 1.26e-03  1.87e-03 100.0
  Ms (MultStage)                      4.42e-06 1.81e-09 3.83e-04  3.87e-04  20.7
    Arithmetic_unit[11].genblk1.MA (MATmux_4)
                                         0.000    0.000 2.31e-05  2.31e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_4)    0.000    0.000 1.36e-06  1.36e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_4)
                                         0.000    0.000 1.15e-06  1.15e-06   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_4)      0.000    0.000 1.71e-06  1.71e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_4)     0.000    0.000 1.32e-06  1.32e-06   0.1
    Arithmetic_unit[4].genblk1.MA (MATmux_11)
                                         0.000    0.000 2.21e-05  2.21e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_11)
                                         0.000    0.000 1.33e-06  1.33e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_11)
                                         0.000    0.000 5.85e-07  5.85e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_11)     0.000    0.000 1.77e-06  1.77e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_11)    0.000    0.000 1.50e-06  1.50e-06   0.1
    Arithmetic_unit[9].genblk1.MA (MATmux_6)
                                         0.000    0.000 2.17e-05  2.17e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_6)    0.000    0.000 1.33e-06  1.33e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_6)
                                         0.000    0.000 5.59e-07  5.59e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_6)      0.000    0.000 1.62e-06  1.62e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_6)     0.000    0.000 1.34e-06  1.34e-06   0.1
    clk_gate_o_data_reg[0][Psum_MS] (SNPS_CLOCK_GATE_HIGH_MultStage)
                                      1.96e-06 1.81e-09 2.24e-08  1.99e-06   0.1
    Arithmetic_unit[14].genblk1.MA (MATmux_1)
                                         0.000    0.000 2.15e-05  2.15e-05   1.1
      AT8b (ADDT_ODWD18_DWD17_NUM2_1)    0.000    0.000 1.30e-06  1.30e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_1)
                                         0.000    0.000 6.03e-07  6.03e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_1)      0.000    0.000 1.72e-06  1.72e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_1)     0.000    0.000 1.39e-06  1.39e-06   0.1
    Arithmetic_unit[2].genblk1.MA (MATmux_13)
                                         0.000    0.000 2.24e-05  2.24e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_13)
                                         0.000    0.000 1.39e-06  1.39e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_13)
                                         0.000    0.000 6.11e-07  6.11e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_13)     0.000    0.000 1.99e-06  1.99e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_13)    0.000    0.000 1.71e-06  1.71e-06   0.1
    Arithmetic_unit[7].genblk1.MA (MATmux_8)
                                         0.000    0.000 2.28e-05  2.28e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_8)    0.000    0.000 1.62e-06  1.62e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_8)
                                         0.000    0.000 1.01e-06  1.01e-06   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_8)      0.000    0.000 1.64e-06  1.64e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_8)     0.000    0.000 1.42e-06  1.42e-06   0.1
    Arithmetic_unit[12].genblk1.MA (MATmux_3)
                                         0.000    0.000 2.23e-05  2.23e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_3)    0.000    0.000 1.46e-06  1.46e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_3)
                                         0.000    0.000 7.46e-07  7.46e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_3)      0.000    0.000 1.75e-06  1.75e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_3)     0.000    0.000 1.36e-06  1.36e-06   0.1
    Arithmetic_unit[0].genblk1.MA (MATmux_15)
                                         0.000    0.000 2.30e-05  2.30e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_15)
                                         0.000    0.000 1.77e-06  1.77e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_15)
                                         0.000    0.000 6.34e-07  6.34e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_15)     0.000    0.000 1.98e-06  1.98e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_15)    0.000    0.000 1.85e-06  1.85e-06   0.1
    Arithmetic_unit[5].genblk1.MA (MATmux_10)
                                         0.000    0.000 2.24e-05  2.24e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_10)
                                         0.000    0.000 1.46e-06  1.46e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_10)
                                         0.000    0.000 4.86e-07  4.86e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_10)     0.000    0.000 1.60e-06  1.60e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_10)    0.000    0.000 1.52e-06  1.52e-06   0.1
    Arithmetic_unit[10].genblk1.MA (MATmux_5)
                                         0.000    0.000 2.24e-05  2.24e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_5)    0.000    0.000 1.62e-06  1.62e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_5)
                                         0.000    0.000 5.90e-07  5.90e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_5)      0.000    0.000 1.74e-06  1.74e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_5)     0.000    0.000 1.40e-06  1.40e-06   0.1
    Arithmetic_unit[15].genblk1.MA (MATmux_0)
                                         0.000    0.000 2.29e-05  2.29e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_0)    0.000    0.000 1.45e-06  1.45e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_0)
                                         0.000    0.000 1.02e-06  1.02e-06   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_0)      0.000    0.000 1.64e-06  1.64e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_0)     0.000    0.000 1.41e-06  1.41e-06   0.1
    Arithmetic_unit[3].genblk1.MA (MATmux_12)
                                         0.000    0.000 2.34e-05  2.34e-05   1.3
      AT8b (ADDT_ODWD18_DWD17_NUM2_12)
                                         0.000    0.000 1.44e-06  1.44e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_12)
                                         0.000    0.000 8.06e-07  8.06e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_12)     0.000    0.000 1.96e-06  1.96e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_12)    0.000    0.000 1.73e-06  1.73e-06   0.1
    Arithmetic_unit[8].genblk1.MA (MATmux_7)
                                         0.000    0.000 2.21e-05  2.21e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_7)    0.000    0.000 1.49e-06  1.49e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_7)
                                         0.000    0.000 5.67e-07  5.67e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_7)      0.000    0.000 1.83e-06  1.83e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_7)     0.000    0.000 1.34e-06  1.34e-06   0.1
    FD (Forward_0)                    2.37e-06    0.000 5.26e-08  2.42e-06   0.1
    Arithmetic_unit[13].genblk1.MA (MATmux_2)
                                         0.000    0.000 2.21e-05  2.21e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_2)    0.000    0.000 1.47e-06  1.47e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_2)
                                         0.000    0.000 5.62e-07  5.62e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_2)      0.000    0.000 1.73e-06  1.73e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_2)     0.000    0.000 1.59e-06  1.59e-06   0.1
    Arithmetic_unit[1].genblk1.MA (MATmux_14)
                                         0.000    0.000 2.36e-05  2.36e-05   1.3
      AT8b (ADDT_ODWD18_DWD17_NUM2_14)
                                         0.000    0.000 1.80e-06  1.80e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_14)
                                         0.000    0.000 6.05e-07  6.05e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_14)     0.000    0.000 1.80e-06  1.80e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_14)    0.000    0.000 1.95e-06  1.95e-06   0.1
    Arithmetic_unit[6].genblk1.MA (MATmux_9)
                                         0.000    0.000 2.26e-05  2.26e-05   1.2
      AT8b (ADDT_ODWD18_DWD17_NUM2_9)    0.000    0.000 1.31e-06  1.31e-06   0.1
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_9)
                                         0.000    0.000 6.55e-07  6.55e-07   0.0
      AT2b (ADDT_ODWD8_DWD5_NUM8_9)      0.000    0.000 1.93e-06  1.93e-06   0.1
      AT4b (ADDT_ODWD11_DWD9_NUM4_9)     0.000    0.000 1.50e-06  1.50e-06   0.1
  Ps (PathStage)                      2.41e-05 2.58e-07 7.12e-05  9.55e-05   5.1
    clk_gate_psconf_r_reg[psum_mode] (SNPS_CLOCK_GATE_HIGH_PathStage_1)
                                      1.96e-06 4.26e-11 2.24e-08  1.99e-06   0.1
    clk_gate_last_src_r_reg (SNPS_CLOCK_GATE_HIGH_PathStage_0)
                                      1.96e-06 2.88e-09 2.24e-08  1.99e-06   0.1
    PSLp (LoopCounterD1_6_0)          1.96e-06 1.57e-11 4.49e-07  2.41e-06   0.1
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_6_0)
                                      1.96e-06 1.57e-11 2.24e-08  1.99e-06   0.1
    clk_gate_o_Psum_POUT_reg[0] (SNPS_CLOCK_GATE_HIGH_PathStage_2)
                                      1.96e-06 7.55e-08 2.24e-08  2.06e-06   0.1
  IPAD (RF_2P_WORDWD12_DWD16_SIZE1)   1.60e-05 6.92e-12 9.20e-06  2.52e-05   1.3
  Ss (SumStage)                       2.01e-06 1.29e-09 7.53e-05  7.73e-05   4.1
    clk_gate_Sum_SS_reg[0] (SNPS_CLOCK_GATE_HIGH_SumStage)
                                      1.96e-06 1.29e-09 2.24e-08  1.99e-06   0.1
  PPAD (RF_2P_MSK_WORDWD32_DWD32_SIZE16)
                                      2.56e-04    0.000 3.69e-04  6.25e-04  33.4
  Fs (FetchStage)                     4.37e-06 6.35e-11 9.58e-07  5.33e-06   0.3
    clk_gate_o_FSpipe_FS_reg[msctl][auctl][mode] (SNPS_CLOCK_GATE_HIGH_FetchStage)
                                      1.96e-06 6.35e-11 2.24e-08  1.99e-06   0.1
    FD (Forward_1)                    2.41e-06    0.000 1.13e-07  2.52e-06   0.1
  DPC (DataPathController)            4.46e-05 1.45e-09 2.39e-05  6.86e-05   3.7
    IPWADDR (LoopCounterD1_5_1)       1.96e-06 1.41e-10 4.01e-07  2.36e-06   0.1
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_5_1)
                                      1.96e-06 2.68e-11 2.24e-08  1.99e-06   0.1
    INLp (LoopCounter_2_0000000400000008_8)
                                      3.93e-06 1.37e-10 1.27e-06  5.20e-06   0.3
      clk_gate_loopIdx_r_reg[0] (SNPS_CLOCK_GATE_HIGH_LoopCounter_2_0000000400000008_8_0)
                                      1.96e-06 2.00e-11 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[1] (SNPS_CLOCK_GATE_HIGH_LoopCounter_2_0000000400000008_8_1)
                                      1.96e-06 3.13e-11 2.24e-08  1.99e-06   0.1
    OLp (LoopCounter_6_6)             1.18e-05 1.86e-10 3.45e-06  1.52e-05   0.8
      clk_gate_loopIdx_r_reg[2] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_4)
                                      1.96e-06 9.63e-12 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[3] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_3)
                                      1.96e-06 2.99e-11 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[4] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_2)
                                      1.96e-06 9.58e-12 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[5] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_1)
                                      1.96e-06 9.43e-12 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[0] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_0)
                                      1.96e-06 1.14e-11 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[1] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_5)
                                      1.96e-06 1.71e-11 2.24e-08  1.99e-06   0.1
    IPRADDR (LoopCounterStrideStart_5_1)
                                      3.93e-06 6.53e-11 1.44e-06  5.37e-06   0.3
      clk_gate_loopStrideIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterStrideStart_5_1_0)
                                      1.96e-06 2.31e-11 2.24e-08  1.99e-06   0.1
      clk_gate_loopStart_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterStrideStart_5_1_1)
                                      1.96e-06 1.15e-11 2.24e-08  1.99e-06   0.1
    WLp (LoopCounter_3_4)             5.89e-06 1.41e-10 1.34e-06  7.23e-06   0.4
      clk_gate_loopIdx_r_reg[0] (SNPS_CLOCK_GATE_HIGH_LoopCounter_3_4_0)
                                      1.96e-06 2.66e-11 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[1] (SNPS_CLOCK_GATE_HIGH_LoopCounter_3_4_2)
                                      1.96e-06 1.15e-11 2.24e-08  1.99e-06   0.1
      clk_gate_loopIdx_r_reg[2] (SNPS_CLOCK_GATE_HIGH_LoopCounter_3_4_1)
                                      1.96e-06 1.15e-11 2.24e-08  1.99e-06   0.1
    WPWADDR (LoopCounterD1_7_1_3)     1.96e-06 1.33e-10 6.20e-07  2.58e-06   0.1
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_2_1)
                                      1.96e-06 3.70e-11 2.24e-08  1.99e-06   0.1
    PPWADDR (LoopCounterD1_7_1_1)     1.96e-06 2.05e-11 6.35e-07  2.60e-06   0.1
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_0_1)
                                      1.96e-06 1.59e-11 2.24e-08  1.99e-06   0.1
    WPRADDR (LoopCounterD1_7_1_2)     1.96e-06 1.98e-11 6.82e-07  2.65e-06   0.1
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_2_0)
                                      1.96e-06 1.98e-11 2.24e-08  1.99e-06   0.1
    PPRADDR (LoopCounterD1_7_1_0)     1.96e-06 2.05e-11 6.35e-07  2.60e-06   0.1
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_0_0)
                                      1.96e-06 1.59e-11 2.24e-08  1.99e-06   0.1
  WPAD (RF_2P_WORDWD48_DWD16_SIZE16)  2.56e-04 2.22e-10 3.28e-04  5.84e-04  31.2
1
****************************************
Report : Averaged Power
Design : PE
Version: M-2017.06-SP2
Date   : Mon Jul 22 16:49:54 2019
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           1.229e-06 1.903e-08 5.268e-04 5.281e-04 (28.22%)  
sequential              7.830e-05 2.442e-07 3.914e-05 1.177e-04 ( 6.29%)  
memory                  5.281e-04    0.0000 6.972e-04 1.225e-03 (65.49%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 2.632e-07   ( 0.01%)
  Cell Internal Power  = 6.076e-04   (32.47%)
  Cell Leakage Power   = 1.263e-03   (67.51%)
                         ---------
Total Power            = 1.871e-03  (100.00%)

1
