<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m32r › platforms › oaks32r › setup.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>setup.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/m32r/platforms/oaks32r/setup.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Setup routines for OAKS32R Board</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2002-2005  Hiroyuki Kondo, Hirokazu Takata,</span>
<span class="cm"> *                           Hitoshi Yamamoto, Mamoru Sakugawa</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/m32r.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define irq2port(x) (M32R_ICU_CR1_PORTL + ((x - 1) * sizeof(unsigned long)))</span>

<span class="n">icu_data_t</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">NR_IRQS</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_oaks32r_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">irq2port</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">M32R_ICUCR_ILEVEL7</span><span class="p">;</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_oaks32r_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">irq2port</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">icucr</span><span class="o">|</span><span class="n">M32R_ICUCR_IEN</span><span class="o">|</span><span class="n">M32R_ICUCR_ILEVEL6</span><span class="p">;</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mask_oaks32r</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">disable_oaks32r_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">unmask_oaks32r</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">enable_oaks32r_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">shutdown_oaks32r</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">;</span>

	<span class="n">port</span> <span class="o">=</span> <span class="n">irq2port</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">M32R_ICUCR_ILEVEL7</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">oaks32r_irq_type</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;OAKS32R-IRQ&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>	<span class="o">=</span> <span class="n">shutdown_oaks32r</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_oaks32r</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_oaks32r</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">once</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">once</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">once</span><span class="o">++</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_NE2000</span>
	<span class="cm">/* INT3 : LAN controller (RTL8019AS) */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_INT3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oaks32r_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_INT3</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">M32R_ICUCR_IEN</span><span class="o">|</span><span class="n">M32R_ICUCR_ISMOD10</span><span class="p">;</span>
	<span class="n">disable_oaks32r_irq</span><span class="p">(</span><span class="n">M32R_IRQ_INT3</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_M32R_NE2000 */</span><span class="cp"></span>

	<span class="cm">/* MFT2 : system timer */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_MFT2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oaks32r_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_MFT2</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="n">M32R_ICUCR_IEN</span><span class="p">;</span>
	<span class="n">disable_oaks32r_irq</span><span class="p">(</span><span class="n">M32R_IRQ_MFT2</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SERIAL_M32R_SIO</span>
	<span class="cm">/* SIO0_R : uart receive data */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_R</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oaks32r_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO0_R</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_oaks32r_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_R</span><span class="p">);</span>

	<span class="cm">/* SIO0_S : uart send data */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_S</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oaks32r_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO0_S</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_oaks32r_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO0_S</span><span class="p">);</span>

	<span class="cm">/* SIO1_R : uart receive data */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_R</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oaks32r_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO1_R</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_oaks32r_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_R</span><span class="p">);</span>

	<span class="cm">/* SIO1_S : uart send data */</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_S</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oaks32r_irq_type</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="n">M32R_IRQ_SIO1_S</span><span class="p">].</span><span class="n">icucr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">disable_oaks32r_irq</span><span class="p">(</span><span class="n">M32R_IRQ_SIO1_S</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SERIAL_M32R_SIO */</span><span class="cp"></span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
