// Seed: 4215041698
module module_0 (
    input supply1 id_0,
    output tri id_1
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output wire id_2,
    output logic id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    input tri0 id_7,
    input wand id_8,
    output wire id_9,
    output wire id_10
);
  assign id_2 = id_5 == id_5;
  final begin
    if (id_4) begin
      id_9 = id_1;
      id_3 <= id_1 * 1'h0;
    end
  end
  module_0(
      id_0, id_2
  );
  tri0 id_12;
  id_13 :
  assert property (@(posedge id_0) 1 & ~id_12 * id_0)
  else id_10 = id_0;
  wire id_14;
endmodule
