<stg><name>nv10CalcArbitration</name>


<trans_list>

<trans id="591" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="found_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="40" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="78" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="115" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="120" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %min_mclk_extra_1 = alloca i32

]]></Node>
<StgValue><ssdm name="min_mclk_extra_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %pclk_freq = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_pclk_khz)

]]></Node>
<StgValue><ssdm name="pclk_freq"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %bpp = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_pix_bpp)

]]></Node>
<StgValue><ssdm name="bpp"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %mul_ln142 = mul nsw i32 %pclk_freq, %bpp

]]></Node>
<StgValue><ssdm name="mul_ln142"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:52  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln142, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %sub_ln142 = sub i32 0, %mul_ln142

]]></Node>
<StgValue><ssdm name="sub_ln142"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:54  %tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln142, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:57  %tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mul_ln142, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %arb_memory_width_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_memory_width)

]]></Node>
<StgValue><ssdm name="arb_memory_width_rea"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %video_enable = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_enable_video)

]]></Node>
<StgValue><ssdm name="video_enable"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %mp_enable = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_enable_mp)

]]></Node>
<StgValue><ssdm name="mp_enable"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %arb_memory_type_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_memory_type)

]]></Node>
<StgValue><ssdm name="arb_memory_type_read"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %icmp_ln63 = icmp eq i32 %arb_memory_type_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %icmp_ln64 = icmp eq i32 %arb_memory_width_rea, 64

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:28  %select_ln64 = select i1 %icmp_ln64, i5 -10, i5 -12

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:29  %select_ln68 = select i1 %icmp_ln64, i5 -12, i5 -13

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:30  %select_ln63 = select i1 %icmp_ln63, i5 %select_ln64, i5 %select_ln68

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %icmp_ln73 = icmp eq i32 %video_enable, 0

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %icmp_ln73_1 = icmp eq i32 %arb_memory_width_rea, 128

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %icmp_ln88 = icmp eq i32 %mp_enable, 0

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:41  %mclks = add i5 %select_ln63, 4

]]></Node>
<StgValue><ssdm name="mclks"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:42  %select_ln88 = select i1 %icmp_ln88, i5 %select_ln63, i5 %mclks

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="29">
<![CDATA[
_ifconv:55  %zext_ln142 = zext i29 %tmp to i30

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:56  %sub_ln142_1 = sub i30 0, %zext_ln142

]]></Node>
<StgValue><ssdm name="sub_ln142_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="29">
<![CDATA[
_ifconv:58  %zext_ln142_1 = zext i29 %tmp_1 to i30

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv:59  %crtc_drain_rate = select i1 %tmp_2, i30 %sub_ln142_1, i30 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="crtc_drain_rate"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %add_ln156 = add i32 %arb_memory_width_rea, -64

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:69  %tmp_3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln156, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:70  %icmp_ln156 = icmp ne i26 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_valid), !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_graphics_lwm), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_graphics_burst_size), !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_video_lwm), !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_video_burst_size), !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_pclk_khz), !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_mclk_khz), !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_nvclk_khz), !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_mem_page_miss), !map !47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_memory_width), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_enable_video), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_pix_bpp), !map !59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_enable_mp), !map !63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %arb_memory_type), !map !67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:15  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @nv10CalcArbitration_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %mclk_freq = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_mclk_khz)

]]></Node>
<StgValue><ssdm name="mclk_freq"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %nvclk_freq = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_nvclk_khz)

]]></Node>
<StgValue><ssdm name="nvclk_freq"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %pagemiss = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %arb_mem_page_miss)

]]></Node>
<StgValue><ssdm name="pagemiss"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %and_ln73 = and i1 %icmp_ln73, %icmp_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %icmp_ln74 = icmp eq i32 %bpp, 32

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:35  %mclk_extra = select i1 %icmp_ln74, i6 31, i6 -22

]]></Node>
<StgValue><ssdm name="mclk_extra"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:36  %select_ln77 = select i1 %icmp_ln74, i6 8, i6 4

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:37  %mclk_extra_1 = select i1 %and_ln73, i6 %mclk_extra, i6 %select_ln77

]]></Node>
<StgValue><ssdm name="mclk_extra_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:38  %zext_ln73 = zext i6 %mclk_extra_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:39  %select_ln73 = select i1 %and_ln73, i32 17, i32 18

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="5">
<![CDATA[
_ifconv:43  %zext_ln88 = zext i5 %select_ln88 to i26

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="5">
<![CDATA[
_ifconv:44  %zext_ln88_1 = zext i5 %select_ln88 to i7

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:45  %mclk_loop = add i7 %zext_ln88_1, %zext_ln73

]]></Node>
<StgValue><ssdm name="mclk_loop"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="7">
<![CDATA[
_ifconv:46  %zext_ln100 = zext i7 %mclk_loop to i28

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:47  %mul_ln100 = mul i28 %zext_ln100, 1000000

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:48  %zext_ln100_1 = zext i28 %mul_ln100 to i32

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:49  %mul_ln102 = mul i26 %zext_ln88, 1000000

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:50  %zext_ln102 = zext i26 %mul_ln102 to i32

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="30">
<![CDATA[
_ifconv:60  %sext_ln142 = sext i30 %crtc_drain_rate to i32

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:61  %select_ln148 = select i1 %icmp_ln88, i32 2000000, i32 3000000

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:62  %mul_ln148 = mul i32 %select_ln148, %pagemiss

]]></Node>
<StgValue><ssdm name="mul_ln148"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64  %mul_ln158 = mul nsw i32 %sext_ln142, 100

]]></Node>
<StgValue><ssdm name="mul_ln158"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65  %mul_ln158_1 = mul i32 %nvclk_freq, 816

]]></Node>
<StgValue><ssdm name="mul_ln158_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66  %mul_ln162 = mul i32 %nvclk_freq, 784

]]></Node>
<StgValue><ssdm name="mul_ln162"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %icmp_ln162 = icmp slt i32 %mul_ln158, %mul_ln162

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68  %mul_ln123 = mul i32 %pagemiss, 2000000

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %icmp_ln156_1 = icmp slt i32 %mul_ln158, %mul_ln158_1

]]></Node>
<StgValue><ssdm name="icmp_ln156_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %xor_ln156 = xor i1 %icmp_ln156_1, true

]]></Node>
<StgValue><ssdm name="xor_ln156"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %or_ln156 = or i1 %icmp_ln156, %xor_ln156

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:74  store i32 %select_ln73, i32* %min_mclk_extra_1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:75  br label %0

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0  %found_0 = phi i1 [ false, %_ifconv ], [ %found_5, %._crit_edge6 ]

]]></Node>
<StgValue><ssdm name="found_0"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %cbs_0 = phi i32 [ 512, %_ifconv ], [ %cbs_7, %._crit_edge6 ]

]]></Node>
<StgValue><ssdm name="cbs_0"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %found_0, label %10, label %1

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="found_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %min_mclk_extra_1_loa = load i32* %min_mclk_extra_1

]]></Node>
<StgValue><ssdm name="min_mclk_extra_1_loa"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="found_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln103 = mul i32 %min_mclk_extra_1_loa, 1000000

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="found_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="203" st_id="5" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="204" st_id="6" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="206" st_id="8" stage="33" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="208" st_id="9" stage="32" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="210" st_id="10" stage="31" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="31" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="213" st_id="11" stage="30" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="30" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="30" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="217" st_id="12" stage="29" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="29" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="29" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="221" st_id="13" stage="28" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="28" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="28" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="28" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="27" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="27" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="27" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="27" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="231" st_id="15" stage="26" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="26" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="26" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="26" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="25" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="25" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="25" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="25" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="241" st_id="17" stage="24" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="24" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="24" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="24" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="246" st_id="18" stage="23" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="23" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="23" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="23" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="251" st_id="19" stage="22" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="22" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="22" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="22" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="256" st_id="20" stage="21" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="21" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="21" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="21" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="261" st_id="21" stage="20" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="20" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="20" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="20" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="19" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="19" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="19" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="19" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="271" st_id="23" stage="18" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="18" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="18" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="18" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="276" st_id="24" stage="17" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="17" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="17" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="17" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="281" st_id="25" stage="16" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="16" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="16" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="16" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="286" st_id="26" stage="15" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="15" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="15" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="15" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="291" st_id="27" stage="14" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="14" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="14" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="14" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="296" st_id="28" stage="13" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="13" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="13" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="13" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="301" st_id="29" stage="12" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="12" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="12" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="12" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="306" st_id="30" stage="11" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="11" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="11" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="11" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="311" st_id="31" stage="10" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="10" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="10" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="10" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="316" st_id="32" stage="9" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="317" st_id="32" stage="9" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="9" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="9" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="321" st_id="33" stage="8" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="8" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="324" st_id="33" stage="8" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="325" st_id="33" stage="8" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="326" st_id="34" stage="7" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="7" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="328" st_id="34" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="329" st_id="34" stage="7" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="330" st_id="34" stage="7" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="331" st_id="35" stage="6" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="6" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="6" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="6" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="336" st_id="36" stage="5" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="337" st_id="36" stage="5" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="339" st_id="36" stage="5" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="340" st_id="36" stage="5" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="341" st_id="37" stage="4" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="4" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="343" st_id="37" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="344" st_id="37" stage="4" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="345" st_id="37" stage="4" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="346" st_id="38" stage="3" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="3" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="3" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="3" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="351" st_id="39" stage="2" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="352" st_id="39" stage="2" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="353" st_id="39" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="354" st_id="39" stage="2" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="355" st_id="39" stage="2" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="356" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="357" st_id="40" stage="1" lat="33">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %us_m = sdiv i32 %zext_ln100_1, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m"/></StgValue>
</operation>

<operation id="358" st_id="40" stage="1" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_m_min = sdiv i32 %zext_ln102, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_m_min"/></StgValue>
</operation>

<operation id="359" st_id="40" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %us_min_mclk_extra = sdiv i32 %mul_ln103, %mclk_freq

]]></Node>
<StgValue><ssdm name="us_min_mclk_extra"/></StgValue>
</operation>

<operation id="360" st_id="40" stage="1" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_n = sdiv i32 9000000, %nvclk_freq

]]></Node>
<StgValue><ssdm name="us_n"/></StgValue>
</operation>

<operation id="361" st_id="40" stage="1" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %us_p = sdiv i32 4000000, %pclk_freq

]]></Node>
<StgValue><ssdm name="us_p"/></StgValue>
</operation>

<operation id="362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln73, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="366" st_id="41" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="368" st_id="42" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="370" st_id="43" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="372" st_id="44" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="373" st_id="44" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="374" st_id="45" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="375" st_id="45" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="376" st_id="46" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="377" st_id="46" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="378" st_id="47" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="379" st_id="47" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="380" st_id="48" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="381" st_id="48" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="382" st_id="49" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="383" st_id="49" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="384" st_id="50" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="385" st_id="50" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="386" st_id="51" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="387" st_id="51" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="388" st_id="52" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="389" st_id="52" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="390" st_id="53" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="391" st_id="53" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="392" st_id="54" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="393" st_id="54" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="394" st_id="55" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="395" st_id="55" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="396" st_id="56" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="397" st_id="56" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="398" st_id="57" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="399" st_id="57" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="400" st_id="58" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="401" st_id="58" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="402" st_id="59" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="403" st_id="59" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="404" st_id="60" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="405" st_id="60" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="406" st_id="61" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="407" st_id="61" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="408" st_id="62" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="409" st_id="62" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="410" st_id="63" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="411" st_id="63" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="412" st_id="64" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="413" st_id="64" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="414" st_id="65" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="415" st_id="65" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="416" st_id="66" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="417" st_id="66" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="418" st_id="67" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="419" st_id="67" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="420" st_id="68" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="421" st_id="68" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="422" st_id="69" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="423" st_id="69" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="424" st_id="70" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="425" st_id="70" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="426" st_id="71" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="427" st_id="71" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="428" st_id="72" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="429" st_id="72" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="430" st_id="73" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="431" st_id="73" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="432" st_id="74" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="433" st_id="74" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="434" st_id="75" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vpm_us = sdiv i32 %mul_ln123, %mclk_freq

]]></Node>
<StgValue><ssdm name="vpm_us"/></StgValue>
</operation>

<operation id="435" st_id="75" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %cpm_us_1 = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us_1"/></StgValue>
</operation>

<operation id="436" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %empty = shl i32 %us_m, 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="437" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln132 = add i32 %us_p, %us_n

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="438" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln132_1 = add i32 %cpm_us_1, %empty

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="439" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln132_2 = add i32 %add_ln132_1, %vpm_us

]]></Node>
<StgValue><ssdm name="add_ln132_2"/></StgValue>
</operation>

<operation id="440" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %us_crt_1 = add i32 %add_ln132_2, %add_ln132

]]></Node>
<StgValue><ssdm name="us_crt_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="441" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln137 = mul nsw i32 %us_crt_1, %sext_ln142

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="442" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln137, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="443" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="65" op_0_bw="32">
<![CDATA[
:8  %sext_ln137 = sext i32 %mul_ln137 to i65

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="444" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:9  %mul_ln137_1 = mul i65 4503599628, %sext_ln137

]]></Node>
<StgValue><ssdm name="mul_ln137_1"/></StgValue>
</operation>

<operation id="445" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_9 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %mul_ln137_1, i32 52, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="446" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:10  %sub_ln137 = sub i65 0, %mul_ln137_1

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="447" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %sub_ln137, i32 52, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="448" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:14  %select_ln137 = select i1 %tmp_7, i13 %tmp_8, i13 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="449" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15  %sub_ln137_1 = sub i13 0, %select_ln137

]]></Node>
<StgValue><ssdm name="sub_ln137_1"/></StgValue>
</operation>

<operation id="450" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:16  %select_ln137_1 = select i1 %tmp_7, i13 %sub_ln137_1, i13 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="451" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:17  %clwm_1 = add i13 1, %select_ln137_1

]]></Node>
<StgValue><ssdm name="clwm_1"/></StgValue>
</operation>

<operation id="452" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="453" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:7  %sub_ln151 = sub i65 0, %mul_ln151_1

]]></Node>
<StgValue><ssdm name="sub_ln151"/></StgValue>
</operation>

<operation id="454" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_5 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %sub_ln151, i32 52, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="455" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:11  %select_ln151 = select i1 %tmp_4, i13 %tmp_5, i13 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="456" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %sub_ln151_1 = sub i13 0, %select_ln151

]]></Node>
<StgValue><ssdm name="sub_ln151_1"/></StgValue>
</operation>

<operation id="457" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:13  %select_ln151_1 = select i1 %tmp_4, i13 %sub_ln151_1, i13 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln151_1"/></StgValue>
</operation>

<operation id="458" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %clwm = add i13 %select_ln151_1, 1

]]></Node>
<StgValue><ssdm name="clwm"/></StgValue>
</operation>

<operation id="459" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:15  %select_ln156 = select i1 %icmp_ln156, i13 %clwm, i13 4095

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="460" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %or_ln156, label %._crit_edge5, label %4

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="461" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
<literal name="or_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %select_ln162 = select i1 %icmp_ln162, i32 %cbs_0, i32 512

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="462" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
<literal name="or_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:1  %select_ln162_1 = select i1 %icmp_ln162, i13 %clwm, i13 1024

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="463" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
<literal name="or_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="464" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:22  %add_ln179 = add i32 %us_min_mclk_extra, %us_m_min

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="465" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:23  %add_ln179_1 = add i32 %us_n, %us_p

]]></Node>
<StgValue><ssdm name="add_ln179_1"/></StgValue>
</operation>

<operation id="466" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:24  %m2us = add i32 %add_ln179_1, %add_ln179

]]></Node>
<StgValue><ssdm name="m2us"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="467" st_id="79" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="468" st_id="80" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="469" st_id="81" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="470" st_id="82" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="471" st_id="83" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="472" st_id="84" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="473" st_id="85" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="474" st_id="86" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="475" st_id="87" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="476" st_id="88" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="477" st_id="89" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="478" st_id="90" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="479" st_id="91" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="480" st_id="92" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="481" st_id="93" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="482" st_id="94" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="483" st_id="95" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="484" st_id="96" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="485" st_id="97" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="486" st_id="98" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="487" st_id="99" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="488" st_id="100" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="489" st_id="101" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="490" st_id="102" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="491" st_id="103" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="492" st_id="104" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="493" st_id="105" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="494" st_id="106" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="495" st_id="107" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="496" st_id="108" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="497" st_id="109" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="498" st_id="110" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="499" st_id="111" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="500" st_id="112" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="501" st_id="113" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %cpm_us = sdiv i32 %mul_ln148, %mclk_freq

]]></Node>
<StgValue><ssdm name="cpm_us"/></StgValue>
</operation>

<operation id="502" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln150 = add i32 %us_m, %us_n

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="503" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln150_1 = add i32 %cpm_us, %us_p

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="504" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %us_crt = add i32 %add_ln150, %add_ln150_1

]]></Node>
<StgValue><ssdm name="us_crt"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="505" st_id="114" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln151 = mul nsw i32 %sext_ln142, %us_crt

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="506" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln151, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="507" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="65" op_0_bw="32">
<![CDATA[
:5  %sext_ln151 = sext i32 %mul_ln151 to i65

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="508" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:6  %mul_ln151_1 = mul i65 %sext_ln151, 4503599628

]]></Node>
<StgValue><ssdm name="mul_ln151_1"/></StgValue>
</operation>

<operation id="509" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_6 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %mul_ln151_1, i32 52, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="510" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge5:0  %cbs_4 = phi i32 [ %cbs_0, %2 ], [ %select_ln162, %4 ], [ %cbs_0, %3 ]

]]></Node>
<StgValue><ssdm name="cbs_4"/></StgValue>
</operation>

<operation id="511" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0">
<![CDATA[
._crit_edge5:1  %clwm_3 = phi i13 [ %clwm_1, %2 ], [ %select_ln162_1, %4 ], [ %select_ln156, %3 ]

]]></Node>
<StgValue><ssdm name="clwm_3"/></StgValue>
</operation>

<operation id="512" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge5:3  %sext_ln174_1 = sext i13 %clwm_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln174_1"/></StgValue>
</operation>

<operation id="513" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
._crit_edge5:4  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %clwm_3, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="514" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge5:5  %sub_ln174 = sub i13 0, %clwm_3

]]></Node>
<StgValue><ssdm name="sub_ln174"/></StgValue>
</operation>

<operation id="515" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:6  %trunc_ln174_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln174, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln174_1"/></StgValue>
</operation>

<operation id="516" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge5:7  %sext_ln174_2 = sext i10 %trunc_ln174_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln174_2"/></StgValue>
</operation>

<operation id="517" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge5:8  %zext_ln174 = zext i11 %sext_ln174_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="518" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge5:9  %sub_ln174_1 = sub i12 0, %zext_ln174

]]></Node>
<StgValue><ssdm name="sub_ln174_1"/></StgValue>
</operation>

<operation id="519" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:10  %trunc_ln174_2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %clwm_3, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln174_2"/></StgValue>
</operation>

<operation id="520" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge5:11  %sext_ln174_3 = sext i10 %trunc_ln174_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln174_3"/></StgValue>
</operation>

<operation id="521" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge5:12  %zext_ln174_1 = zext i11 %sext_ln174_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="522" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge5:13  %select_ln174 = select i1 %tmp_10, i12 %sub_ln174_1, i12 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="523" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
._crit_edge5:14  %tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %select_ln174, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="524" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge5:15  %icmp_ln175 = icmp slt i15 %tmp_s, %sext_ln174_1

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="525" st_id="116" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:25  %mul_ln182 = mul nsw i32 %pclk_freq, %m2us

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="526" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:29  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln182, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="527" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="65" op_0_bw="32">
<![CDATA[
._crit_edge5:26  %sext_ln182 = sext i32 %mul_ln182 to i65

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="528" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge5:27  %mul_ln182_1 = mul i65 %sext_ln182, 4503599628

]]></Node>
<StgValue><ssdm name="mul_ln182_1"/></StgValue>
</operation>

<operation id="529" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:32  %tmp_17 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %mul_ln182_1, i32 52, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="530" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge5:28  %sub_ln182 = sub i65 0, %mul_ln182_1

]]></Node>
<StgValue><ssdm name="sub_ln182"/></StgValue>
</operation>

<operation id="531" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:30  %tmp_16 = call i13 @_ssdm_op_PartSelect.i13.i65.i32.i32(i65 %sub_ln182, i32 52, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="532" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge5:31  %sext_ln182_1 = sext i13 %tmp_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln182_1"/></StgValue>
</operation>

<operation id="533" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge5:33  %sext_ln182_2 = sext i13 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln182_2"/></StgValue>
</operation>

<operation id="534" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:34  %select_ln182 = select i1 %tmp_11, i32 %sext_ln182_1, i32 %sext_ln182_2

]]></Node>
<StgValue><ssdm name="select_ln182"/></StgValue>
</operation>

<operation id="535" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:35  %sub_ln182_1 = sub i32 0, %select_ln182

]]></Node>
<StgValue><ssdm name="sub_ln182_1"/></StgValue>
</operation>

<operation id="536" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:36  %p1clk = select i1 %tmp_11, i32 %sub_ln182_1, i32 %sext_ln182_2

]]></Node>
<StgValue><ssdm name="p1clk"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="537" st_id="119" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:37  %mul_ln183 = mul nsw i32 %bpp, %p1clk

]]></Node>
<StgValue><ssdm name="mul_ln183"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="538" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge5:2  %sext_ln174 = sext i13 %clwm_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="539" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge5:16  %clwm_2 = add i14 %sext_ln174, 8

]]></Node>
<StgValue><ssdm name="clwm_2"/></StgValue>
</operation>

<operation id="540" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge5:17  %select_ln175 = select i1 %icmp_ln175, i14 %clwm_2, i14 %sext_ln174

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="541" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge5:18  %sext_ln175 = sext i14 %select_ln175 to i32

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="542" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge5:19  %add_ln178 = add i14 %select_ln175, -1024

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="543" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="14">
<![CDATA[
._crit_edge5:20  %sext_ln178 = sext i14 %add_ln178 to i32

]]></Node>
<StgValue><ssdm name="sext_ln178"/></StgValue>
</operation>

<operation id="544" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:21  %m1 = add i32 %sext_ln178, %cbs_4

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="545" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:38  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln183, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="546" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:39  %sub_ln183 = sub i32 0, %mul_ln183

]]></Node>
<StgValue><ssdm name="sub_ln183"/></StgValue>
</operation>

<operation id="547" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:40  %tmp_12 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln183, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="548" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="30" op_0_bw="29">
<![CDATA[
._crit_edge5:41  %zext_ln183 = zext i29 %tmp_12 to i30

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="549" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge5:42  %sub_ln183_1 = sub i30 0, %zext_ln183

]]></Node>
<StgValue><ssdm name="sub_ln183_1"/></StgValue>
</operation>

<operation id="550" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:43  %tmp_13 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mul_ln183, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="551" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="30" op_0_bw="29">
<![CDATA[
._crit_edge5:44  %zext_ln183_1 = zext i29 %tmp_13 to i30

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="552" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge5:45  %p2 = select i1 %tmp_18, i30 %sub_ln183_1, i30 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>

<operation id="553" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge5:46  %sext_ln183 = sext i30 %p2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="554" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:47  %icmp_ln185 = icmp slt i32 %sext_ln183, %m1

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="555" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:48  %icmp_ln185_1 = icmp sgt i32 %m1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln185_1"/></StgValue>
</operation>

<operation id="556" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge5:49  %and_ln185 = and i1 %icmp_ln185, %icmp_ln185_1

]]></Node>
<StgValue><ssdm name="and_ln185"/></StgValue>
</operation>

<operation id="557" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:50  br i1 %and_ln185, label %5, label %8

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="558" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln175, i32 10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="559" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln200 = icmp sgt i4 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="560" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln200, label %9, label %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="561" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %min_mclk_extra_1_loa_2 = load i32* %min_mclk_extra_1

]]></Node>
<StgValue><ssdm name="min_mclk_extra_1_loa_2"/></StgValue>
</operation>

<operation id="562" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="563" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln203 = icmp eq i32 %min_mclk_extra_1_loa_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="564" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %min_mclk_extra_2 = add nsw i32 %min_mclk_extra_1_loa_2, -1

]]></Node>
<StgValue><ssdm name="min_mclk_extra_2"/></StgValue>
</operation>

<operation id="565" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %min_mclk_extra_3 = select i1 %icmp_ln203, i32 0, i32 %min_mclk_extra_2

]]></Node>
<StgValue><ssdm name="min_mclk_extra_3"/></StgValue>
</operation>

<operation id="566" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %min_mclk_extra_3, i32* %min_mclk_extra_1

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="567" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="568" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %min_mclk_extra_1_loa_1 = load i32* %min_mclk_extra_1

]]></Node>
<StgValue><ssdm name="min_mclk_extra_1_loa_1"/></StgValue>
</operation>

<operation id="569" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_valid, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln186"/></StgValue>
</operation>

<operation id="570" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln188 = icmp eq i32 %min_mclk_extra_1_loa_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="571" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln188, label %6, label %7

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="572" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %min_mclk_extra = add nsw i32 %min_mclk_extra_1_loa_1, -1

]]></Node>
<StgValue><ssdm name="min_mclk_extra"/></StgValue>
</operation>

<operation id="573" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  store i32 %min_mclk_extra, i32* %min_mclk_extra_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="574" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="575" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln189 = icmp slt i32 %cbs_4, 33

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="576" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %cbs = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cbs_4, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="cbs"/></StgValue>
</operation>

<operation id="577" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="31">
<![CDATA[
:2  %cbs_1 = zext i31 %cbs to i32

]]></Node>
<StgValue><ssdm name="cbs_1"/></StgValue>
</operation>

<operation id="578" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln189 = select i1 %icmp_ln189, i32 %cbs_4, i32 %cbs_1

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="579" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  store i32 0, i32* %min_mclk_extra_1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="580" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185" val="1"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="581" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge6:0  %found_5 = phi i1 [ false, %7 ], [ %icmp_ln203, %9 ], [ true, %8 ], [ %icmp_ln189, %6 ]

]]></Node>
<StgValue><ssdm name="found_5"/></StgValue>
</operation>

<operation id="582" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge6:1  %cbs_7 = phi i32 [ %cbs_4, %7 ], [ %cbs_4, %9 ], [ %cbs_4, %8 ], [ %select_ln189, %6 ]

]]></Node>
<StgValue><ssdm name="cbs_7"/></StgValue>
</operation>

<operation id="583" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:2  %clwm_4 = sub i32 1032, %cbs_7

]]></Node>
<StgValue><ssdm name="clwm_4"/></StgValue>
</operation>

<operation id="584" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:3  %icmp_ln211 = icmp slt i32 %sext_ln175, %clwm_4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="585" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge6:4  %clwm_6 = select i1 %icmp_ln211, i32 %clwm_4, i32 %sext_ln175

]]></Node>
<StgValue><ssdm name="clwm_6"/></StgValue>
</operation>

<operation id="586" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge6:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_graphics_lwm, i32 %clwm_6)

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="587" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge6:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_graphics_burst_size, i32 %cbs_7)

]]></Node>
<StgValue><ssdm name="write_ln217"/></StgValue>
</operation>

<operation id="588" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge6:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_video_lwm, i32 1024)

]]></Node>
<StgValue><ssdm name="write_ln219"/></StgValue>
</operation>

<operation id="589" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge6:8  call void @_ssdm_op_Write.ap_auto.i32P(i32* %fifo_video_burst_size, i32 512)

]]></Node>
<StgValue><ssdm name="write_ln220"/></StgValue>
</operation>

<operation id="590" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
