
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 9.74

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.28 source latency stage_imm.internal_data[5]$_DFFE_PP0P_/CLK ^
  -0.28 target latency stage_imm.internal_data[5]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_scalar_fp.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input30/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.20    4.20 v input30/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net30 (net)
                  0.20    0.00    4.20 v _233_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    44    0.56    0.28    0.22    4.43 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _000_ (net)
                  0.28    0.00    4.43 ^ stage_is_scalar_fp.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.12    0.07    0.14    0.29 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.29 ^ stage_is_scalar_fp.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.26    0.55   library removal time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  3.88   slack (MET)


Startpoint: stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.09    0.40    0.68 v stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net56 (net)
                  0.09    0.00    0.68 v _370_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.09    0.76 ^ _370_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _171_ (net)
                  0.10    0.00    0.76 ^ _371_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.05    0.05    0.81 v _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _025_ (net)
                  0.05    0.00    0.81 v stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.05    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_and.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input30/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.20    4.20 v input30/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net30 (net)
                  0.20    0.00    4.20 v _233_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    44    0.56    0.28    0.22    4.43 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _000_ (net)
                  0.28    0.00    4.43 ^ stage_is_and.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.43   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.24    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.12    0.15   20.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   20.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.07    0.14   20.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   20.28 ^ stage_is_and.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.28   clock reconvergence pessimism
                          0.07   20.36   library recovery time
                                 20.36   data required time
-----------------------------------------------------------------------------
                                 20.36   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 15.93   slack (MET)


Startpoint: instruction_id[20] (input port clocked by clk)
Endpoint: vs2_id[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v instruction_id[20] (in)
                                         instruction_id[20] (net)
                  0.00    0.00    4.00 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.23    0.75    4.75 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net12 (net)
                  0.23    0.00    4.75 v _455_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.77    5.52 v _455_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net93 (net)
                  0.17    0.00    5.52 v output93/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.74    6.26 v output93/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         vs2_id[0] (net)
                  0.17    0.00    6.26 v vs2_id[0] (out)
                                  6.26   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.26   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_and.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input30/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.20    4.20 v input30/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net30 (net)
                  0.20    0.00    4.20 v _233_/I (gf180mcu_fd_sc_mcu9t5v0__inv_16)
    44    0.56    0.28    0.22    4.43 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_16)
                                         _000_ (net)
                  0.28    0.00    4.43 ^ stage_is_and.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.43   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.24    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.12    0.15   20.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.00   20.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.07    0.14   20.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   20.28 ^ stage_is_and.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.28   clock reconvergence pessimism
                          0.07   20.36   library recovery time
                                 20.36   data required time
-----------------------------------------------------------------------------
                                 20.36   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 15.93   slack (MET)


Startpoint: instruction_id[20] (input port clocked by clk)
Endpoint: vs2_id[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v instruction_id[20] (in)
                                         instruction_id[20] (net)
                  0.00    0.00    4.00 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.23    0.75    4.75 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net12 (net)
                  0.23    0.00    4.75 v _455_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.77    5.52 v _455_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net93 (net)
                  0.17    0.00    5.52 v output93/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.74    6.26 v output93/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         vs2_id[0] (net)
                  0.17    0.00    6.26 v vs2_id[0] (out)
                                  6.26   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -6.26   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.6343425512313843

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5837

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20290324091911316

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9095

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_mask.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_mask.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.29 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.29 ^ stage_is_mask.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.69    0.98 ^ stage_is_mask.internal_data[1]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.09    1.07 v _323_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.18    1.25 ^ _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.00    1.25 ^ stage_is_mask.internal_data[1]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.25   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.15   20.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   20.29 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   20.29 ^ stage_is_mask.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   20.29   clock reconvergence pessimism
  -0.16   20.13   library setup time
          20.13   data required time
---------------------------------------------------------
          20.13   data required time
          -1.25   data arrival time
---------------------------------------------------------
          18.88   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.68 v stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    0.76 ^ _370_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.05    0.81 v _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    0.81 v stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.81   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ stage_is_scalar_int.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.28   clock reconvergence pessimism
   0.05    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2832

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2878

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
6.2613

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
9.7387

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
155.537987

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.06e-03   2.14e-05   2.62e-08   2.08e-03  31.3%
Combinational          8.76e-04   5.37e-04   6.92e-08   1.41e-03  21.3%
Clock                  2.09e-03   1.06e-03   1.39e-07   3.14e-03  47.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.02e-03   1.61e-03   2.34e-07   6.64e-03 100.0%
                          75.7%      24.3%       0.0%
