# Note
```
guid: jb!o~@K@q)
notetype: Basic
```

### Tags
```
```

## Front
Verilog: Conditional assignment

## Back
\(y=s\;?\; d1:d2;\)
true: first option, false second option

can be nested
