module mux21_tb;
reg [1:0]I;
reg S;
wire Y;
mux_2_1 dut(Y,I,S);
initial begin
I=2'b01; S=0;
#10;S=1;
#10;
$finish;
end
endmodule