module wideexpr_00312(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = &($signed((ctrl[3]?s1:s4)));
  assign y2 = ((ctrl[0]?(ctrl[6]?$unsigned({(ctrl[2]?(ctrl[5]?s1:2'sb11):(ctrl[4]?s2:3'sb011)),$signed((u7)|(6'sb010100))}):(({4{(3'sb010)<<(s4)}})^~((-(s4))<(s1)))>(({{3{s6}},4'sb0101,(ctrl[2]?s5:s1),$unsigned(s0)})<<(s4))):5'sb11110))<<<($signed(s7));
  assign y3 = {(ctrl[6]?s4:{2{s1}}),$signed($signed((({4{$signed(6'sb111111)}})|((u0)^~(s0)))|({3{((5'sb01100)-(2'sb00))<<(-(s5))}}))),(ctrl[5]?1'sb1:!(+(5'sb00110)))};
  assign y4 = (-($signed($signed((5'sb00011)>>>(s5)))))<(+(((4'sb0111)|($signed(((ctrl[7]?4'sb1001:s0))^(s1))))<<(1'sb0)));
  assign y5 = ($signed(-(((s4)!=(u4))&($unsigned(s5)))))|(1'sb1);
  assign y6 = (s1)^~($signed(-(($signed(s2))>>(+(s0)))));
  assign y7 = -({2{(ctrl[6]?+(-(($signed({4{s7}}))+({(1'sb1)<=(s6)}))):+($unsigned(u1)))}});
endmodule
