{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7182, "design__instance__area": 108188, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 144, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.0092272087931633, "power__switching__total": 0.004901322536170483, "power__leakage__total": 1.7512794556751032e-06, "power__total": 0.01413028221577406, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.404012, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.404012, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.576511, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.995804, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.576511, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 144, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": -0.255824, "clock__skew__worst_setup": -0.738393, "timing__hold__ws": 0.256094, "timing__setup__ws": 43.251221, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.256094, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 49.507912, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.65 564.57", "design__core__bbox": "6.72 15.68 539.84 548.8", "design__io": 77, "design__die__area": 308622, "design__core__area": 284217, "design__instance__count__stdcell": 7182, "design__instance__area__stdcell": 108188, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.380654, "design__instance__utilization__stdcell": 0.380654, "floorplan__design__io": 75, "design__io__hpwl": 25093443, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 28247, "design__instance__displacement__mean": 3.933, "design__instance__displacement__max": 108.64, "route__wirelength__estimated": 141749, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3478, "route__net__special": 2, "route__drc_errors__iter:1": 1827, "route__wirelength__iter:1": 171656, "route__drc_errors__iter:2": 250, "route__wirelength__iter:2": 170330, "route__drc_errors__iter:3": 199, "route__wirelength__iter:3": 169509, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 169328, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 169327, "route__drc_errors": 0, "route__wirelength": 169327, "route__vias": 25734, "route__vias__singlecut": 25734, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 1022.14, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 144, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.723543, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.723543, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.298798, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.605, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.298798, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 49.935314, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 144, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.260576, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.260576, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.258572, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.255447, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.258572, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 144, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.39704, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.39704, "timing__hold__ws__corner:min_tt_025C_5v00": 0.57278, "timing__setup__ws__corner:min_tt_025C_5v00": 51.15868, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.57278, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 144, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.711261, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.711261, "timing__hold__ws__corner:min_ss_125C_4v50": 1.29216, "timing__setup__ws__corner:min_ss_125C_4v50": 43.896503, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.29216, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.283752, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 144, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.255824, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.255824, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.256094, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.361813, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.256094, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 144, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.41222, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.41222, "timing__hold__ws__corner:max_tt_025C_5v00": 0.581038, "timing__setup__ws__corner:max_tt_025C_5v00": 50.796913, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.581038, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 144, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.738393, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.738393, "timing__hold__ws__corner:max_ss_125C_4v50": 1.306788, "timing__setup__ws__corner:max_ss_125C_4v50": 43.251221, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.306788, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 49.507912, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 144, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.265906, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.265906, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26149, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.125851, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.26149, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99836, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000204402, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0016362, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00171397, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000199593, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00171397, "ir__voltage__worst": 5, "ir__drop__avg": 0.000204, "ir__drop__worst": 0.00164, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}