Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 03:08:53 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.901      -14.000                     26                 1902        0.151        0.000                      0                 1902        4.500        0.000                       0                   674  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.901      -14.000                     26                 1902        0.151        0.000                      0                 1902        4.500        0.000                       0                   674  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.901ns,  Total Violation      -14.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.901ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.719ns  (logic 2.440ns (22.763%)  route 8.279ns (77.237%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.435    14.960    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.084 r  game_datapath/game_cu/D_p1_score_q[0]_i_6_comp/O
                         net (fo=4, routed)           0.198    15.282    game_datapath/game_cu/D_p1_score_q[0]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.406 r  game_datapath/game_cu/D_p1_score_q[0]_i_1/O
                         net (fo=9, routed)           0.532    15.938    game_datapath/game_regfiles/D[0]
    SLICE_X11Y11         FDSE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.448    14.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y11         FDSE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X11Y11         FDSE (Setup_fdse_C_D)       -0.040    15.037    game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -0.901    

Slack (VIOLATED) :        -0.829ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.633ns  (logic 2.316ns (21.782%)  route 8.317ns (78.218%))
  Logic Levels:           15  (LUT2=2 LUT6=13)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 r  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.569    15.094    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124    15.218 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=5, routed)           0.633    15.851    game_datapath/game_regfiles/D[27]
    SLICE_X11Y6          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.451    14.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[27]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X11Y6          FDRE (Setup_fdre_C_D)       -0.058    15.022    game_datapath/game_regfiles/D_p1_score_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -15.851    
  -------------------------------------------------------------------
                         slack                                 -0.829    

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_chef_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 2.440ns (23.040%)  route 8.150ns (76.960%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.435    14.960    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.084 r  game_datapath/game_cu/D_p1_score_q[0]_i_6_comp/O
                         net (fo=4, routed)           0.198    15.282    game_datapath/game_cu/D_p1_score_q[0]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.406 r  game_datapath/game_cu/D_p1_score_q[0]_i_1/O
                         net (fo=9, routed)           0.403    15.809    game_datapath/game_regfiles/D[0]
    SLICE_X11Y7          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.450    14.855    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)       -0.062    15.017    game_datapath/game_regfiles/D_p2_chef_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_3_color_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 2.440ns (23.029%)  route 8.155ns (76.971%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.435    14.960    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.084 r  game_datapath/game_cu/D_p1_score_q[0]_i_6_comp/O
                         net (fo=4, routed)           0.198    15.282    game_datapath/game_cu/D_p1_score_q[0]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.406 r  game_datapath/game_cu/D_p1_score_q[0]_i_1/O
                         net (fo=9, routed)           0.408    15.814    game_datapath/game_regfiles/D[0]
    SLICE_X9Y9           FDSE                                         r  game_datapath/game_regfiles/D_lane_3_color_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.448    14.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y9           FDSE                                         r  game_datapath/game_regfiles/D_lane_3_color_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X9Y9           FDSE (Setup_fdse_C_D)       -0.047    15.030    game_datapath/game_regfiles/D_lane_3_color_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                 -0.784    

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_4_sushi_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 2.440ns (23.014%)  route 8.162ns (76.986%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.435    14.960    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.084 r  game_datapath/game_cu/D_p1_score_q[0]_i_6_comp/O
                         net (fo=4, routed)           0.198    15.282    game_datapath/game_cu/D_p1_score_q[0]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.406 r  game_datapath/game_cu/D_p1_score_q[0]_i_1/O
                         net (fo=9, routed)           0.415    15.820    game_datapath/game_regfiles/D[0]
    SLICE_X12Y9          FDSE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.448    14.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y9          FDSE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X12Y9          FDSE (Setup_fdse_C_D)       -0.030    15.047    game_datapath/game_regfiles/D_lane_4_sushi_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 -0.773    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 2.440ns (23.029%)  route 8.155ns (76.971%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.435    14.960    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.084 r  game_datapath/game_cu/D_p1_score_q[0]_i_6_comp/O
                         net (fo=4, routed)           0.198    15.282    game_datapath/game_cu/D_p1_score_q[0]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.406 r  game_datapath/game_cu/D_p1_score_q[0]_i_1/O
                         net (fo=9, routed)           0.408    15.814    game_datapath/game_regfiles/D[0]
    SLICE_X8Y9           FDRE                                         r  game_datapath/game_regfiles/D_temp_var_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.448    14.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  game_datapath/game_regfiles/D_temp_var_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)       -0.031    15.046    game_datapath/game_regfiles/D_temp_var_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_2_sushi_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 2.440ns (23.029%)  route 8.155ns (76.971%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.435    14.960    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.084 r  game_datapath/game_cu/D_p1_score_q[0]_i_6_comp/O
                         net (fo=4, routed)           0.198    15.282    game_datapath/game_cu/D_p1_score_q[0]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.406 r  game_datapath/game_cu/D_p1_score_q[0]_i_1/O
                         net (fo=9, routed)           0.408    15.814    game_datapath/game_regfiles/D[0]
    SLICE_X8Y8           FDSE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.449    14.854    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y8           FDSE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[0]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X8Y8           FDSE (Setup_fdse_C_D)       -0.030    15.048    game_datapath/game_regfiles/D_lane_2_sushi_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_chef_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.316ns (21.926%)  route 8.247ns (78.074%))
  Logic Levels:           15  (LUT2=2 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 r  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.569    15.094    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124    15.218 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=5, routed)           0.563    15.781    game_datapath/game_regfiles/D[27]
    SLICE_X11Y7          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.450    14.855    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[27]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)       -0.061    15.018    game_datapath/game_regfiles/D_p2_chef_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 2.316ns (21.862%)  route 8.278ns (78.138%))
  Logic Levels:           15  (LUT2=2 LUT6=13)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 r  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.569    15.094    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124    15.218 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=5, routed)           0.594    15.812    game_datapath/game_regfiles/D[27]
    SLICE_X10Y6          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.451    14.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  game_datapath/game_regfiles/D_temp_var_q_reg[27]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)       -0.028    15.052    game_datapath/game_regfiles/D_temp_var_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -15.812    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_chef_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 2.440ns (23.040%)  route 8.150ns (76.960%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.634     5.218    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=30, routed)          0.557     6.231    game_datapath/game_cu/D_game_fsm_q[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.355 r  game_datapath/game_cu/D_p1_score_q[29]_i_19_comp_1/O
                         net (fo=1, routed)           0.801     7.156    game_datapath/game_cu/D_p1_score_q[29]_i_19_n_0_repN
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  game_datapath/game_cu/D_p1_score_q[29]_i_12_comp/O
                         net (fo=32, routed)          0.778     8.058    game_datapath/game_cu/M_game_cu_bsel[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.182 r  game_datapath/game_cu/D_p1_score_q[1]_i_3_comp/O
                         net (fo=3, routed)           0.693     8.874    game_datapath/game_cu/D_p1_score_q[1]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  game_datapath/game_cu/D_p1_score_q[3]_i_5/O
                         net (fo=4, routed)           0.691     9.689    game_datapath/game_cu/game_alu/adder/rca/p_1_in
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  game_datapath/game_cu/D_p1_score_q[13]_i_16/O
                         net (fo=1, routed)           0.541    10.355    game_datapath/game_cu/D_p1_score_q[13]_i_16_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  game_datapath/game_cu/D_p1_score_q[13]_i_14/O
                         net (fo=2, routed)           0.183    10.662    game_datapath/game_cu/game_alu/adder/rca/p_6_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  game_datapath/game_cu/D_p1_score_q[17]_i_17/O
                         net (fo=1, routed)           0.306    11.092    game_datapath/game_cu/D_p1_score_q[17]_i_17_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.216 r  game_datapath/game_cu/D_p1_score_q[17]_i_15/O
                         net (fo=2, routed)           0.464    11.680    game_datapath/game_cu/game_alu/adder/rca/p_11_in
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.804 r  game_datapath/game_cu/D_p1_score_q[22]_i_18/O
                         net (fo=1, routed)           0.154    11.958    game_datapath/game_cu/D_p1_score_q[22]_i_18_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.082 r  game_datapath/game_cu/D_p1_score_q[22]_i_16/O
                         net (fo=2, routed)           0.528    12.610    game_datapath/game_cu/game_alu/adder/rca/p_16_in
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  game_datapath/game_cu/D_p1_score_q[26]_i_11/O
                         net (fo=1, routed)           0.317    13.051    game_datapath/game_cu/D_p1_score_q[26]_i_11_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  game_datapath/game_cu/D_p1_score_q[26]_i_9/O
                         net (fo=3, routed)           0.547    13.722    game_datapath/game_cu/game_alu/adder/rca/p_21_in
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.846 r  game_datapath/game_cu/D_p1_score_q[26]_i_4_comp_2/O
                         net (fo=2, routed)           0.555    14.401    game_datapath/game_cu/game_alu/adder/rca/p_25_in
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.525 f  game_datapath/game_cu/D_p1_score_q[27]_i_2/O
                         net (fo=2, routed)           0.435    14.960    game_datapath/game_cu/game_alu/M_adder_out[27]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.084 r  game_datapath/game_cu/D_p1_score_q[0]_i_6_comp/O
                         net (fo=4, routed)           0.198    15.282    game_datapath/game_cu/D_p1_score_q[0]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.406 r  game_datapath/game_cu/D_p1_score_q[0]_i_1/O
                         net (fo=9, routed)           0.403    15.809    game_datapath/game_regfiles/D[0]
    SLICE_X10Y7          FDRE                                         r  game_datapath/game_regfiles/D_p1_chef_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.450    14.855    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  game_datapath/game_regfiles/D_p1_chef_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)       -0.030    15.049    game_datapath/game_regfiles/D_p1_chef_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                 -0.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 lane_4_sushi_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_4_sushi_driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.345%)  route 0.099ns (34.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.567     1.511    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  lane_4_sushi_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  lane_4_sushi_driver/D_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.099     1.750    lane_4_sushi_driver/D_ctr_q[0]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  lane_4_sushi_driver/D_ctr_q[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.795    lane_4_sushi_driver/D_ctr_d__0[4]
    SLICE_X10Y2          FDRE                                         r  lane_4_sushi_driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.837     2.027    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  lane_4_sushi_driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.121     1.645    lane_4_sushi_driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lane_4_color_driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_4_color_driver/D_pixel_address_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.556     1.500    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  lane_4_color_driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lane_4_color_driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=14, routed)          0.122     1.763    lane_4_color_driver/D_state_q[0]
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.808 r  lane_4_color_driver/D_pixel_address_ctr_q[0]_i_1__8/O
                         net (fo=1, routed)           0.000     1.808    lane_4_color_driver/D_pixel_address_ctr_q[0]_i_1__8_n_0
    SLICE_X10Y21         FDRE                                         r  lane_4_color_driver/D_pixel_address_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.824     2.014    lane_4_color_driver/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  lane_4_color_driver/D_pixel_address_ctr_q_reg[0]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.120     1.633    lane_4_color_driver/D_pixel_address_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_color_driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.562     1.506    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.778    lane_3_color_driver/D_pixel_address_ctr_q_reg_n_0_[0]
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.048     1.826 r  lane_3_color_driver/D_pixel_address_ctr_q[2]_i_1__7/O
                         net (fo=1, routed)           0.000     1.826    lane_3_color_driver/D_pixel_address_ctr_q[2]_i_1__7_n_0
    SLICE_X14Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.831     2.021    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.131     1.650    lane_3_color_driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lane_1_sushi_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_1_sushi_driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.824%)  route 0.074ns (26.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.564     1.508    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  lane_1_sushi_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  lane_1_sushi_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.074     1.746    lane_1_sushi_driver/D_ctr_q[1]
    SLICE_X15Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  lane_1_sushi_driver/D_ctr_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    lane_1_sushi_driver/D_ctr_d__0[4]
    SLICE_X15Y10         FDRE                                         r  lane_1_sushi_driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.834     2.024    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  lane_1_sushi_driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.092     1.613    lane_1_sushi_driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_color_driver/D_pixel_address_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.562     1.506    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.778    lane_3_color_driver/D_pixel_address_ctr_q_reg_n_0_[0]
    SLICE_X14Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  lane_3_color_driver/D_pixel_address_ctr_q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.823    lane_3_color_driver/D_pixel_address_ctr_q[1]_i_1__7_n_0
    SLICE_X14Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.831     2.021    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.120     1.639    lane_3_color_driver/D_pixel_address_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_color_driver/D_pixel_address_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.562     1.506    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  lane_3_color_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.136     1.782    lane_3_color_driver/D_pixel_address_ctr_q_reg_n_0_[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  lane_3_color_driver/D_pixel_address_ctr_q[4]_i_2__5/O
                         net (fo=1, routed)           0.000     1.827    lane_3_color_driver/D_pixel_address_ctr_q[4]_i_2__5_n_0
    SLICE_X14Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.831     2.021    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  lane_3_color_driver/D_pixel_address_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     1.640    lane_3_color_driver/D_pixel_address_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lane_2_color_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_2_color_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.915%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.567     1.511    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  lane_2_color_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  lane_2_color_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.105     1.780    lane_2_color_driver/D_bit_ctr_q[3]
    SLICE_X11Y1          LUT5 (Prop_lut5_I0_O)        0.049     1.829 r  lane_2_color_driver/D_bit_ctr_q[4]_i_2__6/O
                         net (fo=1, routed)           0.000     1.829    lane_2_color_driver/D_bit_ctr_q[4]_i_2__6_n_0
    SLICE_X11Y1          FDRE                                         r  lane_2_color_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.837     2.027    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  lane_2_color_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.107     1.631    lane_2_color_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lane_1_color_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_1_color_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.915%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.554     1.498    lane_1_color_driver/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  lane_1_color_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  lane_1_color_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.105     1.767    lane_1_color_driver/D_bit_ctr_q[3]
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.049     1.816 r  lane_1_color_driver/D_bit_ctr_q[4]_i_2__5/O
                         net (fo=1, routed)           0.000     1.816    lane_1_color_driver/D_bit_ctr_q[4]_i_2__5_n_0
    SLICE_X13Y23         FDRE                                         r  lane_1_color_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.821     2.011    lane_1_color_driver/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  lane_1_color_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.107     1.618    lane_1_color_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_chef_driver/D_pixel_address_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.595     1.539    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  p2_chef_driver/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.128     1.667 r  p2_chef_driver/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.068     1.734    p2_chef_driver/M_p2_chef_driver_pixel_address[2]
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.099     1.833 r  p2_chef_driver/D_pixel_address_ctr_q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.833    p2_chef_driver/D_pixel_address_ctr_q[3]_i_2__0_n_0
    SLICE_X3Y3           FDRE                                         r  p2_chef_driver/D_pixel_address_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.866     2.056    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  p2_chef_driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.092     1.631    p2_chef_driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 lane_3_color_driver/D_clear_request_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_color_driver/FSM_sequential_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.479%)  route 0.164ns (46.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.562     1.506    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X13Y14         FDSE                                         r  lane_3_color_driver/D_clear_request_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDSE (Prop_fdse_C_Q)         0.141     1.647 f  lane_3_color_driver/D_clear_request_q_reg/Q
                         net (fo=5, routed)           0.164     1.811    lane_3_color_driver/D_clear_request_q
    SLICE_X12Y13         LUT4 (Prop_lut4_I1_O)        0.048     1.859 r  lane_3_color_driver/FSM_sequential_D_state_q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.859    lane_3_color_driver/FSM_sequential_D_state_q[1]_i_1__7_n_0
    SLICE_X12Y13         FDRE                                         r  lane_3_color_driver/FSM_sequential_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.831     2.021    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  lane_3_color_driver/FSM_sequential_D_state_q_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.131     1.652    lane_3_color_driver/FSM_sequential_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    btn_cond_p1_button_flip/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     btn_cond_p1_button_flip/D_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.732ns  (logic 4.632ns (33.735%)  route 9.099ns (66.265%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.566     5.150    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/Q
                         net (fo=6, routed)           1.301     6.969    game_datapath/game_regfiles/M_game_datapath_lane_3_sushi_out[2]
    SLICE_X8Y11          LUT5 (Prop_lut5_I3_O)        0.124     7.093 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_10/O
                         net (fo=1, routed)           1.044     8.138    game_datapath/game_regfiles/M_lane_3_sushi_rom_out[2][1]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     8.262 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           1.043     9.305    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124     9.429 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.982    10.411    lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_1_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I3_O)        0.124    10.535 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.594    11.129    lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.253 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.135    15.388    lane_3_sushi_data_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.494    18.882 r  lane_3_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.882    lane_3_sushi_data
    L5                                                                r  lane_3_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_4_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.563ns  (logic 4.792ns (38.144%)  route 7.771ns (61.856%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y9          FDSE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDSE (Prop_fdse_C_Q)         0.478     5.629 r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[0]/Q
                         net (fo=6, routed)           1.244     6.874    game_datapath/game_regfiles/M_game_datapath_lane_4_sushi_out[0]
    SLICE_X12Y4          LUT5 (Prop_lut5_I1_O)        0.301     7.175 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.808     7.983    game_datapath/game_regfiles/M_lane_4_sushi_rom_out[2][1]
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.154     8.261    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I0_O)        0.124     8.385 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.636     9.021    lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_1_1
    SLICE_X13Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.006    10.151    lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.275 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.922    14.197    lane_4_sushi_data_OBUF
    P5                   OBUF (Prop_obuf_I_O)         3.517    17.714 r  lane_4_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.714    lane_4_sushi_data
    P5                                                                r  lane_4_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_1_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.469ns  (logic 4.758ns (38.159%)  route 7.711ns (61.841%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.566     5.150    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y11         FDSE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDSE (Prop_fdse_C_Q)         0.419     5.569 r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[0]/Q
                         net (fo=6, routed)           0.977     6.547    game_datapath/game_regfiles/M_game_datapath_lane_1_sushi_out[0]
    SLICE_X11Y12         LUT5 (Prop_lut5_I1_O)        0.299     6.846 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.670     7.516    game_datapath/game_regfiles/M_lane_1_sushi_rom_out[2][1]
    SLICE_X11Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.640 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.973     8.613    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X12Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.737 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.495     9.232    lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_1_1
    SLICE_X13Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.356 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.948    10.304    lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.647    14.075    lane_1_sushi_data_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.544    17.620 r  lane_1_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.620    lane_1_sushi_data
    T3                                                                r  lane_1_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_2_sushi_driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_2_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.899ns  (logic 4.850ns (40.756%)  route 7.050ns (59.244%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.567     5.151    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  lane_2_sushi_driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  lane_2_sushi_driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=9, routed)           1.010     6.617    lane_2_sushi_driver/pixel_address[1]
    SLICE_X13Y7          LUT2 (Prop_lut2_I0_O)        0.152     6.769 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.712     7.481    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4_1
    SLICE_X12Y7          LUT6 (Prop_lut6_I0_O)        0.326     7.807 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.935     8.742    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_7_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I1_O)        0.124     8.866 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.263     9.129    lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_1_1
    SLICE_X13Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.253 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.283     9.536    lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.660 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.847    13.507    lane_2_sushi_data_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.544    17.051 r  lane_2_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.051    lane_2_sushi_data
    T4                                                                r  lane_2_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_chef_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_chef_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 4.501ns (39.334%)  route 6.943ns (60.666%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.568     5.152    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  game_datapath/game_regfiles/D_p2_chef_q_reg[0]/Q
                         net (fo=2, routed)           1.360     6.931    p2_chef_driver/p2_chef_data_OBUF_inst_i_1_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.296     7.227 r  p2_chef_driver/p2_chef_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.263     7.490    p2_chef_driver/p2_chef_data_OBUF_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.124     7.614 r  p2_chef_driver/p2_chef_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.659     8.272    p2_chef_driver/p2_chef_data_OBUF_inst_i_2_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  p2_chef_driver/p2_chef_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.661    13.058    p2_chef_data_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.538    16.596 r  p2_chef_data_OBUF_inst/O
                         net (fo=0)                   0.000    16.596    p2_chef_data
    M2                                                                r  p2_chef_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1_chef_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_chef_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.145ns  (logic 4.360ns (39.124%)  route 6.785ns (60.876%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.635     5.219    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  p1_chef_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  p1_chef_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           1.080     6.755    p1_chef_driver/M_p1_chef_driver_pixel_address[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  p1_chef_driver/p1_chef_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.500     7.379    p1_chef_driver/p1_chef_data_OBUF_inst_i_3_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.124     7.503 r  p1_chef_driver/p1_chef_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.715     8.219    p1_chef_driver/p1_chef_data_OBUF_inst_i_2_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  p1_chef_driver/p1_chef_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.489    12.832    p1_chef_data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    16.364 r  p1_chef_data_OBUF_inst/O
                         net (fo=0)                   0.000    16.364    p1_chef_data
    M1                                                                r  p1_chef_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_2_color_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_2_color_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.001ns  (logic 4.373ns (39.752%)  route 6.628ns (60.248%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.632     5.216    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X7Y11          FDSE                                         r  game_datapath/game_regfiles/D_lane_2_color_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  game_datapath/game_regfiles/D_lane_2_color_q_reg[1]/Q
                         net (fo=2, routed)           1.164     6.837    lane_2_color_driver/M_game_datapath_lane_2_color_out[1]
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.124     6.961 r  lane_2_color_driver/lane_2_color_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.811     7.772    lane_2_color_driver/lane_2_color_data_OBUF_inst_i_3_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.896 r  lane_2_color_driver/lane_2_color_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.517     8.413    lane_2_color_driver/lane_2_color_data_OBUF_inst_i_2_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  lane_2_color_driver/lane_2_color_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.135    12.672    lane_2_color_data_OBUF
    R3                   OBUF (Prop_obuf_I_O)         3.545    16.217 r  lane_2_color_data_OBUF_inst/O
                         net (fo=0)                   0.000    16.217    lane_2_color_data
    R3                                                                r  lane_2_color_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_3_color_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_3_color_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.756ns  (logic 4.471ns (41.570%)  route 6.285ns (58.430%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y9           FDSE                                         r  game_datapath/game_regfiles/D_lane_3_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDSE (Prop_fdse_C_Q)         0.419     5.570 r  game_datapath/game_regfiles/D_lane_3_color_q_reg[0]/Q
                         net (fo=2, routed)           1.056     6.626    lane_3_color_driver/lane_3_color_data_OBUF_inst_i_2_0[0]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.299     6.925 r  lane_3_color_driver/lane_3_color_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.576     7.502    lane_3_color_driver/lane_3_color_data_OBUF_inst_i_3_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  lane_3_color_driver/lane_3_color_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.808     8.434    lane_3_color_driver/lane_3_color_data_OBUF_inst_i_2_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.558 r  lane_3_color_driver/lane_3_color_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.845    12.402    lane_3_color_data_OBUF
    N4                   OBUF (Prop_obuf_I_O)         3.505    15.908 r  lane_3_color_data_OBUF_inst/O
                         net (fo=0)                   0.000    15.908    lane_3_color_data
    N4                                                                r  lane_3_color_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_1_color_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.413ns  (logic 4.374ns (42.010%)  route 6.039ns (57.990%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/Q
                         net (fo=6, routed)           1.407     7.014    lane_1_color_driver/M_game_datapath_lane_1_color_out[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  lane_1_color_driver/lane_1_color_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.808     7.946    lane_1_color_driver/lane_1_color_data_OBUF_inst_i_3_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  lane_1_color_driver/lane_1_color_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     8.503    lane_1_color_driver/lane_1_color_data_OBUF_inst_i_2_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.627 r  lane_1_color_driver/lane_1_color_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.391    12.018    lane_1_color_data_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.546    15.564 r  lane_1_color_data_OBUF_inst/O
                         net (fo=0)                   0.000    15.564    lane_1_color_data
    T2                                                                r  lane_1_color_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_color_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_4_color_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.305ns  (logic 4.335ns (42.065%)  route 5.970ns (57.935%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.567     5.151    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_regfiles/D_lane_4_color_q_reg[0]/Q
                         net (fo=2, routed)           1.035     6.642    lane_4_color_driver/M_game_datapath_lane_4_color_out[0]
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.766 r  lane_4_color_driver/lane_4_color_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.813     7.580    lane_4_color_driver/lane_4_color_data_OBUF_inst_i_3_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.704 r  lane_4_color_driver/lane_4_color_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452     8.156    lane_4_color_driver/lane_4_color_data_OBUF_inst_i_2_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  lane_4_color_driver/lane_4_color_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.670    11.950    lane_4_color_data_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.507    15.456 r  lane_4_color_data_OBUF_inst/O
                         net (fo=0)                   0.000    15.456    lane_4_color_data
    M5                                                                r  lane_4_color_data (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.454ns (66.953%)  route 0.718ns (33.047%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.141     1.649 f  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/Q
                         net (fo=6, routed)           0.211     1.859    game_datapath/game_regfiles/D_lane_1_color_q_reg[0]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.904 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.412    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.680 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.680    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_color_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.496ns (67.626%)  route 0.716ns (32.374%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.636 f  game_datapath/game_regfiles/D_lane_1_color_q_reg[1]/Q
                         net (fo=6, routed)           0.198     1.834    seg/ctr/M_game_datapath_lane_1_color_out[1]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.099     1.933 r  seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.451    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.720 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.720    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.457ns (63.057%)  route 0.854ns (36.943%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/Q
                         net (fo=6, routed)           0.323     1.972    game_datapath/game_regfiles/D_lane_1_color_q_reg[0]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.045     2.017 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.548    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.271     3.819 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.819    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.475ns (63.038%)  route 0.865ns (36.962%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.558     1.502    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.371     2.036    seg/ctr/S[0]
    SLICE_X8Y14          LUT2 (Prop_lut2_I0_O)        0.045     2.081 r  seg/ctr/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.576    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.842 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.465ns (61.699%)  route 0.909ns (38.301%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/Q
                         net (fo=6, routed)           0.323     1.972    seg/ctr/M_game_datapath_lane_1_color_out[0]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.045     2.017 r  seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.586     2.603    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.882 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.882    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.518ns (62.783%)  route 0.900ns (37.217%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/Q
                         net (fo=6, routed)           0.323     1.972    game_datapath/game_regfiles/D_lane_1_color_q_reg[0]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.043     2.015 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.577     2.592    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.334     3.926 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.926    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.561ns (63.950%)  route 0.880ns (36.050%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.558     1.502    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.398     2.063    seg/ctr/S[1]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.047     2.110 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.592    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.350     3.942 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.942    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.546ns (63.174%)  route 0.901ns (36.825%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.558     1.502    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.666 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.371     2.036    seg/ctr/S[0]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.043     2.079 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.610    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.339     3.949 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.949    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.529ns (61.818%)  route 0.945ns (38.182%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_lane_1_color_q_reg[0]/Q
                         net (fo=6, routed)           0.323     1.972    game_datapath/game_regfiles/D_lane_1_color_q_reg[0]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.043     2.015 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.621     2.636    io_segment_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         1.345     3.981 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.981    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.558ns (61.603%)  route 0.971ns (38.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.558     1.502    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.481     2.146    seg/ctr/S[0]
    SLICE_X8Y9           LUT2 (Prop_lut2_I1_O)        0.044     2.190 r  seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.490     2.681    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.350     4.031 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.031    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.634ns (43.800%)  route 2.096ns (56.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.831     3.730    reset_cond/M_reset_cond_in
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.634ns (43.800%)  route 2.096ns (56.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.831     3.730    reset_cond/M_reset_cond_in
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.634ns (43.800%)  route 2.096ns (56.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.831     3.730    reset_cond/M_reset_cond_in
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.634ns (43.910%)  route 2.087ns (56.090%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.822     3.721    reset_cond/M_reset_cond_in
    SLICE_X4Y6           FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X4Y6           FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.634ns (43.910%)  route 2.087ns (56.090%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.775    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.822     3.721    reset_cond/M_reset_cond_in
    SLICE_X4Y6           FDSE                                         r  reset_cond/D_stage_q_reg[3]_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X4Y6           FDSE                                         r  reset_cond/D_stage_q_reg[3]_replica/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.956ns  (logic 1.521ns (51.458%)  route 1.435ns (48.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.956    btn_cond_p1_button_left/sync/D[0]
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.509     4.914    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 1.516ns (56.085%)  route 1.187ns (43.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           1.187     2.704    btn_cond_p2_button_left/sync/D[0]
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.511     4.916    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 1.519ns (57.636%)  route 1.116ns (42.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.116     2.635    btn_cond_p2_button_right/sync/D[0]
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.511     4.916    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.604ns  (logic 1.517ns (58.281%)  route 1.086ns (41.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.086     2.604    btn_cond_p1_button_right/sync/D[0]
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.509     4.914    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.496ns  (logic 1.534ns (61.465%)  route 0.962ns (38.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.962     2.496    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X1Y17          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         1.511     4.916    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.268ns (44.265%)  route 0.337ns (55.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.605    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X3Y18          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.857     2.047    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.302ns (44.718%)  route 0.373ns (55.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.373     0.675    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X1Y17          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.858     2.048    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.285ns (40.063%)  route 0.426ns (59.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.426     0.711    btn_cond_p1_button_right/sync/D[0]
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.857     2.047    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.286ns (39.024%)  route 0.447ns (60.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.447     0.734    btn_cond_p2_button_right/sync/D[0]
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.858     2.048    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.284ns (36.384%)  route 0.496ns (63.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.496     0.780    btn_cond_p2_button_left/sync/D[0]
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.858     2.048    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.288ns (33.679%)  route 0.568ns (66.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.568     0.856    btn_cond_p1_button_left/sync/D[0]
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.857     2.047    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.322ns (27.966%)  route 0.830ns (72.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.341     1.153    reset_cond/M_reset_cond_in
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.322ns (27.966%)  route 0.830ns (72.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.341     1.153    reset_cond/M_reset_cond_in
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.322ns (27.966%)  route 0.830ns (72.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.341     1.153    reset_cond/M_reset_cond_in
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X9Y7           FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.322ns (26.657%)  route 0.887ns (73.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.767    reset_cond/rst_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.812 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.398     1.209    reset_cond/M_reset_cond_in
    SLICE_X4Y6           FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=673, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X4Y6           FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





