{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_pif.v@228:241@HdlStmProcess", "  assign wr_n = ((transfer_state == CNTRL0_LOW) && (wr_req_d == 1'b1)) ? 1'b0 : 1'b1;\n\n  // Master AXI stream output logic with additional xfer_req signal\n  // The first valid data is ALWAYS the first sample of a convertion\n\n  always @(negedge clk) begin\n    if (end_of_conv == 1'b1)\n      xfer_req_d <= m_axis_xfer_req;\n  end\n\n  assign m_axis_tdata = rd_data;\n  assign m_axis_tvalid = xfer_req_d & rd_db_valid & rd_db_valid_div2;\n\nendmodule\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_pif.v@233:242", "  always @(negedge clk) begin\n    if (end_of_conv == 1'b1)\n      xfer_req_d <= m_axis_xfer_req;\n  end\n\n  assign m_axis_tdata = rd_data;\n  assign m_axis_tvalid = xfer_req_d & rd_db_valid & rd_db_valid_div2;\n\nendmodule\n\n"]], "Diff Content": {"Delete": [[234, "    if (end_of_conv == 1'b1)\n"]], "Add": [[234, "    if (end_of_conv == 1'b1) begin\n"], [235, "    end\n"]]}}