<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>mvm_sa</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>20</Best-caseLatency>
            <Average-caseLatency>21</Average-caseLatency>
            <Worst-caseLatency>21</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.210 us</Worst-caseRealTimeLatency>
            <Interval-min>21</Interval-min>
            <Interval-max>22</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>719</FF>
            <LUT>847</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>mvm_sa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>mvm_sa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mvm_sa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mvm_sa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_stream_TDATA</name>
            <Object>A_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_stream_TVALID</name>
            <Object>A_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_stream_TREADY</name>
            <Object>A_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_stream_TLAST</name>
            <Object>A_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_stream_TKEEP</name>
            <Object>A_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_stream_TSTRB</name>
            <Object>A_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_stream_TDATA</name>
            <Object>x_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_stream_TVALID</name>
            <Object>x_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_stream_TREADY</name>
            <Object>x_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_stream_TLAST</name>
            <Object>x_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_stream_TKEEP</name>
            <Object>x_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_stream_TSTRB</name>
            <Object>x_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_stream_TDATA</name>
            <Object>y_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_stream_TVALID</name>
            <Object>y_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_stream_TREADY</name>
            <Object>y_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_stream_TLAST</name>
            <Object>y_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_stream_TKEEP</name>
            <Object>y_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_stream_TSTRB</name>
            <Object>y_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mvm_sa</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mvm_sa_Pipeline_read_x_loop_fu_84</InstName>
                    <ModuleName>mvm_sa_Pipeline_read_x_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>84</ID>
                    <BindInstances>add_ln33_fu_94_p2 mul_32s_32s_32_2_1_U2 add_ln45_fu_236_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mvm_sa_Pipeline_load_A_loop_fu_112</InstName>
                    <ModuleName>mvm_sa_Pipeline_load_A_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>112</ID>
                    <BindInstances>loc_2_fu_104_p2 add_ln22_fu_122_p2 j_2_fu_196_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mvm_sa_Pipeline_write_y_loop_fu_132</InstName>
                    <ModuleName>mvm_sa_Pipeline_write_y_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <BindInstances>add_ln50_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mvm_sa_Pipeline_read_x_loop</Name>
            <Loops>
                <read_x_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_x_loop>
                        <Name>read_x_loop</Name>
                        <TripCount>4</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_x_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>336</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>408</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_x_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_94_p2" SOURCE="mvm_sa.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="read_x_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U2" SOURCE="mvm_sa.cpp:45" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_x_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_236_p2" SOURCE="mvm_sa.cpp:45" URAM="0" VARIABLE="add_ln45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mvm_sa_Pipeline_write_y_loop</Name>
            <Loops>
                <write_y_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.323</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <write_y_loop>
                        <Name>write_y_loop</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </write_y_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>100</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_y_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_104_p2" SOURCE="mvm_sa.cpp:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mvm_sa_Pipeline_load_A_loop</Name>
            <Loops>
                <load_A_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_A_loop>
                        <Name>load_A_loop</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_A_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>105</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>269</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_loop" OPTYPE="add" PRAGMA="" RTLNAME="loc_2_fu_104_p2" SOURCE="mvm_sa.cpp:19" URAM="0" VARIABLE="loc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_122_p2" SOURCE="mvm_sa.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_loop" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_196_p2" SOURCE="mvm_sa.cpp:19" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mvm_sa</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ 22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>719</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>847</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;int, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="A_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x_stream" index="1" direction="in" srcType="stream&lt;hls::axis&lt;int, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="x_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y_stream" index="2" direction="out" srcType="stream&lt;hls::axis&lt;int, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="y_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">A_stream:x_stream:y_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="A_stream_">
            <ports>
                <port>A_stream_TDATA</port>
                <port>A_stream_TKEEP</port>
                <port>A_stream_TLAST</port>
                <port>A_stream_TREADY</port>
                <port>A_stream_TSTRB</port>
                <port>A_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="A_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="x_stream_">
            <ports>
                <port>x_stream_TDATA</port>
                <port>x_stream_TKEEP</port>
                <port>x_stream_TLAST</port>
                <port>x_stream_TREADY</port>
                <port>x_stream_TSTRB</port>
                <port>x_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="x_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="y_stream_">
            <ports>
                <port>y_stream_TDATA</port>
                <port>y_stream_TKEEP</port>
                <port>y_stream_TLAST</port>
                <port>y_stream_TREADY</port>
                <port>y_stream_TSTRB</port>
                <port>y_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="y_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="8">Interface, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="A_stream">both, 32, 4, 1, 1, 4, 1</column>
                    <column name="x_stream">both, 32, 4, 1, 1, 4, 1</column>
                    <column name="y_stream">both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_stream">in, stream&lt;hls::axis&lt;int 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="x_stream">in, stream&lt;hls::axis&lt;int 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="y_stream">out, stream&lt;hls::axis&lt;int 0 0 0&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="A_stream">A_stream, interface</column>
                    <column name="x_stream">x_stream, interface</column>
                    <column name="y_stream">y_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="mvm_sa.cpp:5" status="valid" parentFunction="mvm_sa" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="interface" location="mvm_sa.cpp:6" status="valid" parentFunction="mvm_sa" variable="A_stream" isDirective="0" options="mode=axis port=A_stream"/>
        <Pragma type="interface" location="mvm_sa.cpp:7" status="valid" parentFunction="mvm_sa" variable="x_stream" isDirective="0" options="mode=axis port=x_stream"/>
        <Pragma type="interface" location="mvm_sa.cpp:8" status="valid" parentFunction="mvm_sa" variable="y_stream" isDirective="0" options="mode=axis port=y_stream"/>
        <Pragma type="array_partition" location="mvm_sa.cpp:11" status="valid" parentFunction="mvm_sa" variable="A_local" isDirective="0" options="variable=A_local dim=1 type=complete"/>
        <Pragma type="array_partition" location="mvm_sa.cpp:13" status="valid" parentFunction="mvm_sa" variable="x_local" isDirective="0" options="variable=x_local dim=1 type=complete"/>
        <Pragma type="array_partition" location="mvm_sa.cpp:15" status="valid" parentFunction="mvm_sa" variable="acc" isDirective="0" options="variable=acc dim=1 type=complete"/>
        <Pragma type="pipeline" location="mvm_sa.cpp:20" status="valid" parentFunction="mvm_sa" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="mvm_sa.cpp:31" status="warning" parentFunction="mvm_sa" variable="" isDirective="0" options="">
            <Msg msg_id="207-5554" msg_severity="WARNING" msg_body="Only for-loops and functions support the dataflow"/>
            <Msg msg_id="214-104" msg_severity="WARNING" msg_body="Only for-loops and functions support the dataflow"/>
        </Pragma>
    </PragmaReport>
</profile>

