#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Sep 29 06:35:40 2018
# Process ID: 2901
# Current directory: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex
# Command line: vivado -notrace -source /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/test_xc7a15t_csg325.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/vivado.log
# Journal file: /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/ex_des/pcie_7x_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a15t_csg325/test_xc7a15t_csg325.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_project
create_project test_xc7a25t_csg325 /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325 -part xc7a25tcsg325-1
set_property target_language VHDL [current_project]
create_ip -name pcie_7x -vendor xilinx.com -library ip -version 3.3 -module_name pcie_7x_0
set_property -dict [list CONFIG.Bar0_64bit {true} CONFIG.mode_selection {Advanced} CONFIG.en_ext_gt_common {true} CONFIG.en_ext_ch_gt_drp {true} CONFIG.en_transceiver_status_ports {true} CONFIG.enable_jtag_dbg {true} CONFIG.Bar0_Scale {Kilobytes} CONFIG.Bar0_Size {2} CONFIG.MSIx_Table_BIR {BAR_1:0} CONFIG.MSIx_PBA_BIR {BAR_1:0}] [get_ips pcie_7x_0]
generate_target {instantiation_template} [get_files /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
catch { config_ip_cache -export [get_ips -all pcie_7x_0] }
export_ip_user_files -of_objects [get_files /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
launch_runs -jobs 8 pcie_7x_0_synth_1
export_simulation -of_objects [get_files /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci] -directory /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.ip_user_files/sim_scripts -ip_user_files_dir /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.ip_user_files -ipstatic_source_dir /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.cache/compile_simlib/modelsim} {questa=/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.cache/compile_simlib/questa} {ies=/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.cache/compile_simlib/ies} {xcelium=/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.cache/compile_simlib/xcelium} {vcs=/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.cache/compile_simlib/vcs} {riviera=/home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/test_xc7a25t_csg325.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_example_project -force -dir /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/test_xc7a25t_csg325/ex_des [get_ips  pcie_7x_0]
close_project
