--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/h/o/hollands/6.111-final-project/Rectilinearizer/Rectilinearizer.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf -ucf labkit.ucf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    0.840(R)|   -0.406(R)|clk               |   0.000|
button1      |    1.466(R)|   -0.290(R)|clk               |   0.000|
button2      |    1.028(R)|    0.187(R)|clk               |   0.000|
button3      |    1.543(R)|   -0.284(R)|clk               |   0.000|
button_down  |    8.047(R)|   -2.251(R)|clk               |   0.000|
button_enter |   -0.050(R)|    1.579(R)|clk               |   0.000|
button_left  |    5.708(R)|   -0.031(R)|clk               |   0.000|
button_right |    9.843(R)|   -1.154(R)|clk               |   0.000|
button_up    |    5.466(R)|   -2.483(R)|clk               |   0.000|
ram0_data<0> |   -0.328(R)|    0.600(R)|clk               |   0.000|
ram0_data<1> |   -1.051(R)|    1.323(R)|clk               |   0.000|
ram0_data<2> |    0.461(R)|   -0.189(R)|clk               |   0.000|
ram0_data<3> |   -0.222(R)|    0.494(R)|clk               |   0.000|
ram0_data<4> |   -1.383(R)|    1.655(R)|clk               |   0.000|
ram0_data<5> |   -0.513(R)|    0.785(R)|clk               |   0.000|
ram0_data<6> |    0.277(R)|   -0.005(R)|clk               |   0.000|
ram0_data<7> |   -0.782(R)|    1.054(R)|clk               |   0.000|
ram0_data<8> |   -0.352(R)|    0.624(R)|clk               |   0.000|
ram0_data<9> |   -0.283(R)|    0.555(R)|clk               |   0.000|
ram0_data<10>|   -0.548(R)|    0.820(R)|clk               |   0.000|
ram0_data<11>|    0.127(R)|    0.145(R)|clk               |   0.000|
ram0_data<12>|   -0.064(R)|    0.336(R)|clk               |   0.000|
ram0_data<13>|   -0.710(R)|    0.982(R)|clk               |   0.000|
ram0_data<14>|   -0.251(R)|    0.523(R)|clk               |   0.000|
ram0_data<15>|   -0.470(R)|    0.742(R)|clk               |   0.000|
ram0_data<16>|    0.386(R)|   -0.114(R)|clk               |   0.000|
ram0_data<17>|   -0.607(R)|    0.879(R)|clk               |   0.000|
ram0_data<18>|   -0.200(R)|    0.472(R)|clk               |   0.000|
ram0_data<19>|   -0.199(R)|    0.471(R)|clk               |   0.000|
ram0_data<20>|   -0.356(R)|    0.628(R)|clk               |   0.000|
ram0_data<21>|    0.557(R)|   -0.285(R)|clk               |   0.000|
ram0_data<22>|    0.623(R)|   -0.351(R)|clk               |   0.000|
ram0_data<23>|    0.269(R)|    0.003(R)|clk               |   0.000|
ram0_data<24>|    0.601(R)|   -0.329(R)|clk               |   0.000|
ram0_data<25>|    0.935(R)|   -0.663(R)|clk               |   0.000|
ram0_data<26>|   -0.521(R)|    0.793(R)|clk               |   0.000|
ram0_data<27>|    0.640(R)|   -0.368(R)|clk               |   0.000|
ram0_data<28>|   -0.192(R)|    0.464(R)|clk               |   0.000|
ram0_data<29>|    1.157(R)|   -0.885(R)|clk               |   0.000|
switch<6>    |   12.858(R)|   -2.431(R)|clk               |   0.000|
switch<7>    |    5.230(R)|    0.897(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    4.685(R)|   -0.585(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    4.826(R)|   -0.304(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    4.642(R)|    0.956(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    4.921(R)|   -0.129(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    4.115(R)|    0.468(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    4.045(R)|    0.213(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    4.456(R)|   -0.406(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    3.874(R)|   -0.742(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    3.717(R)|   -0.302(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    4.786(R)|   -0.795(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.288(R)|rc/ram_clock      |   0.000|
                  |   14.288(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.525(R)|rc/ram_clock      |   0.000|
                  |   12.525(F)|rc/ram_clock      |   0.000|
disp_ce_b         |   10.847(R)|clk               |   0.000|
disp_clock        |   11.897(R)|clk               |   0.000|
disp_data_out     |   11.207(R)|clk               |   0.000|
disp_reset_b      |   10.480(R)|clk               |   0.000|
disp_rs           |    9.514(R)|clk               |   0.000|
led<1>            |   18.711(R)|clk               |   0.000|
led<2>            |   14.247(R)|clk               |   0.000|
led<3>            |   13.064(R)|clk               |   0.000|
led<4>            |   14.044(R)|clk               |   0.000|
led<5>            |   14.434(R)|clk               |   0.000|
led<6>            |   15.554(R)|clk               |   0.000|
led<7>            |   15.329(R)|clk               |   0.000|
ram0_address<0>   |   11.937(R)|clk               |   0.000|
ram0_address<1>   |   12.010(R)|clk               |   0.000|
ram0_address<2>   |   12.435(R)|clk               |   0.000|
ram0_address<3>   |   12.478(R)|clk               |   0.000|
ram0_address<4>   |   12.373(R)|clk               |   0.000|
ram0_address<5>   |   12.897(R)|clk               |   0.000|
ram0_address<6>   |   11.396(R)|clk               |   0.000|
ram0_address<7>   |   12.117(R)|clk               |   0.000|
ram0_address<8>   |   12.383(R)|clk               |   0.000|
ram0_address<9>   |   13.214(R)|clk               |   0.000|
ram0_address<10>  |   12.141(R)|clk               |   0.000|
ram0_address<11>  |   12.604(R)|clk               |   0.000|
ram0_address<12>  |   12.741(R)|clk               |   0.000|
ram0_address<13>  |   11.736(R)|clk               |   0.000|
ram0_address<14>  |   11.903(R)|clk               |   0.000|
ram0_address<15>  |   11.790(R)|clk               |   0.000|
ram0_address<16>  |   12.201(R)|clk               |   0.000|
ram0_address<17>  |   13.199(R)|clk               |   0.000|
ram0_address<18>  |   14.043(R)|clk               |   0.000|
ram0_clk          |   12.422(R)|rc/ram_clock      |   0.000|
                  |   12.422(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   10.221(R)|clk               |   0.000|
ram0_data<1>      |   10.170(R)|clk               |   0.000|
ram0_data<2>      |   10.407(R)|clk               |   0.000|
ram0_data<3>      |   10.421(R)|clk               |   0.000|
ram0_data<4>      |   10.492(R)|clk               |   0.000|
ram0_data<5>      |    9.756(R)|clk               |   0.000|
ram0_data<6>      |   10.700(R)|clk               |   0.000|
ram0_data<7>      |   10.734(R)|clk               |   0.000|
ram0_data<8>      |    9.973(R)|clk               |   0.000|
ram0_data<9>      |   11.357(R)|clk               |   0.000|
ram0_data<10>     |   10.286(R)|clk               |   0.000|
ram0_data<11>     |   10.678(R)|clk               |   0.000|
ram0_data<12>     |   10.692(R)|clk               |   0.000|
ram0_data<13>     |   10.427(R)|clk               |   0.000|
ram0_data<14>     |   11.000(R)|clk               |   0.000|
ram0_data<15>     |   10.809(R)|clk               |   0.000|
ram0_data<16>     |   10.678(R)|clk               |   0.000|
ram0_data<17>     |   10.427(R)|clk               |   0.000|
ram0_data<18>     |   10.433(R)|clk               |   0.000|
ram0_data<19>     |   10.710(R)|clk               |   0.000|
ram0_data<20>     |   11.186(R)|clk               |   0.000|
ram0_data<21>     |   11.876(R)|clk               |   0.000|
ram0_data<22>     |   13.085(R)|clk               |   0.000|
ram0_data<23>     |   11.884(R)|clk               |   0.000|
ram0_data<24>     |   13.089(R)|clk               |   0.000|
ram0_data<25>     |   13.060(R)|clk               |   0.000|
ram0_data<26>     |   10.952(R)|clk               |   0.000|
ram0_data<27>     |   12.440(R)|clk               |   0.000|
ram0_data<28>     |   11.864(R)|clk               |   0.000|
ram0_data<29>     |   13.332(R)|clk               |   0.000|
ram0_data<30>     |   12.480(R)|clk               |   0.000|
ram0_data<31>     |   13.324(R)|clk               |   0.000|
ram0_data<32>     |   13.058(R)|clk               |   0.000|
ram0_data<33>     |   13.045(R)|clk               |   0.000|
ram0_data<34>     |   13.056(R)|clk               |   0.000|
ram0_data<35>     |   11.527(R)|clk               |   0.000|
ram0_we_b         |   14.039(R)|clk               |   0.000|
vga_out_blank_b   |   12.684(R)|clk               |   0.000|
vga_out_blue<0>   |   13.435(R)|clk               |   0.000|
vga_out_blue<1>   |   14.763(R)|clk               |   0.000|
vga_out_blue<2>   |   12.906(R)|clk               |   0.000|
vga_out_blue<3>   |   12.440(R)|clk               |   0.000|
vga_out_blue<4>   |   13.822(R)|clk               |   0.000|
vga_out_blue<5>   |   13.488(R)|clk               |   0.000|
vga_out_blue<6>   |   12.936(R)|clk               |   0.000|
vga_out_blue<7>   |   13.000(R)|clk               |   0.000|
vga_out_green<0>  |   13.257(R)|clk               |   0.000|
vga_out_green<1>  |   14.387(R)|clk               |   0.000|
vga_out_green<2>  |   12.786(R)|clk               |   0.000|
vga_out_green<3>  |   12.938(R)|clk               |   0.000|
vga_out_green<4>  |   14.567(R)|clk               |   0.000|
vga_out_green<5>  |   14.463(R)|clk               |   0.000|
vga_out_green<6>  |   14.879(R)|clk               |   0.000|
vga_out_green<7>  |   14.383(R)|clk               |   0.000|
vga_out_hsync     |   12.651(R)|clk               |   0.000|
vga_out_red<0>    |   13.263(R)|clk               |   0.000|
vga_out_red<1>    |   13.599(R)|clk               |   0.000|
vga_out_red<2>    |   13.333(R)|clk               |   0.000|
vga_out_red<3>    |   13.995(R)|clk               |   0.000|
vga_out_red<4>    |   13.745(R)|clk               |   0.000|
vga_out_red<5>    |   13.808(R)|clk               |   0.000|
vga_out_red<6>    |   14.815(R)|clk               |   0.000|
vga_out_red<7>    |   14.724(R)|clk               |   0.000|
vga_out_vsync     |   13.614(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   11.606|         |         |         |
tv_in_line_clock1|    9.519|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    8.971|         |         |         |
tv_in_line_clock1|    5.450|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |   17.881|
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.115|
switch<7>      |led<2>             |   13.704|
switch<7>      |led<3>             |   13.082|
switch<7>      |led<4>             |   14.698|
switch<7>      |led<5>             |   14.183|
switch<7>      |led<6>             |   15.193|
switch<7>      |led<7>             |   14.894|
switch<7>      |ram0_address<0>    |   11.686|
switch<7>      |ram0_address<1>    |   11.473|
switch<7>      |ram0_address<2>    |   11.396|
switch<7>      |ram0_address<3>    |   11.397|
switch<7>      |ram0_address<4>    |   11.582|
switch<7>      |ram0_address<5>    |   12.156|
switch<7>      |ram0_address<6>    |   10.722|
switch<7>      |ram0_address<7>    |    9.931|
switch<7>      |ram0_address<8>    |   10.766|
switch<7>      |ram0_address<9>    |   11.277|
switch<7>      |ram0_address<10>   |   12.075|
switch<7>      |ram0_address<11>   |   11.833|
switch<7>      |ram0_address<12>   |   12.993|
switch<7>      |ram0_address<13>   |   11.546|
switch<7>      |ram0_address<14>   |   12.060|
switch<7>      |ram0_address<15>   |   12.081|
switch<7>      |ram0_address<16>   |   12.057|
switch<7>      |ram0_address<17>   |   13.231|
switch<7>      |ram0_address<18>   |   13.661|
switch<7>      |ram0_we_b          |    8.834|
---------------+-------------------+---------+


Analysis completed Sun Nov 15 17:51:14 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 367 MB



