m255
K3
13
cModel Technology
Z0 dE:\altera\13.0sp1
vALU
Z1 !s100 Ym:dH2Z1T4MMaYN;X`n2J0
Z2 IXD1:TRMaW8OBaQW009OF30
Z3 VI_gDSYLPzgYPYa2EVEJgX1
Z4 dD:\Users\arman\Documents\Uni\Term8\Computer Architecture Lab\Arm-Architecture\Modelsim
Z5 w1654666602
Z6 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
Z7 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
Z10 o-work work -O0
Z11 n@a@l@u
Z12 !s108 1654770213.816000
Z13 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
!i10b 1
!s85 0
!s101 -O0
vARM
Z14 !s100 9zkWUe7:_bc2EJK4Q9oeU1
Z15 IRU>1_[hTP?V8;<1N7dOPa1
Z16 VM90=m;Lkg5HK[]]o4ih071
R4
Z17 w1654760047
Z18 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
Z19 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
L0 48
R8
r1
31
Z20 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
R10
Z21 n@a@r@m
Z22 !s108 1654770214.074000
Z23 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
!i10b 1
!s85 0
!s101 -O0
vARM_cpu
Z24 IDB3@[QKl:dVTH8N8G5YET1
Z25 VKo0nFFJnn:ag=UIXOE]M42
R4
Z26 w1654768916
Z27 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v
Z28 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v
L0 1
R8
r1
31
R10
Z29 n@a@r@m_cpu
Z30 !s100 azmDZh2MN@6c5k64_j@fQ2
Z31 !s108 1654770214.361000
Z32 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v|
Z33 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v|
!i10b 1
!s85 0
!s101 -O0
vARM_cpu_
!i10b 1
!s100 f=6K;m;WfB<hRP4[]JE<n0
IX`6510LYXQLWmZe1G7X[k2
VeoN0jRh2ZIHYK[V^m9YiU1
R4
w1654770233
Z34 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo
Z35 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo
L0 31
R8
r1
!s85 0
31
!s108 1654770243.201000
!s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo|
Z36 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo|
!s101 -O0
R10
Z37 n@a@r@m_cpu_
vARM_TB
Z38 !s100 P6AmG4L0]KM7VTH326Hk02
Z39 I]XhXdSYJkKPCBRN0]iIFI2
Z40 VW1O7gz;3oHcUET<1lb:JA0
Z41 dD:\term8\Computer Architecture Lab\Arm-Architecture\Modelsim
Z42 w1652161858
Z43 8D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v
Z44 FD:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v
L0 1
R8
r1
31
Z45 !s90 -reportprogress|300|-work|work|D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v|
R10
Z46 n@a@r@m_@t@b
Z47 !s108 1652161884.733000
Z48 !s107 D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v|
!i10b 1
!s85 0
!s101 -O0
vARM_Testbench
Z49 !s100 OE2O5OGHdbg7UO:X1EXQd2
Z50 IbT84S3aXBo8WnFZm;4:6Y2
Z51 Vh6AgfG??JXWa<IUFolSfO1
R4
Z52 w1654769998
Z53 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v
Z54 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v
L0 2
R8
r1
31
Z55 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v|
R10
Z56 n@a@r@m_@testbench
Z57 !s108 1654770092.576000
Z58 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v|
!i10b 1
!s85 0
!s101 -O0
vc17
Z59 !s100 CWK64VZ@JQVVZZ;=C83X62
Z60 IojhD1jMD6ThCiMaYEge1C1
Z61 VGnKoaIM=g0>ZMdTOSMe:k1
R41
Z62 w1651310018
Z63 8D:/term8/TA/OO-TA/C17.v
Z64 FD:/term8/TA/OO-TA/C17.v
L0 8
R8
r1
31
Z65 !s90 -reportprogress|300|-work|work|D:/term8/TA/OO-TA/C17.v|
R10
Z66 !s108 1652160080.890000
Z67 !s107 D:/term8/TA/OO-TA/C17.v|
!i10b 1
!s85 0
!s101 -O0
vCache
Z68 !s100 hBPS1LDJ1;96?bBPK`2D13
Z69 I4;g:IdkJ:]gOC[CMfXNbL2
Z70 VGkd:eF;dWTBi;J5==BO4M0
R4
Z71 w1654768476
Z72 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v
Z73 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v
L0 1
R8
r1
31
Z74 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v|
R10
Z75 n@cache
Z76 !s108 1654770092.864000
Z77 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v|
!i10b 1
!s85 0
!s101 -O0
vCache_Controller
Z78 !s100 `A3[=k;N;=i4@<7BX3F4i1
Z79 I9HzG_Nl2PY@izbFj@RZgX3
Z80 V^Y;i7>]S_f3>al;8GC>[T1
R4
Z81 w1654768497
Z82 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v
Z83 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v
L0 1
R8
r1
31
Z84 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v|
R10
Z85 n@cache_@controller
Z86 !s108 1654770093.138000
Z87 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vConditionCheck
Z88 !s100 @NbI`X:E19EXil]9]D_J^1
Z89 Id0UkKJ0=HPEj10d]E<CZV3
Z90 VG0EXHzk^cbH_AMRlQPDR42
R4
R5
Z91 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
Z92 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
L0 1
R8
r1
31
Z93 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
R10
Z94 n@condition@check
Z95 !s108 1654770214.662000
Z96 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
!i10b 1
!s85 0
!s101 -O0
vControlUnit
Z97 !s100 =DIOZ1`[KL5O@_3iUa5lk0
Z98 IzmEXh@kV@gQcikg59:;6U2
Z99 VO58Lzi;;[h>f;Y_UXMnKD2
R4
R5
Z100 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
Z101 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
L0 1
R8
r1
31
Z102 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
R10
Z103 n@control@unit
Z104 !s108 1654770214.841000
Z105 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage
Z106 !s100 3hUHKBSmBfc;OUC]c>ozC2
Z107 ID=68N8b9>c5@`X@AA7VQF2
Z108 VJ4<5B]36A^@;U9WGzVNS=2
R4
R5
Z109 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
Z110 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
L0 1
R8
r1
31
Z111 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
R10
Z112 n@e@x@e_@stage
Z113 !s108 1654770215.037000
Z114 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage_Reg
Z115 !s100 >dEN7oVe>I_OJcOi3o6h=2
Z116 IYMZ[Y5]H@1mTb<4;hK5PN1
Z117 VRJ1Y?:l@1f7b?ChiX9S@11
R4
R5
Z118 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
Z119 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
L0 1
R8
r1
31
Z120 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
R10
Z121 n@e@x@e_@stage_@reg
Z122 !s108 1654770215.266000
Z123 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vForwarding_Unit
Z124 !s100 nX[3fW9OUIRKh9afKl>VH0
Z125 I4RAHWiST6R[3BdADojVz13
Z126 VMmbLjMUzOGN38XFE8ZgDJ0
R4
R5
Z127 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v
Z128 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v
L0 1
R8
r1
31
Z129 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v|
R10
Z130 n@forwarding_@unit
Z131 !s108 1654770215.449000
Z132 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v|
!i10b 1
!s85 0
!s101 -O0
vHazard_Detection_Unit
Z133 !s100 G:djaG9XjPgkH=XN]1ocC2
Z134 IP`5LJQ6R_eK>;nVI?<Uh<1
Z135 Vzle91gV[o3d@ZJ>T`@>Ka1
R4
R5
Z136 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
Z137 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
L0 1
R8
r1
31
Z138 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
R10
Z139 n@hazard_@detection_@unit
Z140 !s108 1654770215.984000
Z141 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
!i10b 1
!s85 0
!s101 -O0
vHazard_Detection_Unit2
Z142 !s100 m3_U3o2c0O]Z2JAo?Gg^E2
Z143 IY9B`1;UT;@L2maFzbd3m51
Z144 V3OH8>L0=d>08RDSRE8[W01
R4
R5
Z145 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v
Z146 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v
L0 1
R8
r1
31
Z147 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v|
R10
Z148 n@hazard_@detection_@unit2
Z149 !s108 1654770216.319000
Z150 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage
Z151 !s100 50@LIFfC_f@Tf?m[><MY31
Z152 IV^>_j0mRWaHP^FmeEJ1CI2
Z153 VNUzho6Icia7eB=3]AKTIg0
R4
R17
Z154 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
Z155 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
L0 1
R8
r1
31
Z156 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
R10
Z157 n@i@d_@stage
Z158 !s108 1654770216.712000
Z159 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage_Reg
Z160 !s100 Y<cBl@I3Adn;l<?7OWSe_1
Z161 IX[6IY=HW94dU4FY0bNg=R1
Z162 V4Z`0`?:D5j_NG?TbD8_a61
R4
R5
Z163 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
Z164 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
L0 1
R8
r1
31
Z165 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
R10
Z166 n@i@d_@stage_@reg
Z167 !s108 1654770216.945000
Z168 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage
Z169 !s100 @4:KezYgaCAfhb;o;kXTd0
Z170 Ie[lVL?<JTkkVc[H8jEX4]3
Z171 VCNhX:IY17]AEC8H2hL7TQ0
R4
R5
Z172 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
Z173 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
L0 1
R8
r1
31
Z174 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
R10
Z175 n@i@f_@stage
Z176 !s108 1654770217.192000
Z177 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage_Reg
Z178 !s100 67<hQGC[D4NaodCKI`1Y`1
Z179 ILCoUYPE09IhKKLU:c_jGl3
Z180 V?<R3VBk[>A:7D_bH?JOH]1
R4
R5
Z181 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
Z182 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
L0 1
R8
r1
31
Z183 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
R10
Z184 n@i@f_@stage_@reg
Z185 !s108 1654770217.383000
Z186 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vInstMemory
Z187 !s100 oT>E6gg7@<YV[VBBVX1BK2
Z188 IQk^Y9WdJn;dh0bU11b?Ij0
Z189 VAD?<[gIeDM9G=Xj:aVTX30
R4
Z190 w1654766691
Z191 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v
Z192 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v
L0 1
R8
r1
31
Z193 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v|
R10
Z194 n@inst@memory
Z195 !s108 1654770217.589000
Z196 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v|
!i10b 1
!s85 0
!s101 -O0
vMEM_Stage_Reg
Z197 !s100 7l`?aW:1=Mce4l@oP]ei10
Z198 IhiCDS_mgm2oi[2YD64oeZ0
Z199 VLO1R@lj^@JBVGNc2?60HY3
R4
R5
Z200 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
Z201 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
L0 1
R8
r1
31
Z202 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
R10
Z203 n@m@e@m_@stage_@reg
Z204 !s108 1654770217.781000
Z205 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vMemory
Z206 !s100 l0]h=Gg`jThUGcz?CA9mC2
Z207 IkA2j^lVbBmI]=[TjV6HgT1
Z208 V^]cY`Q9>jgBYN_oHQ4]jE3
R41
Z209 w1650956251
Z210 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
Z211 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
L0 1
R8
r1
31
Z212 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
R10
Z213 n@memory
Z214 !s108 1652397624.002000
Z215 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
!i10b 1
!s85 0
!s101 -O0
vMux2to1
Z216 !s100 FBW[^HH4ANzdn9T6=fCJ=3
Z217 ICLN@b[hgPjdME;djM=I:^2
Z218 VNMBP<i<fd^d>0RhlVPX;k0
R4
R5
Z219 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
Z220 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
L0 1
R8
r1
31
Z221 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
R10
Z222 n@mux2to1
Z223 !s108 1654770218.066000
Z224 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
!i10b 1
!s85 0
!s101 -O0
vMux4to1
Z225 !s100 e2eUJ;LF>0ohVeB9A?=FE3
Z226 I`=FcOHjHza>9V27BJfBb`1
Z227 VJBI@]56nRoJcDmn^j3PI92
R4
R5
Z228 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v
Z229 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v
L0 1
R8
r1
31
Z230 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v|
R10
Z231 n@mux4to1
Z232 !s108 1654770218.294000
Z233 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v|
!i10b 1
!s85 0
!s101 -O0
vmytb
Z234 I?kbcUW9d4k;a>:7zNHfj22
Z235 V?TiVNeUIT]O6ZD_m14bUj1
R41
Z236 w1651309766
R63
R64
L0 26
R8
r1
31
Z237 !s108 1651309773.378000
R67
R65
R10
Z238 !s100 Y]Ab@hQ2Hio<>G:B[iWS<3
!i10b 1
!s85 0
!s101 -O0
vQ_ARM_Testbench
Z239 I5jCH`E7UTc^;c4nQ[zO;60
Z240 Vl=6g_5l2kafIKP90RhTP]0
R4
Z241 w1654769991
Z242 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v
Z243 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v
L0 2
R8
r1
31
Z244 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v|
R10
Z245 n@q_@a@r@m_@testbench
Z246 !s100 IcJ`9F;DkTzFfhJdmaba82
Z247 !s108 1654770218.511000
Z248 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v|
!i10b 1
!s85 0
!s101 -O0
vRegister
Z249 !s100 OIMb@0Yzo9gM3nWbRZ^]K1
Z250 I9I@Vlcak]blFAIKJ66h5l3
Z251 V6S?o21@CaSH]?KZVJI:WT0
R4
R17
Z252 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
Z253 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
L0 1
R8
r1
31
Z254 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
R10
Z255 n@register
Z256 !s108 1654770218.701000
Z257 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
!i10b 1
!s85 0
!s101 -O0
vRegisterFile
Z258 !s100 `7`?G@Ran_e4cD<:M4WX70
Z259 IQ5_JN[_a788^K72LzHY;W0
Z260 VG>h4WmJh5Z[6GD=[VF2z;0
R4
R17
Z261 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
Z262 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
L0 1
R8
r1
31
Z263 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
R10
Z264 n@register@file
Z265 !s108 1654770218.959000
Z266 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
!i10b 1
!s85 0
!s101 -O0
vSRAM
Z267 !s100 H=fiJRPGYOKi6oFz;Ei@:0
Z268 IO<Gf9ImC:5jP_2gL<ePfC0
Z269 V:lFTBWc:9U91Y@E_[:ULa0
R4
Z270 w1654769049
Z271 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v
Z272 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v
L0 2
R8
r1
31
Z273 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v|
R10
Z274 n@s@r@a@m
Z275 !s108 1654770219.334000
Z276 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v|
!i10b 1
!s85 0
!s101 -O0
vSRAM_Controller
Z277 !s100 E1D49WYObOLVH0FT03a==1
Z278 Ilm4Tm38gX=2VV1L01hG`G3
Z279 VVUgV<FLG876imH=zXBgk42
R4
R17
Z280 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v
Z281 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v
L0 1
R8
r1
31
Z282 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v|
R10
Z283 n@s@r@a@m_@controller
Z284 !s108 1654770219.673000
Z285 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vStatus_Reg
Z286 !s100 6VT[FUEiCmoIJad<@V0bT2
Z287 I<c@I@?MLV@8Xb7ZUABTm<3
Z288 V=1P7Hg1KD[DLSQW>716DB2
R4
R5
Z289 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v
Z290 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v
L0 1
R8
r1
31
Z291 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v|
R10
Z292 n@status_@reg
Z293 !s108 1654770220.027000
Z294 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vtest
Z295 !s100 UNaM]gh]:AVHC@B>cT[d52
Z296 I42o^4gkcKFKmO^0ISA5BS3
Z297 VoSlVgO:RK5V<iQIMfK?WW2
R41
Z298 w1650447201
Z299 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v
Z300 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v
L0 48
R8
r1
31
Z301 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v|
R10
Z302 !s108 1651309773.214000
Z303 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v|
!i10b 1
!s85 0
!s101 -O0
vVal2_Generator
Z304 !s100 6aUZ]zKZcQTj[49Q]S?dE2
Z305 IXR]3AQgX_UVER2a7fc_4<1
Z306 Vb38l:9`nNa`jNZZHkoZ3f2
R4
R5
Z307 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
Z308 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
L0 1
R8
r1
31
Z309 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
R10
Z310 n@val2_@generator
Z311 !s108 1654770220.274000
Z312 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
!i10b 1
!s85 0
!s101 -O0
vWB_Stage
Z313 !s100 6PCGl=:LlEC5>Z[=;2VRb0
Z314 Ib8ISOL_2SAcG@T?CK[Nh=3
Z315 V8Hj1jo2S`dAK^`GNidXch1
R4
R5
Z316 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
Z317 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
L0 1
R8
r1
31
Z318 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
R10
Z319 n@w@b_@stage
!i10b 1
!s85 0
Z320 !s108 1654770220.776000
Z321 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
!s101 -O0
