# Multi-Port-Memory
Implemented a multi-port memory in Verilog.

image.png shows the execution of the simulation module.

The entire project can be found [here](https://drive.google.com/open?id=1SD5CMDlCiSpENw3QibXMtgAEBORQ1h7J).
