Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug  5 10:18:40 2020
| Host         : ubuntu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: top/digital_recognition/x1_temp_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top/digital_recognition/x2_temp_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top/digital_recognition/y_temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 257 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.851      -15.146                     27                 1633        0.052        0.000                      0                 1633       -0.155       -0.155                       1                  1050  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
i_clk                                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1                       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                              -0.851      -15.146                     27                  706        0.121        0.000                      0                  706        3.000        0.000                       0                   465  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             7.987        0.000                      0                  469        0.052        0.000                      0                  469        9.022        0.000                       0                   284  
i_clk                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                               3.716        0.000                      0                  179        0.130        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0                               0.956        0.000                      0                  237        0.140        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                             3.717        0.000                      0                  179        0.130        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0_1                             0.957        0.000                      0                  237        0.140        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1    PixelClkIO                  4.739        0.000                      0                   38        0.136        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.716        0.000                      0                  179        0.056        0.000                      0                  179  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.956        0.000                      0                  237        0.073        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.716        0.000                      0                  179        0.056        0.000                      0                  179  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.956        0.000                      0                  237        0.073        0.000                      0                  237  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.596        0.000                      0                    4        0.385        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           27  Failing Endpoints,  Worst Slack       -0.851ns,  Total Violation      -15.146ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.752ns  (logic 5.164ns (48.028%)  route 5.588ns (51.972%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.559    12.358    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X33Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.074    11.565    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)       -0.058    11.507    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                 -0.851    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.709ns  (logic 5.164ns (48.222%)  route 5.545ns (51.778%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.515    12.315    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X33Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.074    11.565    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)       -0.061    11.504    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 5.164ns (48.889%)  route 5.399ns (51.111%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.369    12.169    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X32Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.074    11.565    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.069    11.496    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 5.164ns (48.889%)  route 5.399ns (51.111%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.369    12.169    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X32Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.074    11.565    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.057    11.508    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.580ns  (logic 5.164ns (48.808%)  route 5.416ns (51.192%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.387    12.187    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.565    11.565    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.075    11.640    
                         clock uncertainty           -0.074    11.566    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)       -0.040    11.526    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 5.164ns (48.821%)  route 5.413ns (51.179%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.384    12.184    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X37Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.565    11.565    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.075    11.640    
                         clock uncertainty           -0.074    11.566    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)       -0.040    11.526    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 5.164ns (48.851%)  route 5.407ns (51.149%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.378    12.177    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X33Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.565    11.565    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.075    11.640    
                         clock uncertainty           -0.074    11.566    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.043    11.523    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.566ns  (logic 5.164ns (48.875%)  route 5.402ns (51.125%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.570    10.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.992 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4/O
                         net (fo=2, routed)           0.684    11.676    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.800 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_2/O
                         net (fo=9, routed)           0.372    12.172    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X32Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.075    11.639    
                         clock uncertainty           -0.074    11.565    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.040    11.525    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 5.164ns (49.173%)  route 5.338ns (50.827%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.497    10.794    top/digital_recognition/Mini_HDMI_Driver_i_2
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.124    10.918 r  top/digital_recognition/Mini_HDMI_Driver_i_9/O
                         net (fo=2, routed)           0.647    11.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/TMDS_Tx_Clk_P_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.690 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_1/O
                         net (fo=9, routed)           0.419    12.108    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X35Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X35Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.075    11.637    
                         clock uncertainty           -0.074    11.563    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.066    11.497    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.511ns  (logic 5.164ns (49.129%)  route 5.347ns (50.871%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.606     1.606    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y23         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     2.124 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[2]/Q
                         net (fo=8, routed)           0.692     2.816    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[23]_0[2]
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.940 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By_carry_i_1/O
                         net (fo=1, routed)           0.000     2.940    top/RGB2Binary/x2_temp_reg_i_34[2]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.341 r  top/RGB2Binary/By_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    top/RGB2Binary/By_carry_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.455 r  top/RGB2Binary/By_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.464    top/RGB2Binary/By_carry__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.686 r  top/RGB2Binary/By_carry__1/O[0]
                         net (fo=2, routed)           0.668     4.354    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_1[0]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.328     4.682 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_1/O
                         net (fo=2, routed)           0.504     5.186    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_o_reg[6]_1[3]
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.327     5.513 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/By__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.513    top/RGB2Binary/x2_temp_reg_i_27_0[3]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.914 r  top/RGB2Binary/By__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.914    top/RGB2Binary/By__24_carry__0_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.136 r  top/RGB2Binary/By__24_carry__1/O[0]
                         net (fo=2, routed)           0.748     6.885    top/RGB2Binary/By[8]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.184 r  top/RGB2Binary/x2_temp_i_30/O
                         net (fo=1, routed)           0.000     7.184    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_17[3]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.585 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_22_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_21/O[0]
                         net (fo=1, routed)           0.298     8.104    top/RGB2Binary/C[11]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.403 r  top/RGB2Binary/x2_temp_i_12/O
                         net (fo=1, routed)           0.000     8.403    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_4_0[3]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.804 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.813    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_7_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.147 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_reg_i_5/O[1]
                         net (fo=1, routed)           0.847     9.995    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/top/Binary1[14]
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.303    10.298 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/x2_temp_i_2/O
                         net (fo=11, routed)          0.497    10.794    top/digital_recognition/Mini_HDMI_Driver_i_2
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.124    10.918 r  top/digital_recognition/Mini_HDMI_Driver_i_9/O
                         net (fo=2, routed)           0.647    11.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/TMDS_Tx_Clk_P_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.690 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_1/O
                         net (fo=9, routed)           0.428    12.118    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X37Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.563    11.563    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.075    11.638    
                         clock uncertainty           -0.074    11.564    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.047    11.517    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                 -0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.554     0.554    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X23Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/Q
                         net (fo=2, routed)           0.068     0.763    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff[0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.808 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame_i_1/O
                         net (fo=1, routed)           0.000     0.808    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame0
    SLICE_X22Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.821     0.821    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X22Y22         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame_reg/C
                         clock pessimism             -0.254     0.567    
    SLICE_X22Y22         FDRE (Hold_fdre_C_D)         0.120     0.687    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.772    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X0Y36          FDPE (Hold_fdpe_C_D)         0.075     0.641    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568     0.568    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y38          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.774    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y38          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y38          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.075     0.643    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.301%)  route 0.340ns (70.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.585     0.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/Q
                         net (fo=4, routed)           0.340     1.066    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y6          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.868     0.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.930    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.867%)  route 0.263ns (65.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.561     0.561    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X27Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/Q
                         net (fo=2, routed)           0.263     0.965    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.870     0.870    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.819    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.927%)  route 0.275ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.561     0.561    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X27Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[5]/Q
                         net (fo=2, routed)           0.275     0.976    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.870     0.870    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.636    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.819    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.590     0.590    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.164     0.754 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.809    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.860     0.860    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X38Y37         FDPE (Hold_fdpe_C_D)         0.060     0.650    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.640%)  route 0.369ns (72.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.585     0.585    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/Q
                         net (fo=4, routed)           0.369     1.095    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y6          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.868     0.868    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.930    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.561     0.561    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y16         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0][4]/Q
                         net (fo=3, routed)           0.126     0.828    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[0]_3[4]
    SLICE_X29Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.827     0.827    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X29Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[1][4]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.070     0.663    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line0_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.130%)  route 0.115ns (44.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.115     0.836    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X39Y27         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.851     0.851    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X39Y27         FDSE (Hold_fdse_C_D)         0.070     0.666    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y25     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[45]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y25     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[46]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y25     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y25     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[48]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y25     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y25     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y25     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[51]_srl5/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[42]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[43]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[46]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y24     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[47]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.987ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.418ns  (logic 0.459ns (32.378%)  route 0.959ns (67.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.959    22.236    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[0]
    SLICE_X2Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X2Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.215    30.317    
                         clock uncertainty           -0.035    30.281    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)       -0.058    30.223    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.223    
                         arrival time                         -22.236    
  -------------------------------------------------------------------
                         slack                                  7.987    

Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.208ns  (logic 0.422ns (34.942%)  route 0.786ns (65.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.786    22.027    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.254    30.030    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.030    
                         arrival time                         -22.027    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.208ns  (logic 0.422ns (34.938%)  route 0.786ns (65.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.786    22.027    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.236    30.048    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.048    
                         arrival time                         -22.027    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.155ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.070ns  (logic 0.422ns (39.428%)  route 0.648ns (60.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.648    21.889    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.239    30.045    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                         -21.889    
  -------------------------------------------------------------------
                         slack                                  8.155    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.193ns  (logic 0.459ns (38.474%)  route 0.734ns (61.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.734    22.020    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X3Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.215    30.322    
                         clock uncertainty           -0.035    30.287    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.081    30.206    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.206    
                         arrival time                         -22.020    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.187ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.207ns  (logic 0.459ns (38.032%)  route 0.748ns (61.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.748    22.034    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X3Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)       -0.067    30.221    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.221    
                         arrival time                         -22.034    
  -------------------------------------------------------------------
                         slack                                  8.187    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.206ns  (logic 0.459ns (38.063%)  route 0.747ns (61.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.747    22.033    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X3Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)       -0.061    30.226    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.227    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.205ns  (logic 0.459ns (38.095%)  route 0.746ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.746    22.032    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X3Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)       -0.058    30.229    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.229    
                         arrival time                         -22.032    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.142ns  (logic 0.459ns (40.185%)  route 0.683ns (59.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.683    21.969    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X3Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.215    30.322    
                         clock uncertainty           -0.035    30.287    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.061    30.226    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.226    
                         arrival time                         -21.969    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.132ns  (logic 0.459ns (40.563%)  route 0.673ns (59.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.673    21.958    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X3Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.215    30.322    
                         clock uncertainty           -0.035    30.287    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.058    30.229    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.229    
                         arrival time                         -21.958    
  -------------------------------------------------------------------
                         slack                                  8.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.192%)  route 0.238ns (62.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X13Y15         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/Q
                         net (fo=4, routed)           0.238     3.875    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[10]
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.823     4.918    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]/C
                         clock pessimism             -1.165     3.753    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.070     3.823    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.445%)  route 0.246ns (63.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.558     3.493    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X16Y16         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.141     3.634 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/Q
                         net (fo=4, routed)           0.246     3.880    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[11]
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.823     4.918    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/C
                         clock pessimism             -1.165     3.753    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.066     3.819    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.679%)  route 0.283ns (63.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.560     3.495    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X24Y16         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.164     3.659 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[0]/Q
                         net (fo=1, routed)           0.283     3.942    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.868     4.963    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.569    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     3.865    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.187%)  route 0.246ns (65.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.558     3.493    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X16Y16         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.128     3.621 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[13]/Q
                         net (fo=4, routed)           0.246     3.867    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[13]
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.823     4.918    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/C
                         clock pessimism             -1.165     3.753    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.016     3.769    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.769    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.722%)  route 0.303ns (68.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.558     3.493    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X16Y16         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.141     3.634 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[14]/Q
                         net (fo=4, routed)           0.303     3.937    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[14]
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.823     4.918    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X21Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/C
                         clock pessimism             -1.165     3.753    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.072     3.825    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.636%)  route 0.305ns (68.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.560     3.495    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     3.636 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[3]/Q
                         net (fo=9, routed)           0.305     3.941    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[3]
    SLICE_X18Y18         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.822     4.917    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y18         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/C
                         clock pessimism             -1.165     3.752    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.052     3.804    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.766%)  route 0.369ns (69.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.558     3.493    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X24Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     3.657 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[12]/Q
                         net (fo=1, routed)           0.369     4.026    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.868     4.963    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.569    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.865    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.568%)  route 0.111ns (37.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.556     3.491    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X13Y20         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     3.632 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg/Q
                         net (fo=2, routed)           0.111     3.743    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.045     3.788 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_i_1/O
                         net (fo=1, routed)           0.000     3.788    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.824     4.919    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X14Y20         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_reg/C
                         clock pessimism             -1.414     3.505    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.121     3.626    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -3.626    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/Q
                         net (fo=1, routed)           0.100     3.741    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[7]
    SLICE_X2Y15          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.833     4.928    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y15          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]/C
                         clock pessimism             -1.413     3.515    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.063     3.578    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/Q
                         net (fo=1, routed)           0.110     3.751    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[5]
    SLICE_X1Y15          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.833     4.928    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y15          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]/C
                         clock pessimism             -1.413     3.515    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.070     3.585    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y7    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y4  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X15Y18   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X15Y18   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y19   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y16   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y16   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y16   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y16   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X33Y15   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X32Y15   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y17    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X12Y21   MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/start_of_frame_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X3Y16    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.642ns (26.120%)  route 4.644ns (73.880%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.348     5.505 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.505    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.077     9.222    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.668ns (26.425%)  route 4.644ns (73.575%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.374     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.118     9.263    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.642ns (27.862%)  route 4.251ns (72.138%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.307     4.765    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.348     5.113 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.113    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.029     9.149    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.266ns (22.316%)  route 4.407ns (77.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.430 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.463     4.892    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)       -0.067     9.053    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.390ns (24.162%)  route 4.363ns (75.838%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.052     4.130    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I2_O)        0.124     4.254 r  MIPI_Camera_IIC/iic_sda_o_i_4/O
                         net (fo=1, routed)           0.594     4.848    MIPI_Camera_IIC/iic_sda_o_i_4_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.972 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.972    MIPI_Camera_IIC/iic_sda_o
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_D)        0.077     9.197    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.269ns (23.759%)  route 4.072ns (76.241%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.639    -0.780    MIPI_Camera_IIC/i_clk
    SLICE_X2Y4           FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478    -0.302 f  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/Q
                         net (fo=4, routed)           0.818     0.516    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[5]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.295     0.811 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.115     1.926    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.050 f  MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.590     2.640    MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.124     2.764 f  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.605     3.369    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.348     3.842    MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     4.561    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_CE)      -0.169     8.951    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.058ns (23.432%)  route 3.457ns (76.568%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456    -0.325 f  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/Q
                         net (fo=16, routed)          1.668     1.343    MIPI_Camera_IIC/reg_byte_cnt[0]
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.152     1.495 r  MIPI_Camera_IIC/state_current[1]_i_5/O
                         net (fo=2, routed)           0.613     2.108    MIPI_Camera_IIC/state_current[1]_i_5_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.326     2.434 r  MIPI_Camera_IIC/state_current[1]_i_4/O
                         net (fo=1, routed)           0.743     3.178    MIPI_Camera_IIC/state_current[1]_i_4_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     3.302 r  MIPI_Camera_IIC/state_current[1]_i_1__1/O
                         net (fo=9, routed)           0.433     3.734    MIPI_Camera_IIC/state_current[1]_i_1__1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.045     9.075    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.142ns (25.756%)  route 3.292ns (74.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           0.575     3.653    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.028     9.117    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.952ns (21.679%)  route 3.439ns (78.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 f  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.124     3.607 r  MIPI_Camera_Driver/delay_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.607    MIPI_Camera_Driver/delay_cnt[17]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.031     9.173    MIPI_Camera_Driver/delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.982ns (22.211%)  route 3.439ns (77.789%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 r  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 f  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 f  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 r  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.154     3.637 r  MIPI_Camera_Driver/delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.637    MIPI_Camera_Driver/delay_cnt[5]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.075     9.217    MIPI_Camera_Driver/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.078    -0.340    MIPI_Camera_Driver/initial_cnt_reg[4]
    SLICE_X6Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  MIPI_Camera_Driver/initial_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    MIPI_Camera_Driver/p_0_in[5]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
                         clock pessimism              0.246    -0.546    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.425    MIPI_Camera_Driver/initial_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.905%)  route 0.121ns (46.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    MIPI_Camera_Driver/data_o[2]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.269    -0.521    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.075    -0.446    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.048    -0.248 r  MIPI_Camera_Driver/initial_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Camera_Driver/p_0_in[3]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/C
                         clock pessimism              0.246    -0.546    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.131    -0.415    MIPI_Camera_Driver/initial_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.306    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y4           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  MIPI_Camera_Driver/data_w_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[3]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.066    -0.478    MIPI_Camera_IIC/buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/Q
                         net (fo=1, routed)           0.102    -0.314    MIPI_Camera_Driver/data_o[21]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/C
                         clock pessimism              0.249    -0.541    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.053    -0.488    MIPI_Camera_Driver/reg_addr_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.045    -0.251 r  MIPI_Camera_Driver/initial_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    MIPI_Camera_Driver/p_0_in[2]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/C
                         clock pessimism              0.246    -0.546    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.120    -0.426    MIPI_Camera_Driver/initial_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[11]
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.059    -0.481    MIPI_Camera_Driver/reg_addr_l_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.122    -0.296    MIPI_Camera_Driver/OV5647/D[4]
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -0.791    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.066    -0.476    MIPI_Camera_Driver/OV5647/addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.558    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y3           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.284    MIPI_Camera_Driver/data_o[4]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.249    -0.541    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.076    -0.465    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       MIPI_Camera_Driver/OV5647/data_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.319 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.249    -0.551    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.459    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.249    -0.551    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091    -0.460    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.819%)  route 0.107ns (43.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.107    -0.322    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.055    -0.502    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.072    -0.486    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.072    -0.485    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.066    -0.491    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.289    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.059    -0.479    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.271 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.462    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.431%)  route 0.156ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.273    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.066    -0.492    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.delay_set_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y29      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y29      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.delay_set_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.642ns (26.120%)  route 4.644ns (73.880%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.348     5.505 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.505    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.146    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.077     9.223    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.668ns (26.425%)  route 4.644ns (73.575%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.374     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.146    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.118     9.264    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.642ns (27.862%)  route 4.251ns (72.138%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.307     4.765    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.348     5.113 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.113    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.121    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.029     9.150    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.266ns (22.316%)  route 4.407ns (77.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.430 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.463     4.892    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.121    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)       -0.067     9.054    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.390ns (24.162%)  route 4.363ns (75.838%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.052     4.130    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I2_O)        0.124     4.254 r  MIPI_Camera_IIC/iic_sda_o_i_4/O
                         net (fo=1, routed)           0.594     4.848    MIPI_Camera_IIC/iic_sda_o_i_4_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.972 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.972    MIPI_Camera_IIC/iic_sda_o
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.121    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_D)        0.077     9.198    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.269ns (23.759%)  route 4.072ns (76.241%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.639    -0.780    MIPI_Camera_IIC/i_clk
    SLICE_X2Y4           FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478    -0.302 f  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/Q
                         net (fo=4, routed)           0.818     0.516    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[5]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.295     0.811 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.115     1.926    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.050 f  MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.590     2.640    MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.124     2.764 f  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.605     3.369    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.348     3.842    MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     4.561    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.121    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_CE)      -0.169     8.952    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.058ns (23.432%)  route 3.457ns (76.568%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456    -0.325 f  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/Q
                         net (fo=16, routed)          1.668     1.343    MIPI_Camera_IIC/reg_byte_cnt[0]
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.152     1.495 r  MIPI_Camera_IIC/state_current[1]_i_5/O
                         net (fo=2, routed)           0.613     2.108    MIPI_Camera_IIC/state_current[1]_i_5_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.326     2.434 r  MIPI_Camera_IIC/state_current[1]_i_4/O
                         net (fo=1, routed)           0.743     3.178    MIPI_Camera_IIC/state_current[1]_i_4_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     3.302 r  MIPI_Camera_IIC/state_current[1]_i_1__1/O
                         net (fo=9, routed)           0.433     3.734    MIPI_Camera_IIC/state_current[1]_i_1__1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.121    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.045     9.076    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.142ns (25.756%)  route 3.292ns (74.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           0.575     3.653    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.146    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.028     9.118    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.952ns (21.679%)  route 3.439ns (78.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 f  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.124     3.607 r  MIPI_Camera_Driver/delay_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.607    MIPI_Camera_Driver/delay_cnt[17]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.143    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.031     9.174    MIPI_Camera_Driver/delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.982ns (22.211%)  route 3.439ns (77.789%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 r  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 f  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 f  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 r  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.154     3.637 r  MIPI_Camera_Driver/delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.637    MIPI_Camera_Driver/delay_cnt[5]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.143    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.075     9.218    MIPI_Camera_Driver/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.078    -0.340    MIPI_Camera_Driver/initial_cnt_reg[4]
    SLICE_X6Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  MIPI_Camera_Driver/initial_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    MIPI_Camera_Driver/p_0_in[5]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
                         clock pessimism              0.246    -0.546    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.425    MIPI_Camera_Driver/initial_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.905%)  route 0.121ns (46.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    MIPI_Camera_Driver/data_o[2]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.269    -0.521    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.075    -0.446    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.048    -0.248 r  MIPI_Camera_Driver/initial_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Camera_Driver/p_0_in[3]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/C
                         clock pessimism              0.246    -0.546    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.131    -0.415    MIPI_Camera_Driver/initial_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.306    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y4           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  MIPI_Camera_Driver/data_w_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[3]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.066    -0.478    MIPI_Camera_IIC/buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/Q
                         net (fo=1, routed)           0.102    -0.314    MIPI_Camera_Driver/data_o[21]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/C
                         clock pessimism              0.249    -0.541    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.053    -0.488    MIPI_Camera_Driver/reg_addr_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.045    -0.251 r  MIPI_Camera_Driver/initial_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    MIPI_Camera_Driver/p_0_in[2]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/C
                         clock pessimism              0.246    -0.546    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.120    -0.426    MIPI_Camera_Driver/initial_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[11]
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.059    -0.481    MIPI_Camera_Driver/reg_addr_l_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.122    -0.296    MIPI_Camera_Driver/OV5647/D[4]
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -0.791    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.066    -0.476    MIPI_Camera_Driver/OV5647/addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.558    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y3           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.284    MIPI_Camera_Driver/data_o[4]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.249    -0.541    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.076    -0.465    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6       MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y2       MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y5       MIPI_Camera_Driver/OV5647/data_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.319 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.249    -0.551    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.459    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.249    -0.551    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091    -0.460    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.819%)  route 0.107ns (43.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.107    -0.322    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.055    -0.502    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.072    -0.486    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.072    -0.485    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.066    -0.491    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.289    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.059    -0.479    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.271 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.462    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.431%)  route 0.156ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.273    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.066    -0.492    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.delay_set_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y30      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y29      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y29      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.delay_set_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        4.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 0.478ns (6.795%)  route 6.557ns (93.205%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.557     8.732    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.478ns (6.934%)  route 6.416ns (93.066%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.416     8.591    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.478ns (7.089%)  route 6.265ns (92.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.265     8.441    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 0.478ns (7.249%)  route 6.116ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.116     8.291    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.478ns (7.251%)  route 6.114ns (92.749%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.114     8.290    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.478ns (7.416%)  route 5.968ns (92.584%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.968     8.143    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 0.478ns (7.421%)  route 5.964ns (92.579%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.964     8.139    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.478ns (7.579%)  route 5.829ns (92.421%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.829     8.005    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.518ns (9.008%)  route 5.232ns (90.992%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.683     1.683    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.518     2.201 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.232     7.434    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    13.868    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.456ns (8.267%)  route 5.060ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.687     1.687    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDSE (Prop_fdse_C_Q)         0.456     2.143 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.060     7.203    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    13.873    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  6.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.418ns (11.025%)  route 3.374ns (88.975%))
  Logic Levels:           0  
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.566     1.566    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.418     1.984 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.374     5.358    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     5.066    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.071    
                         clock uncertainty            0.214     5.285    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     5.222    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.222    
                         arrival time                           5.358    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.141ns (6.684%)  route 1.969ns (93.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.969     2.695    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.164ns (7.689%)  route 1.969ns (92.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.969     2.716    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.418ns (10.720%)  route 3.481ns (89.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.565     1.565    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.418     1.983 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.481     5.465    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     5.066    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.071    
                         clock uncertainty            0.214     5.285    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     5.222    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.222    
                         arrival time                           5.465    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.164ns (7.544%)  route 2.010ns (92.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164     0.748 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.010     2.757    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.141ns (6.454%)  route 2.044ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDSE (Prop_fdse_C_Q)         0.141     0.727 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.044     2.770    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.141ns (6.434%)  route 2.051ns (93.566%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.051     2.774    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.141ns (6.410%)  route 2.059ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.059     2.783    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.128ns (5.959%)  route 2.020ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.128     0.711 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.020     2.730    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     2.427    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.141ns (6.406%)  route 2.060ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.060     2.787    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.642ns (26.120%)  route 4.644ns (73.880%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.348     5.505 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.505    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.077     9.222    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.668ns (26.425%)  route 4.644ns (73.575%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.374     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.118     9.263    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.642ns (27.862%)  route 4.251ns (72.138%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.307     4.765    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.348     5.113 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.113    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.029     9.149    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.266ns (22.316%)  route 4.407ns (77.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.430 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.463     4.892    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)       -0.067     9.053    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.390ns (24.162%)  route 4.363ns (75.838%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.052     4.130    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I2_O)        0.124     4.254 r  MIPI_Camera_IIC/iic_sda_o_i_4/O
                         net (fo=1, routed)           0.594     4.848    MIPI_Camera_IIC/iic_sda_o_i_4_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.972 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.972    MIPI_Camera_IIC/iic_sda_o
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_D)        0.077     9.197    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.269ns (23.759%)  route 4.072ns (76.241%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.639    -0.780    MIPI_Camera_IIC/i_clk
    SLICE_X2Y4           FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478    -0.302 f  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/Q
                         net (fo=4, routed)           0.818     0.516    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[5]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.295     0.811 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.115     1.926    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.050 f  MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.590     2.640    MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.124     2.764 f  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.605     3.369    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.348     3.842    MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     4.561    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_CE)      -0.169     8.951    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.058ns (23.432%)  route 3.457ns (76.568%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456    -0.325 f  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/Q
                         net (fo=16, routed)          1.668     1.343    MIPI_Camera_IIC/reg_byte_cnt[0]
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.152     1.495 r  MIPI_Camera_IIC/state_current[1]_i_5/O
                         net (fo=2, routed)           0.613     2.108    MIPI_Camera_IIC/state_current[1]_i_5_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.326     2.434 r  MIPI_Camera_IIC/state_current[1]_i_4/O
                         net (fo=1, routed)           0.743     3.178    MIPI_Camera_IIC/state_current[1]_i_4_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     3.302 r  MIPI_Camera_IIC/state_current[1]_i_1__1/O
                         net (fo=9, routed)           0.433     3.734    MIPI_Camera_IIC/state_current[1]_i_1__1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.045     9.075    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.142ns (25.756%)  route 3.292ns (74.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           0.575     3.653    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.028     9.117    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.952ns (21.679%)  route 3.439ns (78.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 f  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.124     3.607 r  MIPI_Camera_Driver/delay_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.607    MIPI_Camera_Driver/delay_cnt[17]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.031     9.173    MIPI_Camera_Driver/delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.982ns (22.211%)  route 3.439ns (77.789%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 r  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 f  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 f  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 r  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.154     3.637 r  MIPI_Camera_Driver/delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.637    MIPI_Camera_Driver/delay_cnt[5]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.075     9.217    MIPI_Camera_Driver/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.078    -0.340    MIPI_Camera_Driver/initial_cnt_reg[4]
    SLICE_X6Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  MIPI_Camera_Driver/initial_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    MIPI_Camera_Driver/p_0_in[5]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
                         clock pessimism              0.246    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.351    MIPI_Camera_Driver/initial_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.905%)  route 0.121ns (46.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    MIPI_Camera_Driver/data_o[2]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.269    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.075    -0.372    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.048    -0.248 r  MIPI_Camera_Driver/initial_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Camera_Driver/p_0_in[3]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/C
                         clock pessimism              0.246    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.131    -0.341    MIPI_Camera_Driver/initial_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.306    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y4           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  MIPI_Camera_Driver/data_w_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[3]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.066    -0.404    MIPI_Camera_IIC/buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/Q
                         net (fo=1, routed)           0.102    -0.314    MIPI_Camera_Driver/data_o[21]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/C
                         clock pessimism              0.249    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.053    -0.414    MIPI_Camera_Driver/reg_addr_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.045    -0.251 r  MIPI_Camera_Driver/initial_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    MIPI_Camera_Driver/p_0_in[2]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/C
                         clock pessimism              0.246    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.120    -0.352    MIPI_Camera_Driver/initial_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[11]
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.059    -0.407    MIPI_Camera_Driver/reg_addr_l_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.122    -0.296    MIPI_Camera_Driver/OV5647/D[4]
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -0.791    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.066    -0.402    MIPI_Camera_Driver/OV5647/addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.558    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y3           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.284    MIPI_Camera_Driver/data_o[4]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.249    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.076    -0.391    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.319 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.249    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.392    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.249    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091    -0.393    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.819%)  route 0.107ns (43.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.107    -0.322    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.055    -0.435    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.072    -0.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.072    -0.418    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.066    -0.424    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.289    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.059    -0.412    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.271 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.395    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.431%)  route 0.156ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.273    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.066    -0.425    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.642ns (26.120%)  route 4.644ns (73.880%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.348     5.505 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.505    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.077     9.222    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.668ns (26.425%)  route 4.644ns (73.575%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.700     5.157    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.374     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.118     9.263    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.642ns (27.862%)  route 4.251ns (72.138%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.152     4.458 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.307     4.765    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.348     5.113 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.113    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X1Y7           FDCE (Setup_fdce_C_D)        0.029     9.149    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.266ns (22.316%)  route 4.407ns (77.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.228     4.306    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.430 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.463     4.892    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X1Y8           FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)       -0.067     9.053    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.390ns (24.162%)  route 4.363ns (75.838%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           1.052     4.130    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I2_O)        0.124     4.254 r  MIPI_Camera_IIC/iic_sda_o_i_4/O
                         net (fo=1, routed)           0.594     4.848    MIPI_Camera_IIC/iic_sda_o_i_4_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.972 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.972    MIPI_Camera_IIC/iic_sda_o
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_D)        0.077     9.197    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.269ns (23.759%)  route 4.072ns (76.241%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.639    -0.780    MIPI_Camera_IIC/i_clk
    SLICE_X2Y4           FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478    -0.302 f  MIPI_Camera_IIC/reg_scl_cnt_reg[5]/Q
                         net (fo=4, routed)           0.818     0.516    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[5]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.295     0.811 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=10, routed)          1.115     1.926    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.050 f  MIPI_Camera_IIC/state_current[0]_i_7/O
                         net (fo=1, routed)           0.590     2.640    MIPI_Camera_IIC/state_current[0]_i_7_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.124     2.764 f  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.605     3.369    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.493 f  MIPI_Camera_IIC/state_current[0]_i_1__1/O
                         net (fo=8, routed)           0.348     3.842    MIPI_Camera_IIC/state_current[0]_i_1__1_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     4.561    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y8           FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y8           FDPE (Setup_fdpe_C_CE)      -0.169     8.951    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.058ns (23.432%)  route 3.457ns (76.568%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X1Y7           FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456    -0.325 f  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/Q
                         net (fo=16, routed)          1.668     1.343    MIPI_Camera_IIC/reg_byte_cnt[0]
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.152     1.495 r  MIPI_Camera_IIC/state_current[1]_i_5/O
                         net (fo=2, routed)           0.613     2.108    MIPI_Camera_IIC/state_current[1]_i_5_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.326     2.434 r  MIPI_Camera_IIC/state_current[1]_i_4/O
                         net (fo=1, routed)           0.743     3.178    MIPI_Camera_IIC/state_current[1]_i_4_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     3.302 r  MIPI_Camera_IIC/state_current[1]_i_1__1/O
                         net (fo=9, routed)           0.433     3.734    MIPI_Camera_IIC/state_current[1]_i_1__1_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.585     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.045     9.075    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.142ns (25.756%)  route 3.292ns (74.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.638    -0.781    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.263 f  MIPI_Camera_IIC/state_current_reg[1]/Q
                         net (fo=12, routed)          1.204     0.941    MIPI_Camera_IIC/state_current[1]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.152     1.093 r  MIPI_Camera_IIC/iic_write_req_i_2/O
                         net (fo=4, routed)           0.846     1.939    MIPI_Camera_IIC/iic_write_req_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.348     2.287 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=1, routed)           0.667     2.954    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  MIPI_Camera_IIC/state_current[2]_i_1__0/O
                         net (fo=9, routed)           0.575     3.653    MIPI_Camera_IIC/state_current[2]_i_1__0_n_0
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.518     8.609    MIPI_Camera_IIC/i_clk
    SLICE_X2Y7           FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.610     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)       -0.028     9.117    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.952ns (21.679%)  route 3.439ns (78.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 f  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.124     3.607 r  MIPI_Camera_Driver/delay_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.607    MIPI_Camera_Driver/delay_cnt[17]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[17]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.031     9.173    MIPI_Camera_Driver/delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.982ns (22.211%)  route 3.439ns (77.789%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.635    -0.784    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.328 r  MIPI_Camera_Driver/delay_cnt_reg[15]/Q
                         net (fo=2, routed)           0.874     0.547    MIPI_Camera_Driver/delay_cnt_reg_n_0_[15]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.124     0.671 f  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.823     1.494    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.618 f  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.636     2.254    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.378 r  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.106     3.483    MIPI_Camera_Driver/flg_delay
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.154     3.637 r  MIPI_Camera_Driver/delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.637    MIPI_Camera_Driver/delay_cnt[5]
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.516     8.607    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y5           FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[5]/C
                         clock pessimism              0.609     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.075     9.217    MIPI_Camera_Driver/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.078    -0.340    MIPI_Camera_Driver/initial_cnt_reg[4]
    SLICE_X6Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  MIPI_Camera_Driver/initial_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    MIPI_Camera_Driver/p_0_in[5]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
                         clock pessimism              0.246    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.351    MIPI_Camera_Driver/initial_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.905%)  route 0.121ns (46.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    MIPI_Camera_Driver/data_o[2]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.269    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.075    -0.372    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.048    -0.248 r  MIPI_Camera_Driver/initial_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Camera_Driver/p_0_in[3]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[3]/C
                         clock pessimism              0.246    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.131    -0.341    MIPI_Camera_Driver/initial_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.306    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y4           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  MIPI_Camera_Driver/data_w_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[3]
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.836    -0.793    MIPI_Camera_IIC/i_clk
    SLICE_X9Y3           FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[3]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.066    -0.404    MIPI_Camera_IIC/buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.569    -0.557    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y2           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  MIPI_Camera_Driver/OV5647/data_o_reg[21]/Q
                         net (fo=1, routed)           0.102    -0.314    MIPI_Camera_Driver/data_o[21]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/C
                         clock pessimism              0.249    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.053    -0.414    MIPI_Camera_Driver/reg_addr_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/initial_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.296    MIPI_Camera_Driver/initial_cnt_reg[1]
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.045    -0.251 r  MIPI_Camera_Driver/initial_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    MIPI_Camera_Driver/p_0_in[2]
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.837    -0.792    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[2]/C
                         clock pessimism              0.246    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.120    -0.352    MIPI_Camera_Driver/initial_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.570    -0.556    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y5           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.303    MIPI_Camera_Driver/data_o[11]
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X2Y6           FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.074    -0.466    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.059    -0.407    MIPI_Camera_Driver/reg_addr_l_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.567    -0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y7           FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  MIPI_Camera_Driver/initial_cnt_reg[4]/Q
                         net (fo=5, routed)           0.122    -0.296    MIPI_Camera_Driver/OV5647/D[4]
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.838    -0.791    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y6           FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.066    -0.402    MIPI_Camera_Driver/OV5647/addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.558    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y3           FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.284    MIPI_Camera_Driver/data_o[4]
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.839    -0.790    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y2           FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.249    -0.541    
                         clock uncertainty            0.074    -0.467    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.076    -0.391    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.890ns (25.365%)  route 2.619ns (74.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.535    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     0.659 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.343     1.002    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     1.126 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.514     1.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.763 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.946     2.709    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDRE (Setup_fdre_C_R)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.730ns (50.290%)  route 1.710ns (49.710%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.558     2.640    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.670    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.730ns (50.304%)  route 1.709ns (49.696%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 3.597 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.641     0.297    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.421 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009     0.980    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.094 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.251 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.503     1.754    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     2.083 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.557     2.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.506     3.597    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y29          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.167    
                         clock uncertainty           -0.067     4.100    
    SLICE_X4Y29          FDSE (Setup_fdse_C_S)       -0.429     3.671    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.319 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.249    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.392    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.361    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.316 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.562    -0.564    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.829    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y30          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.249    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091    -0.393    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.819%)  route 0.107ns (43.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.107    -0.322    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.055    -0.435    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.072    -0.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.300    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.072    -0.418    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.066    -0.424    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.289    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.059    -0.412    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.316    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.271 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.395    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.431%)  route 0.156ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.156    -0.273    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.067    -0.491    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.066    -0.425    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.663%)  route 0.348ns (45.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.348     2.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.515    11.515    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.090    11.605    
                         clock uncertainty           -0.074    11.531    
    SLICE_X0Y37          FDPE (Recov_fdpe_C_PRE)     -0.534    10.997    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.663%)  route 0.348ns (45.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.348     2.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.515    11.515    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.090    11.605    
                         clock uncertainty           -0.074    11.531    
    SLICE_X0Y37          FDPE (Recov_fdpe_C_PRE)     -0.534    10.997    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.663%)  route 0.348ns (45.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.348     2.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.515    11.515    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.090    11.605    
                         clock uncertainty           -0.074    11.531    
    SLICE_X0Y37          FDPE (Recov_fdpe_C_PRE)     -0.534    10.997    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.663%)  route 0.348ns (45.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.348     2.401    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         1.515    11.515    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.090    11.605    
                         clock uncertainty           -0.074    11.531    
    SLICE_X0Y37          FDPE (Recov_fdpe_C_PRE)     -0.534    10.997    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  8.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.124     0.817    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.835     0.835    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.253     0.582    
    SLICE_X0Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.433    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.124     0.817    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.835     0.835    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X0Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.433    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.124     0.817    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.835     0.835    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X0Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.433    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.124     0.817    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y37          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=463, routed)         0.835     0.835    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X0Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.433    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.385    





