strict digraph "" {
	node [label="\N"];
	"460:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b8488ce50>",
		fillcolor=springgreen,
		label="460:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"461:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fea90>",
		fillcolor=firebrick,
		label="461:NS
SlotTimer[5:0] <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fea90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"460:IF" -> "461:NS"	 [cond="['ResetSlotTimer']",
		label=ResetSlotTimer,
		lineno=460];
	"463:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b8488cb50>",
		fillcolor=springgreen,
		label="463:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"460:IF" -> "463:IF"	 [cond="['ResetSlotTimer']",
		label="!(ResetSlotTimer)",
		lineno=460];
	"458:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fe990>",
		fillcolor=firebrick,
		label="458:NS
SlotTimer[5:0] <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fe990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_455:AL"	 [def_var="['SlotTimer']",
		label="Leaf_455:AL"];
	"458:NS" -> "Leaf_455:AL"	 [cond="[]",
		lineno=None];
	"464:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b8488cc50>",
		fillcolor=firebrick,
		label="464:NS
SlotTimer[5:0] <= SlotTimer[5:0] + 6'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b8488cc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"464:NS" -> "Leaf_455:AL"	 [cond="[]",
		lineno=None];
	"461:NS" -> "Leaf_455:AL"	 [cond="[]",
		lineno=None];
	"456:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2b840fdf10>",
		fillcolor=turquoise,
		label="456:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"457:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b840fd450>",
		fillcolor=springgreen,
		label="457:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"456:BL" -> "457:IF"	 [cond="[]",
		lineno=None];
	"455:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2b840fded0>",
		clk_sens=True,
		fillcolor=gold,
		label="455:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxReset', 'IncrementSlotTimer', 'SlotTimer', 'ResetSlotTimer']"];
	"455:AL" -> "456:BL"	 [cond="[]",
		lineno=None];
	"457:IF" -> "460:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=457];
	"457:IF" -> "458:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=457];
	"463:IF" -> "464:NS"	 [cond="['IncrementSlotTimer']",
		label=IncrementSlotTimer,
		lineno=463];
}
