
TRABALHO_AV3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086d4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08008878  08008878  00009878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cc4  08008cc4  0000a1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008cc4  08008cc4  00009cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ccc  08008ccc  0000a1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ccc  08008ccc  00009ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008cd0  08008cd0  00009cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08008cd4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bf4  200001e8  08008ebc  0000a1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ddc  08008ebc  0000addc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017dbd  00000000  00000000  0000a216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034bf  00000000  00000000  00021fd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001418  00000000  00000000  00025498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f93  00000000  00000000  000268b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018495  00000000  00000000  00027843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c97  00000000  00000000  0003fcd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099c99  00000000  00000000  0005696f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0608  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006520  00000000  00000000  000f064c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000f6b6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800885c 	.word	0x0800885c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800885c 	.word	0x0800885c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <GPIO_init>:
#include "tim.h"
#include "uart.h"


void GPIO_init(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
    // Habilita clock para GPIOA, GPIOB, GPIOC
    RCC->AHB1ENR |= (1U<<0) | (1U<<1) | (1U<<2);
 8000f88:	4b2f      	ldr	r3, [pc, #188]	@ (8001048 <GPIO_init+0xc4>)
 8000f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8c:	4a2e      	ldr	r2, [pc, #184]	@ (8001048 <GPIO_init+0xc4>)
 8000f8e:	f043 0307 	orr.w	r3, r3, #7
 8000f92:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER |= (1U<<18);   // Pino 9 como sada - RS
 8000f94:	4b2d      	ldr	r3, [pc, #180]	@ (800104c <GPIO_init+0xc8>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a2c      	ldr	r2, [pc, #176]	@ (800104c <GPIO_init+0xc8>)
 8000f9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f9e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(1U<<19);
 8000fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800104c <GPIO_init+0xc8>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a29      	ldr	r2, [pc, #164]	@ (800104c <GPIO_init+0xc8>)
 8000fa6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000faa:	6013      	str	r3, [r2, #0]

    GPIOC->MODER |= (1U<<14);   // Pino 7 como sada - EN
 8000fac:	4b28      	ldr	r3, [pc, #160]	@ (8001050 <GPIO_init+0xcc>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a27      	ldr	r2, [pc, #156]	@ (8001050 <GPIO_init+0xcc>)
 8000fb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb6:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &= ~(1U<<15);
 8000fb8:	4b25      	ldr	r3, [pc, #148]	@ (8001050 <GPIO_init+0xcc>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a24      	ldr	r2, [pc, #144]	@ (8001050 <GPIO_init+0xcc>)
 8000fbe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000fc2:	6013      	str	r3, [r2, #0]

    GPIOB->MODER |= (1U<<10);   // Pino 5 como sada - D4
 8000fc4:	4b23      	ldr	r3, [pc, #140]	@ (8001054 <GPIO_init+0xd0>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a22      	ldr	r2, [pc, #136]	@ (8001054 <GPIO_init+0xd0>)
 8000fca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fce:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(1U<<11);
 8000fd0:	4b20      	ldr	r3, [pc, #128]	@ (8001054 <GPIO_init+0xd0>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a1f      	ldr	r2, [pc, #124]	@ (8001054 <GPIO_init+0xd0>)
 8000fd6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000fda:	6013      	str	r3, [r2, #0]

    GPIOB->MODER |= (1U<<8);    // Pino 4 como sada - D5
 8000fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001054 <GPIO_init+0xd0>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8001054 <GPIO_init+0xd0>)
 8000fe2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fe6:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(1U<<9);
 8000fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8001054 <GPIO_init+0xd0>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a19      	ldr	r2, [pc, #100]	@ (8001054 <GPIO_init+0xd0>)
 8000fee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ff2:	6013      	str	r3, [r2, #0]

    GPIOB->MODER |= (1U<<20);   // Pino 10 como sada - D6
 8000ff4:	4b17      	ldr	r3, [pc, #92]	@ (8001054 <GPIO_init+0xd0>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a16      	ldr	r2, [pc, #88]	@ (8001054 <GPIO_init+0xd0>)
 8000ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000ffe:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(1U<<21);
 8001000:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <GPIO_init+0xd0>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a13      	ldr	r2, [pc, #76]	@ (8001054 <GPIO_init+0xd0>)
 8001006:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800100a:	6013      	str	r3, [r2, #0]

    GPIOA->MODER |= (1U<<16);   // Pino 8 como sada - D7
 800100c:	4b0f      	ldr	r3, [pc, #60]	@ (800104c <GPIO_init+0xc8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a0e      	ldr	r2, [pc, #56]	@ (800104c <GPIO_init+0xc8>)
 8001012:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001016:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(1U<<17);
 8001018:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <GPIO_init+0xc8>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0b      	ldr	r2, [pc, #44]	@ (800104c <GPIO_init+0xc8>)
 800101e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001022:	6013      	str	r3, [r2, #0]

    GPIOA->MODER |= (1U<<10);   // LED
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <GPIO_init+0xc8>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a08      	ldr	r2, [pc, #32]	@ (800104c <GPIO_init+0xc8>)
 800102a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800102e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(1U<<11);
 8001030:	4b06      	ldr	r3, [pc, #24]	@ (800104c <GPIO_init+0xc8>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a05      	ldr	r2, [pc, #20]	@ (800104c <GPIO_init+0xc8>)
 8001036:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800103a:	6013      	str	r3, [r2, #0]
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40023800 	.word	0x40023800
 800104c:	40020000 	.word	0x40020000
 8001050:	40020800 	.word	0x40020800
 8001054:	40020400 	.word	0x40020400

08001058 <send_to_lcd>:

void send_to_lcd(int data, int rs)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
    // rs = 1 para dados, rs=0 para comando
    if (rs == 1) {
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d106      	bne.n	8001076 <send_to_lcd+0x1e>
        GPIOA->ODR |= (1U<<9);
 8001068:	4b36      	ldr	r3, [pc, #216]	@ (8001144 <send_to_lcd+0xec>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	4a35      	ldr	r2, [pc, #212]	@ (8001144 <send_to_lcd+0xec>)
 800106e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001072:	6153      	str	r3, [r2, #20]
 8001074:	e008      	b.n	8001088 <send_to_lcd+0x30>
    } else if (rs == 0) {
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d105      	bne.n	8001088 <send_to_lcd+0x30>
        GPIOA->ODR &= ~(1U<<9);
 800107c:	4b31      	ldr	r3, [pc, #196]	@ (8001144 <send_to_lcd+0xec>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	4a30      	ldr	r2, [pc, #192]	@ (8001144 <send_to_lcd+0xec>)
 8001082:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001086:	6153      	str	r3, [r2, #20]
    }

    if (((data>>3)&0x01) == 1) {   // D7 pin
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	2b00      	cmp	r3, #0
 8001090:	d006      	beq.n	80010a0 <send_to_lcd+0x48>
        GPIOA->ODR |= (1U<<8);
 8001092:	4b2c      	ldr	r3, [pc, #176]	@ (8001144 <send_to_lcd+0xec>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	4a2b      	ldr	r2, [pc, #172]	@ (8001144 <send_to_lcd+0xec>)
 8001098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800109c:	6153      	str	r3, [r2, #20]
 800109e:	e005      	b.n	80010ac <send_to_lcd+0x54>
    } else {
        GPIOA->ODR &= ~(1U<<8);
 80010a0:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <send_to_lcd+0xec>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a27      	ldr	r2, [pc, #156]	@ (8001144 <send_to_lcd+0xec>)
 80010a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010aa:	6153      	str	r3, [r2, #20]
    }

    if (((data>>2)&0x01) == 1) {   // D6 pin
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d006      	beq.n	80010c4 <send_to_lcd+0x6c>
        GPIOB->ODR |= (1U<<10);
 80010b6:	4b24      	ldr	r3, [pc, #144]	@ (8001148 <send_to_lcd+0xf0>)
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	4a23      	ldr	r2, [pc, #140]	@ (8001148 <send_to_lcd+0xf0>)
 80010bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010c0:	6153      	str	r3, [r2, #20]
 80010c2:	e005      	b.n	80010d0 <send_to_lcd+0x78>
    } else {
        GPIOB->ODR &= ~(1U<<10);
 80010c4:	4b20      	ldr	r3, [pc, #128]	@ (8001148 <send_to_lcd+0xf0>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001148 <send_to_lcd+0xf0>)
 80010ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80010ce:	6153      	str	r3, [r2, #20]
    }

    if (((data>>1)&0x01) == 1) {   // D5 pin
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d006      	beq.n	80010e8 <send_to_lcd+0x90>
        GPIOB->ODR |= (1U<<4);
 80010da:	4b1b      	ldr	r3, [pc, #108]	@ (8001148 <send_to_lcd+0xf0>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	4a1a      	ldr	r2, [pc, #104]	@ (8001148 <send_to_lcd+0xf0>)
 80010e0:	f043 0310 	orr.w	r3, r3, #16
 80010e4:	6153      	str	r3, [r2, #20]
 80010e6:	e005      	b.n	80010f4 <send_to_lcd+0x9c>
    } else {
        GPIOB->ODR &= ~(1U<<4);
 80010e8:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <send_to_lcd+0xf0>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	4a16      	ldr	r2, [pc, #88]	@ (8001148 <send_to_lcd+0xf0>)
 80010ee:	f023 0310 	bic.w	r3, r3, #16
 80010f2:	6153      	str	r3, [r2, #20]
    }

    if (((data>>0)&0x01) == 1) {   // D4 pin
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d006      	beq.n	800110c <send_to_lcd+0xb4>
        GPIOB->ODR |= (1U<<5);
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <send_to_lcd+0xf0>)
 8001100:	695b      	ldr	r3, [r3, #20]
 8001102:	4a11      	ldr	r2, [pc, #68]	@ (8001148 <send_to_lcd+0xf0>)
 8001104:	f043 0320 	orr.w	r3, r3, #32
 8001108:	6153      	str	r3, [r2, #20]
 800110a:	e005      	b.n	8001118 <send_to_lcd+0xc0>
    } else {
        GPIOB->ODR &= ~(1U<<5);
 800110c:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <send_to_lcd+0xf0>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a0d      	ldr	r2, [pc, #52]	@ (8001148 <send_to_lcd+0xf0>)
 8001112:	f023 0320 	bic.w	r3, r3, #32
 8001116:	6153      	str	r3, [r2, #20]
    }

    // Habilita o enable do LCD
    GPIOC->ODR |= (1U<<7);
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <send_to_lcd+0xf4>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a0b      	ldr	r2, [pc, #44]	@ (800114c <send_to_lcd+0xf4>)
 800111e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001122:	6153      	str	r3, [r2, #20]
    delayLCD(100);
 8001124:	2064      	movs	r0, #100	@ 0x64
 8001126:	f000 fcbd 	bl	8001aa4 <delayLCD>

    // Desabilita o enable do LCD
    GPIOC->ODR &= ~(1U<<7);
 800112a:	4b08      	ldr	r3, [pc, #32]	@ (800114c <send_to_lcd+0xf4>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	4a07      	ldr	r2, [pc, #28]	@ (800114c <send_to_lcd+0xf4>)
 8001130:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001134:	6153      	str	r3, [r2, #20]
    delayLCD(100);
 8001136:	2064      	movs	r0, #100	@ 0x64
 8001138:	f000 fcb4 	bl	8001aa4 <delayLCD>
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40020000 	.word	0x40020000
 8001148:	40020400 	.word	0x40020400
 800114c:	40020800 	.word	0x40020800

08001150 <lcd_send_cmd>:

void lcd_send_cmd(char cmd)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* Envia o nibble superior do byte */
    datatosend = ((cmd>>4)&0x0F);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	091b      	lsrs	r3, r3, #4
 800115e:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 0);  // RS deve ser 0 enquanto enviando um comando
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff77 	bl	8001058 <send_to_lcd>

    /* Envia o nibble inferior do byte */
    datatosend = ((cmd)&0x0F);
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	f003 030f 	and.w	r3, r3, #15
 8001170:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 0);
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff6e 	bl	8001058 <send_to_lcd>
}
 800117c:	bf00      	nop
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <lcd_init>:

void lcd_init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
    // Inicializao no modo 4 bits
    delay_ms(50);     // Espera > 40ms
 8001188:	2032      	movs	r0, #50	@ 0x32
 800118a:	f000 fc72 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x30);
 800118e:	2030      	movs	r0, #48	@ 0x30
 8001190:	f7ff ffde 	bl	8001150 <lcd_send_cmd>
    delay_ms(5);      // Espera por > 4.1ms
 8001194:	2005      	movs	r0, #5
 8001196:	f000 fc6c 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x30);
 800119a:	2030      	movs	r0, #48	@ 0x30
 800119c:	f7ff ffd8 	bl	8001150 <lcd_send_cmd>
    delay_ms(1);    // Espera por > 100us
 80011a0:	2001      	movs	r0, #1
 80011a2:	f000 fc66 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x30);
 80011a6:	2030      	movs	r0, #48	@ 0x30
 80011a8:	f7ff ffd2 	bl	8001150 <lcd_send_cmd>
    delay_ms(1);    // Espera por > 100us
 80011ac:	2001      	movs	r0, #1
 80011ae:	f000 fc60 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x20);  // Inicializao no modo de 4 bits
 80011b2:	2020      	movs	r0, #32
 80011b4:	f7ff ffcc 	bl	8001150 <lcd_send_cmd>
    delay_ms(1);    // Espera por > 100us
 80011b8:	2001      	movs	r0, #1
 80011ba:	f000 fc5a 	bl	8001a72 <delay_ms>

    // Inicializao do display
    lcd_send_cmd(0x28); // Funo set --- DL=0 (modo 4 bits), N=1 (2 linhas), F=0 (Fonte 5x8)
 80011be:	2028      	movs	r0, #40	@ 0x28
 80011c0:	f7ff ffc6 	bl	8001150 <lcd_send_cmd>
    delay_ms(50);
 80011c4:	2032      	movs	r0, #50	@ 0x32
 80011c6:	f000 fc54 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x08); // Controle on/off do display --- D=0, C=0, B=0 --- display off
 80011ca:	2008      	movs	r0, #8
 80011cc:	f7ff ffc0 	bl	8001150 <lcd_send_cmd>
    delay_ms(50);
 80011d0:	2032      	movs	r0, #50	@ 0x32
 80011d2:	f000 fc4e 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x01); // Limpa display
 80011d6:	2001      	movs	r0, #1
 80011d8:	f7ff ffba 	bl	8001150 <lcd_send_cmd>
    delay_ms(50);
 80011dc:	2032      	movs	r0, #50	@ 0x32
 80011de:	f000 fc48 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x06); // Entry mode set --- I/D=1 (incrementa cursor), S=0 (sem shift)
 80011e2:	2006      	movs	r0, #6
 80011e4:	f7ff ffb4 	bl	8001150 <lcd_send_cmd>
    delay_ms(50);
 80011e8:	2032      	movs	r0, #50	@ 0x32
 80011ea:	f000 fc42 	bl	8001a72 <delay_ms>
    lcd_send_cmd(0x0C); // Display on/off control --- D=1, C=0, B=0 (cursor e blink desativados)
 80011ee:	200c      	movs	r0, #12
 80011f0:	f7ff ffae 	bl	8001150 <lcd_send_cmd>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <lcd_send_data>:

void lcd_send_data (char data)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* Envia o nibble superior do byte */
    datatosend = ((data>>4)&0x0F);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	091b      	lsrs	r3, r3, #4
 8001206:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 1);  // RS deve ser 1 enquanto enviando um dado
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	2101      	movs	r1, #1
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff23 	bl	8001058 <send_to_lcd>

    /* Envia o nibble inferior do byte */
    datatosend = ((data)&0x0F);
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	f003 030f 	and.w	r3, r3, #15
 8001218:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend, 1);
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	2101      	movs	r1, #1
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff1a 	bl	8001058 <send_to_lcd>
}
 8001224:	bf00      	nop
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <lcd_clear>:

void lcd_clear (void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
    // comando 01 - Limpa LCD
    lcd_send_cmd(0x01);
 8001230:	2001      	movs	r0, #1
 8001232:	f7ff ff8d 	bl	8001150 <lcd_send_cmd>
    delay_ms(100);
 8001236:	2064      	movs	r0, #100	@ 0x64
 8001238:	f000 fc1b 	bl	8001a72 <delay_ms>
}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}

08001240 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
    switch (row)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <lcd_put_cur+0x18>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d005      	beq.n	8001262 <lcd_put_cur+0x22>
 8001256:	e009      	b.n	800126c <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;  // 0x80 = Endereo da col. na linha 1
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800125e:	603b      	str	r3, [r7, #0]
            break;
 8001260:	e004      	b.n	800126c <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;  // 0xC0 = Endereo da 2a col. na linha 1
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001268:	603b      	str	r3, [r7, #0]
            break;
 800126a:	bf00      	nop
    }

    lcd_send_cmd(col);  // Posiciona o cursor no endereo a ser escrito no LCD
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff6d 	bl	8001150 <lcd_send_cmd>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <lcd_send_string>:

void lcd_send_string (char *str)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data (*str++);
 8001286:	e006      	b.n	8001296 <lcd_send_string+0x18>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	1c5a      	adds	r2, r3, #1
 800128c:	607a      	str	r2, [r7, #4]
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ffb1 	bl	80011f8 <lcd_send_data>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d1f4      	bne.n	8001288 <lcd_send_string+0xa>
}
 800129e:	bf00      	nop
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <keypad_init>:
#include "stm32f4xx.h"
#include "keypad.h"

uint16_t keypad_init()
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= (1<<0);  // Habilita clock para GPIOA
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <keypad_init+0x54>)
 80012ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b0:	4a12      	ldr	r2, [pc, #72]	@ (80012fc <keypad_init+0x54>)
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= (1<<8);  // Habilita clock para ADC1
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <keypad_init+0x54>)
 80012ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012bc:	4a0f      	ldr	r2, [pc, #60]	@ (80012fc <keypad_init+0x54>)
 80012be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012c2:	6453      	str	r3, [r2, #68]	@ 0x44

    GPIOA->MODER |= 0x03;    // Configura PA0 como entrada analgica
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <keypad_init+0x58>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <keypad_init+0x58>)
 80012ca:	f043 0303 	orr.w	r3, r3, #3
 80012ce:	6013      	str	r3, [r2, #0]

    ADC1->CR2 = 0;           // Dispara aquisio por software
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <keypad_init+0x5c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	609a      	str	r2, [r3, #8]
    ADC1->SQR3 = 0;          // Seleciona o canal
 80012d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <keypad_init+0x5c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->SQR1 = 4;         // Tamanho da sequncia de converso 1
 80012dc:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <keypad_init+0x5c>)
 80012de:	2204      	movs	r2, #4
 80012e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->CR2 |= 1;          // Habilita ADC1
 80012e2:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <keypad_init+0x5c>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <keypad_init+0x5c>)
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	6093      	str	r3, [r2, #8]

    return 0;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020000 	.word	0x40020000
 8001304:	40012000 	.word	0x40012000

08001308 <keypad_read_key>:

// ---------------------------
uint16_t keypad_read_key()
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
	uint16_t adc_readout = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	80fb      	strh	r3, [r7, #6]

    ADC1->CR2 |= (1U<<30);   // Inicia a converso
 8001312:	4b22      	ldr	r3, [pc, #136]	@ (800139c <keypad_read_key+0x94>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	4a21      	ldr	r2, [pc, #132]	@ (800139c <keypad_read_key+0x94>)
 8001318:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800131c:	6093      	str	r3, [r2, #8]
    while (!(ADC1->SR & 2));  // Espera o final da converso
 800131e:	bf00      	nop
 8001320:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <keypad_read_key+0x94>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f9      	beq.n	8001320 <keypad_read_key+0x18>
    adc_readout = ADC1->DR;  // Retorna o resultado
 800132c:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <keypad_read_key+0x94>)
 800132e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001330:	80fb      	strh	r3, [r7, #6]

    if(adc_readout > 600 && adc_readout < 860)
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8001338:	d905      	bls.n	8001346 <keypad_read_key+0x3e>
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	f5b3 7f57 	cmp.w	r3, #860	@ 0x35c
 8001340:	d201      	bcs.n	8001346 <keypad_read_key+0x3e>
    {
        return KEY_UP;
 8001342:	2301      	movs	r3, #1
 8001344:	e024      	b.n	8001390 <keypad_read_key+0x88>
    }
    else if(adc_readout > 1550 && adc_readout < 2050)
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	f240 620e 	movw	r2, #1550	@ 0x60e
 800134c:	4293      	cmp	r3, r2
 800134e:	d906      	bls.n	800135e <keypad_read_key+0x56>
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	f640 0201 	movw	r2, #2049	@ 0x801
 8001356:	4293      	cmp	r3, r2
 8001358:	d801      	bhi.n	800135e <keypad_read_key+0x56>
    {
        return KEY_DOWN;
 800135a:	2302      	movs	r3, #2
 800135c:	e018      	b.n	8001390 <keypad_read_key+0x88>
    }
    else if(adc_readout > 2490 && adc_readout < 3150)
 800135e:	88fb      	ldrh	r3, [r7, #6]
 8001360:	f640 12ba 	movw	r2, #2490	@ 0x9ba
 8001364:	4293      	cmp	r3, r2
 8001366:	d906      	bls.n	8001376 <keypad_read_key+0x6e>
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	f640 424d 	movw	r2, #3149	@ 0xc4d
 800136e:	4293      	cmp	r3, r2
 8001370:	d801      	bhi.n	8001376 <keypad_read_key+0x6e>
    {
        return KEY_LEFT;
 8001372:	2303      	movs	r3, #3
 8001374:	e00c      	b.n	8001390 <keypad_read_key+0x88>
    }
    else if(adc_readout >= 0 && adc_readout < 50)
 8001376:	88fb      	ldrh	r3, [r7, #6]
 8001378:	2b31      	cmp	r3, #49	@ 0x31
 800137a:	d801      	bhi.n	8001380 <keypad_read_key+0x78>
    {
        return KEY_RIGHT;
 800137c:	2300      	movs	r3, #0
 800137e:	e007      	b.n	8001390 <keypad_read_key+0x88>
    }
    else if( adc_readout == 4095)
 8001380:	88fb      	ldrh	r3, [r7, #6]
 8001382:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001386:	4293      	cmp	r3, r2
 8001388:	d101      	bne.n	800138e <keypad_read_key+0x86>
    {
        return KEY_SELECT;
 800138a:	2304      	movs	r3, #4
 800138c:	e000      	b.n	8001390 <keypad_read_key+0x88>
    }

    return KEY_NONE;
 800138e:	2305      	movs	r3, #5
}
 8001390:	4618      	mov	r0, r3
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	40012000 	.word	0x40012000

080013a0 <main>:
void UART(void *pvParameters);
void conta(void *pvParameters);
void toggleLedTask(void *pvParameters);

int main(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af02      	add	r7, sp, #8
    MX_USART2_UART_Init();
 80013a6:	f000 fb93 	bl	8001ad0 <MX_USART2_UART_Init>
    GPIO_init();
 80013aa:	f7ff fdeb 	bl	8000f84 <GPIO_init>
    tim2_init();
 80013ae:	f000 fb03 	bl	80019b8 <tim2_init>
    keypad_init();
 80013b2:	f7ff ff79 	bl	80012a8 <keypad_init>
    lcd_init();
 80013b6:	f7ff fee5 	bl	8001184 <lcd_init>

    lcd_put_cur(0, 0);
 80013ba:	2100      	movs	r1, #0
 80013bc:	2000      	movs	r0, #0
 80013be:	f7ff ff3f 	bl	8001240 <lcd_put_cur>
    lcd_send_string("SIST. TEMPO REAL");
 80013c2:	4844      	ldr	r0, [pc, #272]	@ (80014d4 <main+0x134>)
 80013c4:	f7ff ff5b 	bl	800127e <lcd_send_string>

    lcd_put_cur(1, 0);
 80013c8:	2100      	movs	r1, #0
 80013ca:	2001      	movs	r0, #1
 80013cc:	f7ff ff38 	bl	8001240 <lcd_put_cur>
    lcd_send_string("* U N I F O R *");
 80013d0:	4841      	ldr	r0, [pc, #260]	@ (80014d8 <main+0x138>)
 80013d2:	f7ff ff54 	bl	800127e <lcd_send_string>
    delay(2000);
 80013d6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013da:	f000 fb11 	bl	8001a00 <delay>

    lcd_clear();
 80013de:	f7ff ff25 	bl	800122c <lcd_clear>

    lcd_put_cur(0, 0);
 80013e2:	2100      	movs	r1, #0
 80013e4:	2000      	movs	r0, #0
 80013e6:	f7ff ff2b 	bl	8001240 <lcd_put_cur>
    lcd_send_string("TENSAO=");
 80013ea:	483c      	ldr	r0, [pc, #240]	@ (80014dc <main+0x13c>)
 80013ec:	f7ff ff47 	bl	800127e <lcd_send_string>
    lcd_put_cur(0, 10);
 80013f0:	210a      	movs	r1, #10
 80013f2:	2000      	movs	r0, #0
 80013f4:	f7ff ff24 	bl	8001240 <lcd_put_cur>
    lcd_send_string("v");
 80013f8:	4839      	ldr	r0, [pc, #228]	@ (80014e0 <main+0x140>)
 80013fa:	f7ff ff40 	bl	800127e <lcd_send_string>

    lcd_put_cur(1, 0);
 80013fe:	2100      	movs	r1, #0
 8001400:	2001      	movs	r0, #1
 8001402:	f7ff ff1d 	bl	8001240 <lcd_put_cur>
    lcd_send_string("CONT=");
 8001406:	4837      	ldr	r0, [pc, #220]	@ (80014e4 <main+0x144>)
 8001408:	f7ff ff39 	bl	800127e <lcd_send_string>

    lcd_put_cur(1, 10);
 800140c:	210a      	movs	r1, #10
 800140e:	2001      	movs	r0, #1
 8001410:	f7ff ff16 	bl	8001240 <lcd_put_cur>
    lcd_send_string("UNIFOR");
 8001414:	4834      	ldr	r0, [pc, #208]	@ (80014e8 <main+0x148>)
 8001416:	f7ff ff32 	bl	800127e <lcd_send_string>

    // Criao de semforos
    xLCDSemaphore = xSemaphoreCreateBinary();
 800141a:	2203      	movs	r2, #3
 800141c:	2100      	movs	r1, #0
 800141e:	2001      	movs	r0, #1
 8001420:	f001 fd93 	bl	8002f4a <xQueueGenericCreate>
 8001424:	4603      	mov	r3, r0
 8001426:	4a31      	ldr	r2, [pc, #196]	@ (80014ec <main+0x14c>)
 8001428:	6013      	str	r3, [r2, #0]
    xCounterSemaphore = xSemaphoreCreateBinary();
 800142a:	2203      	movs	r2, #3
 800142c:	2100      	movs	r1, #0
 800142e:	2001      	movs	r0, #1
 8001430:	f001 fd8b 	bl	8002f4a <xQueueGenericCreate>
 8001434:	4603      	mov	r3, r0
 8001436:	4a2e      	ldr	r2, [pc, #184]	@ (80014f0 <main+0x150>)
 8001438:	6013      	str	r3, [r2, #0]
    xBinarySemaphore = xSemaphoreCreateBinary();
 800143a:	2203      	movs	r2, #3
 800143c:	2100      	movs	r1, #0
 800143e:	2001      	movs	r0, #1
 8001440:	f001 fd83 	bl	8002f4a <xQueueGenericCreate>
 8001444:	4603      	mov	r3, r0
 8001446:	4a2b      	ldr	r2, [pc, #172]	@ (80014f4 <main+0x154>)
 8001448:	6013      	str	r3, [r2, #0]

    // Inicializao dos semforos
    xSemaphoreGive(xLCDSemaphore);
 800144a:	4b28      	ldr	r3, [pc, #160]	@ (80014ec <main+0x14c>)
 800144c:	6818      	ldr	r0, [r3, #0]
 800144e:	2300      	movs	r3, #0
 8001450:	2200      	movs	r2, #0
 8001452:	2100      	movs	r1, #0
 8001454:	f001 fdd8 	bl	8003008 <xQueueGenericSend>
    xSemaphoreGive(xCounterSemaphore);
 8001458:	4b25      	ldr	r3, [pc, #148]	@ (80014f0 <main+0x150>)
 800145a:	6818      	ldr	r0, [r3, #0]
 800145c:	2300      	movs	r3, #0
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	f001 fdd1 	bl	8003008 <xQueueGenericSend>
    xSemaphoreGive(xBinarySemaphore);
 8001466:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <main+0x154>)
 8001468:	6818      	ldr	r0, [r3, #0]
 800146a:	2300      	movs	r3, #0
 800146c:	2200      	movs	r2, #0
 800146e:	2100      	movs	r1, #0
 8001470:	f001 fdca 	bl	8003008 <xQueueGenericSend>

    // Criao das tarefas
    xTaskCreate(keypad, "Ler_teclas", 512, NULL, osPriorityNormal, NULL);
 8001474:	2300      	movs	r3, #0
 8001476:	9301      	str	r3, [sp, #4]
 8001478:	2318      	movs	r3, #24
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	2300      	movs	r3, #0
 800147e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001482:	491d      	ldr	r1, [pc, #116]	@ (80014f8 <main+0x158>)
 8001484:	481d      	ldr	r0, [pc, #116]	@ (80014fc <main+0x15c>)
 8001486:	f002 fbc7 	bl	8003c18 <xTaskCreate>
    xTaskCreate(conta, "Contador", 128, NULL, osPriorityNormal, NULL);
 800148a:	2300      	movs	r3, #0
 800148c:	9301      	str	r3, [sp, #4]
 800148e:	2318      	movs	r3, #24
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	2300      	movs	r3, #0
 8001494:	2280      	movs	r2, #128	@ 0x80
 8001496:	491a      	ldr	r1, [pc, #104]	@ (8001500 <main+0x160>)
 8001498:	481a      	ldr	r0, [pc, #104]	@ (8001504 <main+0x164>)
 800149a:	f002 fbbd 	bl	8003c18 <xTaskCreate>
    xTaskCreate(toggleLedTask, "Toggle LED", 128, NULL, osPriorityNormal, NULL);
 800149e:	2300      	movs	r3, #0
 80014a0:	9301      	str	r3, [sp, #4]
 80014a2:	2318      	movs	r3, #24
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2300      	movs	r3, #0
 80014a8:	2280      	movs	r2, #128	@ 0x80
 80014aa:	4917      	ldr	r1, [pc, #92]	@ (8001508 <main+0x168>)
 80014ac:	4817      	ldr	r0, [pc, #92]	@ (800150c <main+0x16c>)
 80014ae:	f002 fbb3 	bl	8003c18 <xTaskCreate>
    xTaskCreate(UART, "UART", 256, NULL, osPriorityNormal, NULL);
 80014b2:	2300      	movs	r3, #0
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	2318      	movs	r3, #24
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	2300      	movs	r3, #0
 80014bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014c0:	4913      	ldr	r1, [pc, #76]	@ (8001510 <main+0x170>)
 80014c2:	4814      	ldr	r0, [pc, #80]	@ (8001514 <main+0x174>)
 80014c4:	f002 fba8 	bl	8003c18 <xTaskCreate>

    vTaskStartScheduler();
 80014c8:	f002 fd3a 	bl	8003f40 <vTaskStartScheduler>

    return 0;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	08008878 	.word	0x08008878
 80014d8:	0800888c 	.word	0x0800888c
 80014dc:	0800889c 	.word	0x0800889c
 80014e0:	080088a4 	.word	0x080088a4
 80014e4:	080088a8 	.word	0x080088a8
 80014e8:	080088b0 	.word	0x080088b0
 80014ec:	20000204 	.word	0x20000204
 80014f0:	20000208 	.word	0x20000208
 80014f4:	2000020c 	.word	0x2000020c
 80014f8:	080088b8 	.word	0x080088b8
 80014fc:	08001519 	.word	0x08001519
 8001500:	080088c4 	.word	0x080088c4
 8001504:	080016b5 	.word	0x080016b5
 8001508:	080088d0 	.word	0x080088d0
 800150c:	0800177d 	.word	0x0800177d
 8001510:	080088dc 	.word	0x080088dc
 8001514:	08001715 	.word	0x08001715

08001518 <keypad>:

// Tarefa 1 para ler o teclado e exibir os dados no LCD
void keypad(void *pvParameters) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b08c      	sub	sp, #48	@ 0x30
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    int bounce = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //int cont = 0; // Declarada adequadamente
    uint16_t key_val = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint16_t key_Enter = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	853b      	strh	r3, [r7, #40]	@ 0x28
    static char *key_name[] = {"RIGHT", "UP   ", "DOWN ", "LEFT ", "SELEC", " NONE "};

    while (1) {
        key_val = keypad_read_key();
 800152c:	f7ff feec 	bl	8001308 <keypad_read_key>
 8001530:	4603      	mov	r3, r0
 8001532:	857b      	strh	r3, [r7, #42]	@ 0x2a
        key_Enter = key_val;
 8001534:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001536:	853b      	strh	r3, [r7, #40]	@ 0x28
        int sensor_value = ADC1->DR;
 8001538:	4b55      	ldr	r3, [pc, #340]	@ (8001690 <keypad+0x178>)
 800153a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
        float volts = (sensor_value * 3.3) / 4096;
 800153e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001540:	f7fe fff8 	bl	8000534 <__aeabi_i2d>
 8001544:	a350      	add	r3, pc, #320	@ (adr r3, 8001688 <keypad+0x170>)
 8001546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154a:	f7ff f85d 	bl	8000608 <__aeabi_dmul>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4610      	mov	r0, r2
 8001554:	4619      	mov	r1, r3
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	4b4e      	ldr	r3, [pc, #312]	@ (8001694 <keypad+0x17c>)
 800155c:	f7ff f97e 	bl	800085c <__aeabi_ddiv>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f7ff fb26 	bl	8000bb8 <__aeabi_d2f>
 800156c:	4603      	mov	r3, r0
 800156e:	623b      	str	r3, [r7, #32]

        if ((key_val == 4) && (bounce == 0)) { // Corrigido operador lgico
 8001570:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001572:	2b04      	cmp	r3, #4
 8001574:	d106      	bne.n	8001584 <keypad+0x6c>
 8001576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001578:	2b00      	cmp	r3, #0
 800157a:	d103      	bne.n	8001584 <keypad+0x6c>
            bounce++;
 800157c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800157e:	3301      	adds	r3, #1
 8001580:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001582:	e07f      	b.n	8001684 <keypad+0x16c>
        } else {
            // Protege o LCD
            xSemaphoreTake(xLCDSemaphore, portMAX_DELAY);
 8001584:	4b44      	ldr	r3, [pc, #272]	@ (8001698 <keypad+0x180>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f04f 31ff 	mov.w	r1, #4294967295
 800158c:	4618      	mov	r0, r3
 800158e:	f002 f84d 	bl	800362c <xQueueSemaphoreTake>
            lcd_put_cur(0, 11);
 8001592:	210b      	movs	r1, #11
 8001594:	2000      	movs	r0, #0
 8001596:	f7ff fe53 	bl	8001240 <lcd_put_cur>
            lcd_send_string(key_name[key_val]);
 800159a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800159c:	4a3f      	ldr	r2, [pc, #252]	@ (800169c <keypad+0x184>)
 800159e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fe6b 	bl	800127e <lcd_send_string>

            char str[4];
            sprintf(str, "%.1f", volts);
 80015a8:	6a38      	ldr	r0, [r7, #32]
 80015aa:	f7fe ffd5 	bl	8000558 <__aeabi_f2d>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	f107 001c 	add.w	r0, r7, #28
 80015b6:	493a      	ldr	r1, [pc, #232]	@ (80016a0 <keypad+0x188>)
 80015b8:	f004 ffbe 	bl	8006538 <siprintf>

            lcd_put_cur(0, 7);
 80015bc:	2107      	movs	r1, #7
 80015be:	2000      	movs	r0, #0
 80015c0:	f7ff fe3e 	bl	8001240 <lcd_put_cur>
            lcd_send_string(str);
 80015c4:	f107 031c 	add.w	r3, r7, #28
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fe58 	bl	800127e <lcd_send_string>
            xSemaphoreGive(xLCDSemaphore); // Libera o LCD
 80015ce:	4b32      	ldr	r3, [pc, #200]	@ (8001698 <keypad+0x180>)
 80015d0:	6818      	ldr	r0, [r3, #0]
 80015d2:	2300      	movs	r3, #0
 80015d4:	2200      	movs	r2, #0
 80015d6:	2100      	movs	r1, #0
 80015d8:	f001 fd16 	bl	8003008 <xQueueGenericSend>

            char txt1[20]; // Tamanho ajustado
            xSemaphoreTake(xBinarySemaphore, portMAX_DELAY);
 80015dc:	4b31      	ldr	r3, [pc, #196]	@ (80016a4 <keypad+0x18c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f04f 31ff 	mov.w	r1, #4294967295
 80015e4:	4618      	mov	r0, r3
 80015e6:	f002 f821 	bl	800362c <xQueueSemaphoreTake>
            sprintf(txt1, "TENSAO =%.2fV\n", volts); // Converte diretamente para char
 80015ea:	6a38      	ldr	r0, [r7, #32]
 80015ec:	f7fe ffb4 	bl	8000558 <__aeabi_f2d>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	f107 0008 	add.w	r0, r7, #8
 80015f8:	492b      	ldr	r1, [pc, #172]	@ (80016a8 <keypad+0x190>)
 80015fa:	f004 ff9d 	bl	8006538 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)txt1, strlen(txt1), 100);
 80015fe:	f107 0308 	add.w	r3, r7, #8
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe fe3c 	bl	8000280 <strlen>
 8001608:	4603      	mov	r3, r0
 800160a:	b29a      	uxth	r2, r3
 800160c:	f107 0108 	add.w	r1, r7, #8
 8001610:	2364      	movs	r3, #100	@ 0x64
 8001612:	4826      	ldr	r0, [pc, #152]	@ (80016ac <keypad+0x194>)
 8001614:	f000 fe68 	bl	80022e8 <HAL_UART_Transmit>
            xSemaphoreGive(xBinarySemaphore);
 8001618:	4b22      	ldr	r3, [pc, #136]	@ (80016a4 <keypad+0x18c>)
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	2300      	movs	r3, #0
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	f001 fcf1 	bl	8003008 <xQueueGenericSend>

            while (key_val == KEY_UP || key_val == KEY_DOWN) {
 8001626:	e01f      	b.n	8001668 <keypad+0x150>
                key_val = keypad_read_key();
 8001628:	f7ff fe6e 	bl	8001308 <keypad_read_key>
 800162c:	4603      	mov	r3, r0
 800162e:	857b      	strh	r3, [r7, #42]	@ 0x2a
                if (key_val != KEY_UP && key_Enter == KEY_UP) {
 8001630:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001632:	2b01      	cmp	r3, #1
 8001634:	d008      	beq.n	8001648 <keypad+0x130>
 8001636:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001638:	2b01      	cmp	r3, #1
 800163a:	d105      	bne.n	8001648 <keypad+0x130>
                    cont++;
 800163c:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <keypad+0x198>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	3301      	adds	r3, #1
 8001642:	4a1b      	ldr	r2, [pc, #108]	@ (80016b0 <keypad+0x198>)
 8001644:	6013      	str	r3, [r2, #0]
                    break;
 8001646:	e017      	b.n	8001678 <keypad+0x160>
                }
                if (key_val != KEY_DOWN && key_Enter == KEY_DOWN) {
 8001648:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800164a:	2b02      	cmp	r3, #2
 800164c:	d00c      	beq.n	8001668 <keypad+0x150>
 800164e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001650:	2b02      	cmp	r3, #2
 8001652:	d109      	bne.n	8001668 <keypad+0x150>
                	if (cont>0) cont--;
 8001654:	4b16      	ldr	r3, [pc, #88]	@ (80016b0 <keypad+0x198>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	dd0c      	ble.n	8001676 <keypad+0x15e>
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <keypad+0x198>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	3b01      	subs	r3, #1
 8001662:	4a13      	ldr	r2, [pc, #76]	@ (80016b0 <keypad+0x198>)
 8001664:	6013      	str	r3, [r2, #0]
                    break;
 8001666:	e006      	b.n	8001676 <keypad+0x15e>
            while (key_val == KEY_UP || key_val == KEY_DOWN) {
 8001668:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800166a:	2b01      	cmp	r3, #1
 800166c:	d0dc      	beq.n	8001628 <keypad+0x110>
 800166e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001670:	2b02      	cmp	r3, #2
 8001672:	d0d9      	beq.n	8001628 <keypad+0x110>
 8001674:	e000      	b.n	8001678 <keypad+0x160>
                    break;
 8001676:	bf00      	nop
                }
            }

            bounce = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            vTaskDelay(pdMS_TO_TICKS(400)); // Substitudo delay por vTaskDelay
 800167c:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001680:	f002 fc28 	bl	8003ed4 <vTaskDelay>
    while (1) {
 8001684:	e752      	b.n	800152c <keypad+0x14>
 8001686:	bf00      	nop
 8001688:	66666666 	.word	0x66666666
 800168c:	400a6666 	.word	0x400a6666
 8001690:	40012000 	.word	0x40012000
 8001694:	40b00000 	.word	0x40b00000
 8001698:	20000204 	.word	0x20000204
 800169c:	20000000 	.word	0x20000000
 80016a0:	080088e4 	.word	0x080088e4
 80016a4:	2000020c 	.word	0x2000020c
 80016a8:	080088ec 	.word	0x080088ec
 80016ac:	20000260 	.word	0x20000260
 80016b0:	20000210 	.word	0x20000210

080016b4 <conta>:
        }
    }
}

// Tarefa 2 para contar e exibir o contador no LCD
void conta(void *pvParameters){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
    while (1){
        char num[6];
        sprintf(num, "%d", cont);
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <conta+0x54>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	f107 0308 	add.w	r3, r7, #8
 80016c4:	4911      	ldr	r1, [pc, #68]	@ (800170c <conta+0x58>)
 80016c6:	4618      	mov	r0, r3
 80016c8:	f004 ff36 	bl	8006538 <siprintf>

        // Protege o LCD
        //xSemaphoreTake(xLCDSemaphore, portMAX_DELAY);
        // Verifica se consegue pegar o semforo
        if (xSemaphoreTake(xLCDSemaphore, portMAX_DELAY) == pdTRUE){
 80016cc:	4b10      	ldr	r3, [pc, #64]	@ (8001710 <conta+0x5c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f04f 31ff 	mov.w	r1, #4294967295
 80016d4:	4618      	mov	r0, r3
 80016d6:	f001 ffa9 	bl	800362c <xQueueSemaphoreTake>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d10f      	bne.n	8001700 <conta+0x4c>
          lcd_put_cur(1, 5);
 80016e0:	2105      	movs	r1, #5
 80016e2:	2001      	movs	r0, #1
 80016e4:	f7ff fdac 	bl	8001240 <lcd_put_cur>
          lcd_send_string(num);
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fdc6 	bl	800127e <lcd_send_string>
          xSemaphoreGive(xLCDSemaphore);  // Libera o LCD
 80016f2:	4b07      	ldr	r3, [pc, #28]	@ (8001710 <conta+0x5c>)
 80016f4:	6818      	ldr	r0, [r3, #0]
 80016f6:	2300      	movs	r3, #0
 80016f8:	2200      	movs	r2, #0
 80016fa:	2100      	movs	r1, #0
 80016fc:	f001 fc84 	bl	8003008 <xQueueGenericSend>
        }

        delay(100);
 8001700:	2064      	movs	r0, #100	@ 0x64
 8001702:	f000 f97d 	bl	8001a00 <delay>
    while (1){
 8001706:	e7d9      	b.n	80016bc <conta+0x8>
 8001708:	20000210 	.word	0x20000210
 800170c:	080088fc 	.word	0x080088fc
 8001710:	20000204 	.word	0x20000204

08001714 <UART>:
    }
}

// Tarefa 3 para ler dados da UART e exibir no LCD
void UART(void *pvParameters){
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
    char receivedString[6];
    while (1){
        // Tenta ler os dados da UART com um tempo de espera de 100 ms (ajustvel)
        if (HAL_UART_Receive(&huart2, (uint8_t *)receivedString, 5, 100) == HAL_OK)
 800171c:	f107 0108 	add.w	r1, r7, #8
 8001720:	2364      	movs	r3, #100	@ 0x64
 8001722:	2205      	movs	r2, #5
 8001724:	4813      	ldr	r0, [pc, #76]	@ (8001774 <UART+0x60>)
 8001726:	f000 fe6a 	bl	80023fe <HAL_UART_Receive>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d11c      	bne.n	800176a <UART+0x56>
        {
        	receivedString[5] = '\0';
 8001730:	2300      	movs	r3, #0
 8001732:	737b      	strb	r3, [r7, #13]
            // Protege o LCD com o semforo
            // Verifica se consegue pegar o semforo
            if (xSemaphoreTake(xLCDSemaphore, portMAX_DELAY) == pdTRUE){
 8001734:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <UART+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f04f 31ff 	mov.w	r1, #4294967295
 800173c:	4618      	mov	r0, r3
 800173e:	f001 ff75 	bl	800362c <xQueueSemaphoreTake>
 8001742:	4603      	mov	r3, r0
 8001744:	2b01      	cmp	r3, #1
 8001746:	d1e9      	bne.n	800171c <UART+0x8>
                lcd_put_cur(1, 10);
 8001748:	210a      	movs	r1, #10
 800174a:	2001      	movs	r0, #1
 800174c:	f7ff fd78 	bl	8001240 <lcd_put_cur>
                lcd_send_string(receivedString);
 8001750:	f107 0308 	add.w	r3, r7, #8
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fd92 	bl	800127e <lcd_send_string>
                xSemaphoreGive(xLCDSemaphore);  // Libera o semforo para o LCD
 800175a:	4b07      	ldr	r3, [pc, #28]	@ (8001778 <UART+0x64>)
 800175c:	6818      	ldr	r0, [r3, #0]
 800175e:	2300      	movs	r3, #0
 8001760:	2200      	movs	r2, #0
 8001762:	2100      	movs	r1, #0
 8001764:	f001 fc50 	bl	8003008 <xQueueGenericSend>
 8001768:	e7d8      	b.n	800171c <UART+0x8>
            }
        }
        else{
            // Caso no tenha recebido dados, a tarefa pode fazer algo til, como esperar ou realizar outra ao
            vTaskDelay(200);  // Tempo curto para dar chance para outras tarefas
 800176a:	20c8      	movs	r0, #200	@ 0xc8
 800176c:	f002 fbb2 	bl	8003ed4 <vTaskDelay>
        if (HAL_UART_Receive(&huart2, (uint8_t *)receivedString, 5, 100) == HAL_OK)
 8001770:	e7d4      	b.n	800171c <UART+0x8>
 8001772:	bf00      	nop
 8001774:	20000260 	.word	0x20000260
 8001778:	20000204 	.word	0x20000204

0800177c <toggleLedTask>:
        }
    }
}

// Tarefa 4 para alternar o LED
void toggleLedTask(void *pvParameters){
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
    // Assumindo que 'LED'  GPIO_PIN_5 em GPIOA (PA5), comum em placas Nucleo.
    while (1){
        HAL_GPIO_TogglePin(GPIOA, LED); // Alterna o estado do LED PA5
 8001784:	2120      	movs	r1, #32
 8001786:	4804      	ldr	r0, [pc, #16]	@ (8001798 <toggleLedTask+0x1c>)
 8001788:	f000 fbe4 	bl	8001f54 <HAL_GPIO_TogglePin>
        vTaskDelay(pdMS_TO_TICKS(500)); // Pausa por 500ms, conforme TAREFA 4
 800178c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001790:	f002 fba0 	bl	8003ed4 <vTaskDelay>
        HAL_GPIO_TogglePin(GPIOA, LED); // Alterna o estado do LED PA5
 8001794:	bf00      	nop
 8001796:	e7f5      	b.n	8001784 <toggleLedTask+0x8>
 8001798:	40020000 	.word	0x40020000

0800179c <HAL_TIM_PeriodElapsedCallback>:
        Error_Handler();
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    // Interrupo do timer
    if (htim->Instance == TIM2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017ac:	d114      	bne.n	80017d8 <HAL_TIM_PeriodElapsedCallback+0x3c>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
        xSemaphoreGiveFromISR(xBinarySemaphore, &xHigherPriorityTaskWoken);
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f107 020c 	add.w	r2, r7, #12
 80017ba:	4611      	mov	r1, r2
 80017bc:	4618      	mov	r0, r3
 80017be:	f001 fdc3 	bl	8003348 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d007      	beq.n	80017d8 <HAL_TIM_PeriodElapsedCallback+0x3c>
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80017ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	f3bf 8f4f 	dsb	sy
 80017d4:	f3bf 8f6f 	isb	sy
    }
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	2000020c 	.word	0x2000020c
 80017e4:	e000ed04 	.word	0xe000ed04

080017e8 <Error_Handler>:


void Error_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
    __disable_irq();
    while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <Error_Handler+0x8>

080017f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <NMI_Handler+0x4>

080017fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <HardFault_Handler+0x4>

08001804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <MemManage_Handler+0x4>

0800180c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <UsageFault_Handler+0x4>

0800181c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
	...

0800182c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001830:	4802      	ldr	r0, [pc, #8]	@ (800183c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001832:	f000 fbdd 	bl	8001ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000214 	.word	0x20000214

08001840 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  return 1;
 8001844:	2301      	movs	r3, #1
}
 8001846:	4618      	mov	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <_kill>:

int _kill(int pid, int sig)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800185a:	f004 ff83 	bl	8006764 <__errno>
 800185e:	4603      	mov	r3, r0
 8001860:	2216      	movs	r2, #22
 8001862:	601a      	str	r2, [r3, #0]
  return -1;
 8001864:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <_exit>:

void _exit (int status)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ffe7 	bl	8001850 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001882:	bf00      	nop
 8001884:	e7fd      	b.n	8001882 <_exit+0x12>

08001886 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b086      	sub	sp, #24
 800188a:	af00      	add	r7, sp, #0
 800188c:	60f8      	str	r0, [r7, #12]
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	e00a      	b.n	80018ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001898:	f3af 8000 	nop.w
 800189c:	4601      	mov	r1, r0
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	1c5a      	adds	r2, r3, #1
 80018a2:	60ba      	str	r2, [r7, #8]
 80018a4:	b2ca      	uxtb	r2, r1
 80018a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	3301      	adds	r3, #1
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	dbf0      	blt.n	8001898 <_read+0x12>
  }

  return len;
 80018b6:	687b      	ldr	r3, [r7, #4]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3718      	adds	r7, #24
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e8:	605a      	str	r2, [r3, #4]
  return 0;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_isatty>:

int _isatty(int file)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001900:	2301      	movs	r3, #1
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800190e:	b480      	push	{r7}
 8001910:	b085      	sub	sp, #20
 8001912:	af00      	add	r7, sp, #0
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001930:	4a14      	ldr	r2, [pc, #80]	@ (8001984 <_sbrk+0x5c>)
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <_sbrk+0x60>)
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800193c:	4b13      	ldr	r3, [pc, #76]	@ (800198c <_sbrk+0x64>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d102      	bne.n	800194a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001944:	4b11      	ldr	r3, [pc, #68]	@ (800198c <_sbrk+0x64>)
 8001946:	4a12      	ldr	r2, [pc, #72]	@ (8001990 <_sbrk+0x68>)
 8001948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <_sbrk+0x64>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	429a      	cmp	r2, r3
 8001956:	d207      	bcs.n	8001968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001958:	f004 ff04 	bl	8006764 <__errno>
 800195c:	4603      	mov	r3, r0
 800195e:	220c      	movs	r2, #12
 8001960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
 8001966:	e009      	b.n	800197c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001968:	4b08      	ldr	r3, [pc, #32]	@ (800198c <_sbrk+0x64>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <_sbrk+0x64>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4413      	add	r3, r2
 8001976:	4a05      	ldr	r2, [pc, #20]	@ (800198c <_sbrk+0x64>)
 8001978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197a:	68fb      	ldr	r3, [r7, #12]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3718      	adds	r7, #24
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20018000 	.word	0x20018000
 8001988:	00000400 	.word	0x00000400
 800198c:	2000025c 	.word	0x2000025c
 8001990:	20004de0 	.word	0x20004de0

08001994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001998:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <SystemInit+0x20>)
 800199a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800199e:	4a05      	ldr	r2, [pc, #20]	@ (80019b4 <SystemInit+0x20>)
 80019a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <tim2_init>:
#define TIM2EN (1U<<0)
#define CR1_CEN (1U<<0)
#define SR_UIF (1U<<0)

void tim2_init(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
    /* Habilita o clock para acesso ao timer2 */
    RCC->APB1ENR |= TIM2EN;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <tim2_init+0x44>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c0:	4a0e      	ldr	r2, [pc, #56]	@ (80019fc <tim2_init+0x44>)
 80019c2:	f043 0301 	orr.w	r3, r3, #1
 80019c6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Configura o valor do prescaler */
    TIM2->PSC = 16;  // 16.000.000 / 16 = 1.000.000
 80019c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019cc:	2210      	movs	r2, #16
 80019ce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Configura o valor de recarga automtica (auto-reload) */
    TIM2->ARR = 1000;  // 1.000.000 / 1000 = 1000
 80019d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Limpa o contador */
    TIM2->CNT = 0;
 80019da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019de:	2200      	movs	r2, #0
 80019e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Desabilita o timer */
    TIM2->CR1 &= ~CR1_CEN;
 80019e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019ec:	f023 0301 	bic.w	r3, r3, #1
 80019f0:	6013      	str	r3, [r2, #0]
    /* Habilita a interrupo do TIM2 */
    // TIM2->DIER = DIER_UIE;

    /* Habilita a interrupo do controlador para o TIM2 */
    // NVIC_EnableIRQ(TIM2_IRQn);
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	40023800 	.word	0x40023800

08001a00 <delay>:

void delay(uint16_t ms)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	80fb      	strh	r3, [r7, #6]
    /* Habilita o timer */
    TIM2->CR1 |= CR1_CEN;
 8001a0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6013      	str	r3, [r2, #0]
    TIM2->CNT = 0;
 8001a1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a1e:	2200      	movs	r2, #0
 8001a20:	625a      	str	r2, [r3, #36]	@ 0x24

    for (int i = 0; i < ms; i++) {
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	e012      	b.n	8001a4e <delay+0x4e>
        /* Espera pelo flag UIF - Estouro do timer */
        while (!(TIM2->SR & SR_UIF)) {}
 8001a28:	bf00      	nop
 8001a2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0f8      	beq.n	8001a2a <delay+0x2a>

        /* Limpa o flag UIF */
        TIM2->SR &= ~SR_UIF;
 8001a38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a42:	f023 0301 	bic.w	r3, r3, #1
 8001a46:	6113      	str	r3, [r2, #16]
    for (int i = 0; i < ms; i++) {
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	88fb      	ldrh	r3, [r7, #6]
 8001a50:	68fa      	ldr	r2, [r7, #12]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	dbe8      	blt.n	8001a28 <delay+0x28>
    }

    TIM2->CR1 &= ~CR1_CEN;
 8001a56:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a60:	f023 0301 	bic.w	r3, r3, #1
 8001a64:	6013      	str	r3, [r2, #0]
}
 8001a66:	bf00      	nop
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <delay_ms>:

// Delay de aprox. 1ms
void delay_ms(uint16_t us)
{
 8001a72:	b480      	push	{r7}
 8001a74:	b085      	sub	sp, #20
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 50 * us; i++) {}
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	e002      	b.n	8001a88 <delay_ms+0x16>
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	3301      	adds	r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	2232      	movs	r2, #50	@ 0x32
 8001a8c:	fb02 f303 	mul.w	r3, r2, r3
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	dbf5      	blt.n	8001a82 <delay_ms+0x10>
}
 8001a96:	bf00      	nop
 8001a98:	bf00      	nop
 8001a9a:	3714      	adds	r7, #20
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <delayLCD>:

// Delay de aprox. 20us
void delayLCD(uint16_t us)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < us; i++) {}
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	e002      	b.n	8001aba <delayLCD+0x16>
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	dbf8      	blt.n	8001ab4 <delayLCD+0x10>
}
 8001ac2:	bf00      	nop
 8001ac4:	bf00      	nop
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001ad4:	4b11      	ldr	r3, [pc, #68]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001ad6:	4a12      	ldr	r2, [pc, #72]	@ (8001b20 <MX_USART2_UART_Init+0x50>)
 8001ad8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ada:	4b10      	ldr	r3, [pc, #64]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001adc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ae0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aee:	4b0b      	ldr	r3, [pc, #44]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001af4:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001af6:	220c      	movs	r2, #12
 8001af8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001afa:	4b08      	ldr	r3, [pc, #32]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b06:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <MX_USART2_UART_Init+0x4c>)
 8001b08:	f000 fb9e 	bl	8002248 <HAL_UART_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b12:	f7ff fe69 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000260 	.word	0x20000260
 8001b20:	40004400 	.word	0x40004400

08001b24 <_write>:

int _write(int file, char *ptr, int len)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
 8001b38:	68b9      	ldr	r1, [r7, #8]
 8001b3a:	4804      	ldr	r0, [pc, #16]	@ (8001b4c <_write+0x28>)
 8001b3c:	f000 fbd4 	bl	80022e8 <HAL_UART_Transmit>
    return len;
 8001b40:	687b      	ldr	r3, [r7, #4]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000260 	.word	0x20000260

08001b50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08a      	sub	sp, #40	@ 0x28
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a19      	ldr	r2, [pc, #100]	@ (8001bd4 <HAL_UART_MspInit+0x84>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d12b      	bne.n	8001bca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	4b18      	ldr	r3, [pc, #96]	@ (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	4a17      	ldr	r2, [pc, #92]	@ (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b82:	4b15      	ldr	r3, [pc, #84]	@ (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	4a10      	ldr	r2, [pc, #64]	@ (8001bd8 <HAL_UART_MspInit+0x88>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <HAL_UART_MspInit+0x88>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001baa:	230c      	movs	r3, #12
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bba:	2307      	movs	r3, #7
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4805      	ldr	r0, [pc, #20]	@ (8001bdc <HAL_UART_MspInit+0x8c>)
 8001bc6:	f000 f841 	bl	8001c4c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	@ 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40004400 	.word	0x40004400
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020000 	.word	0x40020000

08001be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001be0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c18 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001be4:	f7ff fed6 	bl	8001994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001be8:	480c      	ldr	r0, [pc, #48]	@ (8001c1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bea:	490d      	ldr	r1, [pc, #52]	@ (8001c20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bec:	4a0d      	ldr	r2, [pc, #52]	@ (8001c24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bf0:	e002      	b.n	8001bf8 <LoopCopyDataInit>

08001bf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bf6:	3304      	adds	r3, #4

08001bf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bfc:	d3f9      	bcc.n	8001bf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001c28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c00:	4c0a      	ldr	r4, [pc, #40]	@ (8001c2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c04:	e001      	b.n	8001c0a <LoopFillZerobss>

08001c06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c08:	3204      	adds	r2, #4

08001c0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c0c:	d3fb      	bcc.n	8001c06 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001c0e:	f004 fdaf 	bl	8006770 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c12:	f7ff fbc5 	bl	80013a0 <main>
  bx  lr    
 8001c16:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c20:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001c24:	08008cd4 	.word	0x08008cd4
  ldr r2, =_sbss
 8001c28:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001c2c:	20004ddc 	.word	0x20004ddc

08001c30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c30:	e7fe      	b.n	8001c30 <ADC_IRQHandler>
	...

08001c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return uwTick;
 8001c38:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <HAL_GetTick+0x14>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	200002a8 	.word	0x200002a8

08001c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b089      	sub	sp, #36	@ 0x24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c62:	2300      	movs	r3, #0
 8001c64:	61fb      	str	r3, [r7, #28]
 8001c66:	e159      	b.n	8001f1c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c68:	2201      	movs	r2, #1
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	f040 8148 	bne.w	8001f16 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d005      	beq.n	8001c9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d130      	bne.n	8001d00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	2203      	movs	r2, #3
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	68da      	ldr	r2, [r3, #12]
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	091b      	lsrs	r3, r3, #4
 8001cea:	f003 0201 	and.w	r2, r3, #1
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	2b03      	cmp	r3, #3
 8001d0a:	d017      	beq.n	8001d3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	2203      	movs	r2, #3
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4013      	ands	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	69ba      	ldr	r2, [r7, #24]
 8001d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 0303 	and.w	r3, r3, #3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d123      	bne.n	8001d90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	08da      	lsrs	r2, r3, #3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3208      	adds	r2, #8
 8001d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	f003 0307 	and.w	r3, r3, #7
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	220f      	movs	r2, #15
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	691a      	ldr	r2, [r3, #16]
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	08da      	lsrs	r2, r3, #3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3208      	adds	r2, #8
 8001d8a:	69b9      	ldr	r1, [r7, #24]
 8001d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	2203      	movs	r2, #3
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43db      	mvns	r3, r3
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	4013      	ands	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 0203 	and.w	r2, r3, #3
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80a2 	beq.w	8001f16 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	4b57      	ldr	r3, [pc, #348]	@ (8001f34 <HAL_GPIO_Init+0x2e8>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	4a56      	ldr	r2, [pc, #344]	@ (8001f34 <HAL_GPIO_Init+0x2e8>)
 8001ddc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001de2:	4b54      	ldr	r3, [pc, #336]	@ (8001f34 <HAL_GPIO_Init+0x2e8>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dee:	4a52      	ldr	r2, [pc, #328]	@ (8001f38 <HAL_GPIO_Init+0x2ec>)
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	089b      	lsrs	r3, r3, #2
 8001df4:	3302      	adds	r3, #2
 8001df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	220f      	movs	r2, #15
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a49      	ldr	r2, [pc, #292]	@ (8001f3c <HAL_GPIO_Init+0x2f0>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d019      	beq.n	8001e4e <HAL_GPIO_Init+0x202>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a48      	ldr	r2, [pc, #288]	@ (8001f40 <HAL_GPIO_Init+0x2f4>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d013      	beq.n	8001e4a <HAL_GPIO_Init+0x1fe>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a47      	ldr	r2, [pc, #284]	@ (8001f44 <HAL_GPIO_Init+0x2f8>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d00d      	beq.n	8001e46 <HAL_GPIO_Init+0x1fa>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a46      	ldr	r2, [pc, #280]	@ (8001f48 <HAL_GPIO_Init+0x2fc>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d007      	beq.n	8001e42 <HAL_GPIO_Init+0x1f6>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a45      	ldr	r2, [pc, #276]	@ (8001f4c <HAL_GPIO_Init+0x300>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d101      	bne.n	8001e3e <HAL_GPIO_Init+0x1f2>
 8001e3a:	2304      	movs	r3, #4
 8001e3c:	e008      	b.n	8001e50 <HAL_GPIO_Init+0x204>
 8001e3e:	2307      	movs	r3, #7
 8001e40:	e006      	b.n	8001e50 <HAL_GPIO_Init+0x204>
 8001e42:	2303      	movs	r3, #3
 8001e44:	e004      	b.n	8001e50 <HAL_GPIO_Init+0x204>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e002      	b.n	8001e50 <HAL_GPIO_Init+0x204>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <HAL_GPIO_Init+0x204>
 8001e4e:	2300      	movs	r3, #0
 8001e50:	69fa      	ldr	r2, [r7, #28]
 8001e52:	f002 0203 	and.w	r2, r2, #3
 8001e56:	0092      	lsls	r2, r2, #2
 8001e58:	4093      	lsls	r3, r2
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e60:	4935      	ldr	r1, [pc, #212]	@ (8001f38 <HAL_GPIO_Init+0x2ec>)
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	089b      	lsrs	r3, r3, #2
 8001e66:	3302      	adds	r3, #2
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e6e:	4b38      	ldr	r3, [pc, #224]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	43db      	mvns	r3, r3
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e92:	4a2f      	ldr	r2, [pc, #188]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e98:	4b2d      	ldr	r3, [pc, #180]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ebc:	4a24      	ldr	r2, [pc, #144]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ec2:	4b23      	ldr	r3, [pc, #140]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ee6:	4a1a      	ldr	r2, [pc, #104]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eec:	4b18      	ldr	r3, [pc, #96]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f10:	4a0f      	ldr	r2, [pc, #60]	@ (8001f50 <HAL_GPIO_Init+0x304>)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	61fb      	str	r3, [r7, #28]
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	2b0f      	cmp	r3, #15
 8001f20:	f67f aea2 	bls.w	8001c68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f24:	bf00      	nop
 8001f26:	bf00      	nop
 8001f28:	3724      	adds	r7, #36	@ 0x24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40013800 	.word	0x40013800
 8001f3c:	40020000 	.word	0x40020000
 8001f40:	40020400 	.word	0x40020400
 8001f44:	40020800 	.word	0x40020800
 8001f48:	40020c00 	.word	0x40020c00
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40013c00 	.word	0x40013c00

08001f54 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f66:	887a      	ldrh	r2, [r7, #2]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	041a      	lsls	r2, r3, #16
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	43d9      	mvns	r1, r3
 8001f72:	887b      	ldrh	r3, [r7, #2]
 8001f74:	400b      	ands	r3, r1
 8001f76:	431a      	orrs	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	619a      	str	r2, [r3, #24]
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f8c:	4b03      	ldr	r3, [pc, #12]	@ (8001f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20000018 	.word	0x20000018

08001fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fa4:	f7ff fff0 	bl	8001f88 <HAL_RCC_GetHCLKFreq>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	0a9b      	lsrs	r3, r3, #10
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	4903      	ldr	r1, [pc, #12]	@ (8001fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fb6:	5ccb      	ldrb	r3, [r1, r3]
 8001fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	08008948 	.word	0x08008948

08001fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fcc:	f7ff ffdc 	bl	8001f88 <HAL_RCC_GetHCLKFreq>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	0b5b      	lsrs	r3, r3, #13
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	4903      	ldr	r1, [pc, #12]	@ (8001fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fde:	5ccb      	ldrb	r3, [r1, r3]
 8001fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	08008948 	.word	0x08008948

08001ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d020      	beq.n	8002054 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d01b      	beq.n	8002054 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f06f 0202 	mvn.w	r2, #2
 8002024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f8d2 	bl	80021e4 <HAL_TIM_IC_CaptureCallback>
 8002040:	e005      	b.n	800204e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f8c4 	bl	80021d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f8d5 	bl	80021f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b00      	cmp	r3, #0
 800205c:	d020      	beq.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d01b      	beq.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0204 	mvn.w	r2, #4
 8002070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2202      	movs	r2, #2
 8002076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8ac 	bl	80021e4 <HAL_TIM_IC_CaptureCallback>
 800208c:	e005      	b.n	800209a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f89e 	bl	80021d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f8af 	bl	80021f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d020      	beq.n	80020ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d01b      	beq.n	80020ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f06f 0208 	mvn.w	r2, #8
 80020bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2204      	movs	r2, #4
 80020c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f886 	bl	80021e4 <HAL_TIM_IC_CaptureCallback>
 80020d8:	e005      	b.n	80020e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f878 	bl	80021d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 f889 	bl	80021f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d020      	beq.n	8002138 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f003 0310 	and.w	r3, r3, #16
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d01b      	beq.n	8002138 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f06f 0210 	mvn.w	r2, #16
 8002108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2208      	movs	r2, #8
 800210e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f860 	bl	80021e4 <HAL_TIM_IC_CaptureCallback>
 8002124:	e005      	b.n	8002132 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f852 	bl	80021d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 f863 	bl	80021f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00c      	beq.n	800215c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0201 	mvn.w	r2, #1
 8002154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff fb20 	bl	800179c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00c      	beq.n	8002180 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216c:	2b00      	cmp	r3, #0
 800216e:	d007      	beq.n	8002180 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f85a 	bl	8002234 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00c      	beq.n	80021a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002190:	2b00      	cmp	r3, #0
 8002192:	d007      	beq.n	80021a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800219c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f834 	bl	800220c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f003 0320 	and.w	r3, r3, #32
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00c      	beq.n	80021c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f003 0320 	and.w	r3, r3, #32
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d007      	beq.n	80021c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f06f 0220 	mvn.w	r2, #32
 80021c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f82c 	bl	8002220 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021c8:	bf00      	nop
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e042      	b.n	80022e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d106      	bne.n	8002274 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff fc6e 	bl	8001b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2224      	movs	r2, #36	@ 0x24
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800228a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f000 fa09 	bl	80026a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691a      	ldr	r2, [r3, #16]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80022a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	695a      	ldr	r2, [r3, #20]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80022b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68da      	ldr	r2, [r3, #12]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2220      	movs	r2, #32
 80022cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2220      	movs	r2, #32
 80022d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	@ 0x28
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	4613      	mov	r3, r2
 80022f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b20      	cmp	r3, #32
 8002306:	d175      	bne.n	80023f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d002      	beq.n	8002314 <HAL_UART_Transmit+0x2c>
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e06e      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2221      	movs	r2, #33	@ 0x21
 8002322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002326:	f7ff fc85 	bl	8001c34 <HAL_GetTick>
 800232a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	88fa      	ldrh	r2, [r7, #6]
 8002330:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	88fa      	ldrh	r2, [r7, #6]
 8002336:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002340:	d108      	bne.n	8002354 <HAL_UART_Transmit+0x6c>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d104      	bne.n	8002354 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800234a:	2300      	movs	r3, #0
 800234c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	61bb      	str	r3, [r7, #24]
 8002352:	e003      	b.n	800235c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002358:	2300      	movs	r3, #0
 800235a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800235c:	e02e      	b.n	80023bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	2200      	movs	r2, #0
 8002366:	2180      	movs	r1, #128	@ 0x80
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f000 f8df 	bl	800252c <UART_WaitOnFlagUntilTimeout>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2220      	movs	r2, #32
 8002378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e03a      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10b      	bne.n	800239e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002394:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	3302      	adds	r3, #2
 800239a:	61bb      	str	r3, [r7, #24]
 800239c:	e007      	b.n	80023ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	781a      	ldrb	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	3301      	adds	r3, #1
 80023ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	3b01      	subs	r3, #1
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1cb      	bne.n	800235e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2200      	movs	r2, #0
 80023ce:	2140      	movs	r1, #64	@ 0x40
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f8ab 	bl	800252c <UART_WaitOnFlagUntilTimeout>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d005      	beq.n	80023e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2220      	movs	r2, #32
 80023e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e006      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2220      	movs	r2, #32
 80023ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	e000      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023f4:	2302      	movs	r3, #2
  }
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3720      	adds	r7, #32
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b08a      	sub	sp, #40	@ 0x28
 8002402:	af02      	add	r7, sp, #8
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	4613      	mov	r3, r2
 800240c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b20      	cmp	r3, #32
 800241c:	f040 8081 	bne.w	8002522 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d002      	beq.n	800242c <HAL_UART_Receive+0x2e>
 8002426:	88fb      	ldrh	r3, [r7, #6]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e079      	b.n	8002524 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2200      	movs	r2, #0
 8002434:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2222      	movs	r2, #34	@ 0x22
 800243a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002444:	f7ff fbf6 	bl	8001c34 <HAL_GetTick>
 8002448:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	88fa      	ldrh	r2, [r7, #6]
 800244e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	88fa      	ldrh	r2, [r7, #6]
 8002454:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800245e:	d108      	bne.n	8002472 <HAL_UART_Receive+0x74>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d104      	bne.n	8002472 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002468:	2300      	movs	r3, #0
 800246a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	61bb      	str	r3, [r7, #24]
 8002470:	e003      	b.n	800247a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800247a:	e047      	b.n	800250c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	2200      	movs	r2, #0
 8002484:	2120      	movs	r1, #32
 8002486:	68f8      	ldr	r0, [r7, #12]
 8002488:	f000 f850 	bl	800252c <UART_WaitOnFlagUntilTimeout>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d005      	beq.n	800249e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2220      	movs	r2, #32
 8002496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e042      	b.n	8002524 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10c      	bne.n	80024be <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	3302      	adds	r3, #2
 80024ba:	61bb      	str	r3, [r7, #24]
 80024bc:	e01f      	b.n	80024fe <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024c6:	d007      	beq.n	80024d8 <HAL_UART_Receive+0xda>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10a      	bne.n	80024e6 <HAL_UART_Receive+0xe8>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d106      	bne.n	80024e6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	701a      	strb	r2, [r3, #0]
 80024e4:	e008      	b.n	80024f8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	3301      	adds	r3, #1
 80024fc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002502:	b29b      	uxth	r3, r3
 8002504:	3b01      	subs	r3, #1
 8002506:	b29a      	uxth	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002510:	b29b      	uxth	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1b2      	bne.n	800247c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2220      	movs	r2, #32
 800251a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	e000      	b.n	8002524 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002522:	2302      	movs	r3, #2
  }
}
 8002524:	4618      	mov	r0, r3
 8002526:	3720      	adds	r7, #32
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4613      	mov	r3, r2
 800253a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800253c:	e03b      	b.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800253e:	6a3b      	ldr	r3, [r7, #32]
 8002540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002544:	d037      	beq.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002546:	f7ff fb75 	bl	8001c34 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	6a3a      	ldr	r2, [r7, #32]
 8002552:	429a      	cmp	r2, r3
 8002554:	d302      	bcc.n	800255c <UART_WaitOnFlagUntilTimeout+0x30>
 8002556:	6a3b      	ldr	r3, [r7, #32]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d101      	bne.n	8002560 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e03a      	b.n	80025d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	2b00      	cmp	r3, #0
 800256c:	d023      	beq.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	2b80      	cmp	r3, #128	@ 0x80
 8002572:	d020      	beq.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	2b40      	cmp	r3, #64	@ 0x40
 8002578:	d01d      	beq.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0308 	and.w	r3, r3, #8
 8002584:	2b08      	cmp	r3, #8
 8002586:	d116      	bne.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002588:	2300      	movs	r3, #0
 800258a:	617b      	str	r3, [r7, #20]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f000 f81d 	bl	80025de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2208      	movs	r2, #8
 80025a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e00f      	b.n	80025d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	4013      	ands	r3, r2
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	bf0c      	ite	eq
 80025c6:	2301      	moveq	r3, #1
 80025c8:	2300      	movne	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	461a      	mov	r2, r3
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d0b4      	beq.n	800253e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3718      	adds	r7, #24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025de:	b480      	push	{r7}
 80025e0:	b095      	sub	sp, #84	@ 0x54
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	330c      	adds	r3, #12
 80025ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025f0:	e853 3f00 	ldrex	r3, [r3]
 80025f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80025f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	330c      	adds	r3, #12
 8002604:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002606:	643a      	str	r2, [r7, #64]	@ 0x40
 8002608:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800260a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800260c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800260e:	e841 2300 	strex	r3, r2, [r1]
 8002612:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1e5      	bne.n	80025e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	3314      	adds	r3, #20
 8002620:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002622:	6a3b      	ldr	r3, [r7, #32]
 8002624:	e853 3f00 	ldrex	r3, [r3]
 8002628:	61fb      	str	r3, [r7, #28]
   return(result);
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	f023 0301 	bic.w	r3, r3, #1
 8002630:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	3314      	adds	r3, #20
 8002638:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800263a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800263c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800263e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002640:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002642:	e841 2300 	strex	r3, r2, [r1]
 8002646:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1e5      	bne.n	800261a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	2b01      	cmp	r3, #1
 8002654:	d119      	bne.n	800268a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	330c      	adds	r3, #12
 800265c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	e853 3f00 	ldrex	r3, [r3]
 8002664:	60bb      	str	r3, [r7, #8]
   return(result);
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f023 0310 	bic.w	r3, r3, #16
 800266c:	647b      	str	r3, [r7, #68]	@ 0x44
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	330c      	adds	r3, #12
 8002674:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002676:	61ba      	str	r2, [r7, #24]
 8002678:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267a:	6979      	ldr	r1, [r7, #20]
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	e841 2300 	strex	r3, r2, [r1]
 8002682:	613b      	str	r3, [r7, #16]
   return(result);
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1e5      	bne.n	8002656 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2220      	movs	r2, #32
 800268e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002698:	bf00      	nop
 800269a:	3754      	adds	r7, #84	@ 0x54
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026a8:	b0c0      	sub	sp, #256	@ 0x100
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80026bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c0:	68d9      	ldr	r1, [r3, #12]
 80026c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	ea40 0301 	orr.w	r3, r0, r1
 80026cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	431a      	orrs	r2, r3
 80026dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	431a      	orrs	r2, r3
 80026e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80026fc:	f021 010c 	bic.w	r1, r1, #12
 8002700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800270a:	430b      	orrs	r3, r1
 800270c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800270e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800271a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800271e:	6999      	ldr	r1, [r3, #24]
 8002720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	ea40 0301 	orr.w	r3, r0, r1
 800272a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800272c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	4b8f      	ldr	r3, [pc, #572]	@ (8002970 <UART_SetConfig+0x2cc>)
 8002734:	429a      	cmp	r2, r3
 8002736:	d005      	beq.n	8002744 <UART_SetConfig+0xa0>
 8002738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4b8d      	ldr	r3, [pc, #564]	@ (8002974 <UART_SetConfig+0x2d0>)
 8002740:	429a      	cmp	r2, r3
 8002742:	d104      	bne.n	800274e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002744:	f7ff fc40 	bl	8001fc8 <HAL_RCC_GetPCLK2Freq>
 8002748:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800274c:	e003      	b.n	8002756 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800274e:	f7ff fc27 	bl	8001fa0 <HAL_RCC_GetPCLK1Freq>
 8002752:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002760:	f040 810c 	bne.w	800297c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002768:	2200      	movs	r2, #0
 800276a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800276e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002772:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002776:	4622      	mov	r2, r4
 8002778:	462b      	mov	r3, r5
 800277a:	1891      	adds	r1, r2, r2
 800277c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800277e:	415b      	adcs	r3, r3
 8002780:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002782:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002786:	4621      	mov	r1, r4
 8002788:	eb12 0801 	adds.w	r8, r2, r1
 800278c:	4629      	mov	r1, r5
 800278e:	eb43 0901 	adc.w	r9, r3, r1
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	f04f 0300 	mov.w	r3, #0
 800279a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800279e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027a6:	4690      	mov	r8, r2
 80027a8:	4699      	mov	r9, r3
 80027aa:	4623      	mov	r3, r4
 80027ac:	eb18 0303 	adds.w	r3, r8, r3
 80027b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80027b4:	462b      	mov	r3, r5
 80027b6:	eb49 0303 	adc.w	r3, r9, r3
 80027ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80027be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80027ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80027ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80027d2:	460b      	mov	r3, r1
 80027d4:	18db      	adds	r3, r3, r3
 80027d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80027d8:	4613      	mov	r3, r2
 80027da:	eb42 0303 	adc.w	r3, r2, r3
 80027de:	657b      	str	r3, [r7, #84]	@ 0x54
 80027e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80027e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80027e8:	f7fe fa36 	bl	8000c58 <__aeabi_uldivmod>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4b61      	ldr	r3, [pc, #388]	@ (8002978 <UART_SetConfig+0x2d4>)
 80027f2:	fba3 2302 	umull	r2, r3, r3, r2
 80027f6:	095b      	lsrs	r3, r3, #5
 80027f8:	011c      	lsls	r4, r3, #4
 80027fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027fe:	2200      	movs	r2, #0
 8002800:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002804:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002808:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800280c:	4642      	mov	r2, r8
 800280e:	464b      	mov	r3, r9
 8002810:	1891      	adds	r1, r2, r2
 8002812:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002814:	415b      	adcs	r3, r3
 8002816:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002818:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800281c:	4641      	mov	r1, r8
 800281e:	eb12 0a01 	adds.w	sl, r2, r1
 8002822:	4649      	mov	r1, r9
 8002824:	eb43 0b01 	adc.w	fp, r3, r1
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002834:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800283c:	4692      	mov	sl, r2
 800283e:	469b      	mov	fp, r3
 8002840:	4643      	mov	r3, r8
 8002842:	eb1a 0303 	adds.w	r3, sl, r3
 8002846:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800284a:	464b      	mov	r3, r9
 800284c:	eb4b 0303 	adc.w	r3, fp, r3
 8002850:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002860:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002864:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002868:	460b      	mov	r3, r1
 800286a:	18db      	adds	r3, r3, r3
 800286c:	643b      	str	r3, [r7, #64]	@ 0x40
 800286e:	4613      	mov	r3, r2
 8002870:	eb42 0303 	adc.w	r3, r2, r3
 8002874:	647b      	str	r3, [r7, #68]	@ 0x44
 8002876:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800287a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800287e:	f7fe f9eb 	bl	8000c58 <__aeabi_uldivmod>
 8002882:	4602      	mov	r2, r0
 8002884:	460b      	mov	r3, r1
 8002886:	4611      	mov	r1, r2
 8002888:	4b3b      	ldr	r3, [pc, #236]	@ (8002978 <UART_SetConfig+0x2d4>)
 800288a:	fba3 2301 	umull	r2, r3, r3, r1
 800288e:	095b      	lsrs	r3, r3, #5
 8002890:	2264      	movs	r2, #100	@ 0x64
 8002892:	fb02 f303 	mul.w	r3, r2, r3
 8002896:	1acb      	subs	r3, r1, r3
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800289e:	4b36      	ldr	r3, [pc, #216]	@ (8002978 <UART_SetConfig+0x2d4>)
 80028a0:	fba3 2302 	umull	r2, r3, r3, r2
 80028a4:	095b      	lsrs	r3, r3, #5
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80028ac:	441c      	add	r4, r3
 80028ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028b2:	2200      	movs	r2, #0
 80028b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80028b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80028bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80028c0:	4642      	mov	r2, r8
 80028c2:	464b      	mov	r3, r9
 80028c4:	1891      	adds	r1, r2, r2
 80028c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028c8:	415b      	adcs	r3, r3
 80028ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80028d0:	4641      	mov	r1, r8
 80028d2:	1851      	adds	r1, r2, r1
 80028d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80028d6:	4649      	mov	r1, r9
 80028d8:	414b      	adcs	r3, r1
 80028da:	637b      	str	r3, [r7, #52]	@ 0x34
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80028e8:	4659      	mov	r1, fp
 80028ea:	00cb      	lsls	r3, r1, #3
 80028ec:	4651      	mov	r1, sl
 80028ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028f2:	4651      	mov	r1, sl
 80028f4:	00ca      	lsls	r2, r1, #3
 80028f6:	4610      	mov	r0, r2
 80028f8:	4619      	mov	r1, r3
 80028fa:	4603      	mov	r3, r0
 80028fc:	4642      	mov	r2, r8
 80028fe:	189b      	adds	r3, r3, r2
 8002900:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002904:	464b      	mov	r3, r9
 8002906:	460a      	mov	r2, r1
 8002908:	eb42 0303 	adc.w	r3, r2, r3
 800290c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800291c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002920:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002924:	460b      	mov	r3, r1
 8002926:	18db      	adds	r3, r3, r3
 8002928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800292a:	4613      	mov	r3, r2
 800292c:	eb42 0303 	adc.w	r3, r2, r3
 8002930:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002932:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002936:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800293a:	f7fe f98d 	bl	8000c58 <__aeabi_uldivmod>
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	4b0d      	ldr	r3, [pc, #52]	@ (8002978 <UART_SetConfig+0x2d4>)
 8002944:	fba3 1302 	umull	r1, r3, r3, r2
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	2164      	movs	r1, #100	@ 0x64
 800294c:	fb01 f303 	mul.w	r3, r1, r3
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	3332      	adds	r3, #50	@ 0x32
 8002956:	4a08      	ldr	r2, [pc, #32]	@ (8002978 <UART_SetConfig+0x2d4>)
 8002958:	fba2 2303 	umull	r2, r3, r2, r3
 800295c:	095b      	lsrs	r3, r3, #5
 800295e:	f003 0207 	and.w	r2, r3, #7
 8002962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4422      	add	r2, r4
 800296a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800296c:	e106      	b.n	8002b7c <UART_SetConfig+0x4d8>
 800296e:	bf00      	nop
 8002970:	40011000 	.word	0x40011000
 8002974:	40011400 	.word	0x40011400
 8002978:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800297c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002980:	2200      	movs	r2, #0
 8002982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002986:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800298a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800298e:	4642      	mov	r2, r8
 8002990:	464b      	mov	r3, r9
 8002992:	1891      	adds	r1, r2, r2
 8002994:	6239      	str	r1, [r7, #32]
 8002996:	415b      	adcs	r3, r3
 8002998:	627b      	str	r3, [r7, #36]	@ 0x24
 800299a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800299e:	4641      	mov	r1, r8
 80029a0:	1854      	adds	r4, r2, r1
 80029a2:	4649      	mov	r1, r9
 80029a4:	eb43 0501 	adc.w	r5, r3, r1
 80029a8:	f04f 0200 	mov.w	r2, #0
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	00eb      	lsls	r3, r5, #3
 80029b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029b6:	00e2      	lsls	r2, r4, #3
 80029b8:	4614      	mov	r4, r2
 80029ba:	461d      	mov	r5, r3
 80029bc:	4643      	mov	r3, r8
 80029be:	18e3      	adds	r3, r4, r3
 80029c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80029c4:	464b      	mov	r3, r9
 80029c6:	eb45 0303 	adc.w	r3, r5, r3
 80029ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80029ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80029da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80029ea:	4629      	mov	r1, r5
 80029ec:	008b      	lsls	r3, r1, #2
 80029ee:	4621      	mov	r1, r4
 80029f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029f4:	4621      	mov	r1, r4
 80029f6:	008a      	lsls	r2, r1, #2
 80029f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80029fc:	f7fe f92c 	bl	8000c58 <__aeabi_uldivmod>
 8002a00:	4602      	mov	r2, r0
 8002a02:	460b      	mov	r3, r1
 8002a04:	4b60      	ldr	r3, [pc, #384]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002a06:	fba3 2302 	umull	r2, r3, r3, r2
 8002a0a:	095b      	lsrs	r3, r3, #5
 8002a0c:	011c      	lsls	r4, r3, #4
 8002a0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a12:	2200      	movs	r2, #0
 8002a14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002a20:	4642      	mov	r2, r8
 8002a22:	464b      	mov	r3, r9
 8002a24:	1891      	adds	r1, r2, r2
 8002a26:	61b9      	str	r1, [r7, #24]
 8002a28:	415b      	adcs	r3, r3
 8002a2a:	61fb      	str	r3, [r7, #28]
 8002a2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a30:	4641      	mov	r1, r8
 8002a32:	1851      	adds	r1, r2, r1
 8002a34:	6139      	str	r1, [r7, #16]
 8002a36:	4649      	mov	r1, r9
 8002a38:	414b      	adcs	r3, r1
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a48:	4659      	mov	r1, fp
 8002a4a:	00cb      	lsls	r3, r1, #3
 8002a4c:	4651      	mov	r1, sl
 8002a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a52:	4651      	mov	r1, sl
 8002a54:	00ca      	lsls	r2, r1, #3
 8002a56:	4610      	mov	r0, r2
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	4642      	mov	r2, r8
 8002a5e:	189b      	adds	r3, r3, r2
 8002a60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002a64:	464b      	mov	r3, r9
 8002a66:	460a      	mov	r2, r1
 8002a68:	eb42 0303 	adc.w	r3, r2, r3
 8002a6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002a7c:	f04f 0200 	mov.w	r2, #0
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002a88:	4649      	mov	r1, r9
 8002a8a:	008b      	lsls	r3, r1, #2
 8002a8c:	4641      	mov	r1, r8
 8002a8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a92:	4641      	mov	r1, r8
 8002a94:	008a      	lsls	r2, r1, #2
 8002a96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002a9a:	f7fe f8dd 	bl	8000c58 <__aeabi_uldivmod>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4611      	mov	r1, r2
 8002aa4:	4b38      	ldr	r3, [pc, #224]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002aa6:	fba3 2301 	umull	r2, r3, r3, r1
 8002aaa:	095b      	lsrs	r3, r3, #5
 8002aac:	2264      	movs	r2, #100	@ 0x64
 8002aae:	fb02 f303 	mul.w	r3, r2, r3
 8002ab2:	1acb      	subs	r3, r1, r3
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	3332      	adds	r3, #50	@ 0x32
 8002ab8:	4a33      	ldr	r2, [pc, #204]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002aba:	fba2 2303 	umull	r2, r3, r2, r3
 8002abe:	095b      	lsrs	r3, r3, #5
 8002ac0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ac4:	441c      	add	r4, r3
 8002ac6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002aca:	2200      	movs	r2, #0
 8002acc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ace:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ad0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	1891      	adds	r1, r2, r2
 8002ada:	60b9      	str	r1, [r7, #8]
 8002adc:	415b      	adcs	r3, r3
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ae4:	4641      	mov	r1, r8
 8002ae6:	1851      	adds	r1, r2, r1
 8002ae8:	6039      	str	r1, [r7, #0]
 8002aea:	4649      	mov	r1, r9
 8002aec:	414b      	adcs	r3, r1
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002afc:	4659      	mov	r1, fp
 8002afe:	00cb      	lsls	r3, r1, #3
 8002b00:	4651      	mov	r1, sl
 8002b02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b06:	4651      	mov	r1, sl
 8002b08:	00ca      	lsls	r2, r1, #3
 8002b0a:	4610      	mov	r0, r2
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4603      	mov	r3, r0
 8002b10:	4642      	mov	r2, r8
 8002b12:	189b      	adds	r3, r3, r2
 8002b14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b16:	464b      	mov	r3, r9
 8002b18:	460a      	mov	r2, r1
 8002b1a:	eb42 0303 	adc.w	r3, r2, r3
 8002b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002b38:	4649      	mov	r1, r9
 8002b3a:	008b      	lsls	r3, r1, #2
 8002b3c:	4641      	mov	r1, r8
 8002b3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b42:	4641      	mov	r1, r8
 8002b44:	008a      	lsls	r2, r1, #2
 8002b46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002b4a:	f7fe f885 	bl	8000c58 <__aeabi_uldivmod>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	4b0d      	ldr	r3, [pc, #52]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002b54:	fba3 1302 	umull	r1, r3, r3, r2
 8002b58:	095b      	lsrs	r3, r3, #5
 8002b5a:	2164      	movs	r1, #100	@ 0x64
 8002b5c:	fb01 f303 	mul.w	r3, r1, r3
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	3332      	adds	r3, #50	@ 0x32
 8002b66:	4a08      	ldr	r2, [pc, #32]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002b68:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6c:	095b      	lsrs	r3, r3, #5
 8002b6e:	f003 020f 	and.w	r2, r3, #15
 8002b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4422      	add	r2, r4
 8002b7a:	609a      	str	r2, [r3, #8]
}
 8002b7c:	bf00      	nop
 8002b7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002b82:	46bd      	mov	sp, r7
 8002b84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b88:	51eb851f 	.word	0x51eb851f

08002b8c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002b90:	4b05      	ldr	r3, [pc, #20]	@ (8002ba8 <SysTick_Handler+0x1c>)
 8002b92:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002b94:	f001 fe38 	bl	8004808 <xTaskGetSchedulerState>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d001      	beq.n	8002ba2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002b9e:	f002 fd33 	bl	8005608 <xPortSysTickHandler>
  }
}
 8002ba2:	bf00      	nop
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	e000e010 	.word	0xe000e010

08002bac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4a07      	ldr	r2, [pc, #28]	@ (8002bd8 <vApplicationGetIdleTaskMemory+0x2c>)
 8002bbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	4a06      	ldr	r2, [pc, #24]	@ (8002bdc <vApplicationGetIdleTaskMemory+0x30>)
 8002bc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2280      	movs	r2, #128	@ 0x80
 8002bc8:	601a      	str	r2, [r3, #0]
}
 8002bca:	bf00      	nop
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	200002ac 	.word	0x200002ac
 8002bdc:	20000354 	.word	0x20000354

08002be0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4a07      	ldr	r2, [pc, #28]	@ (8002c0c <vApplicationGetTimerTaskMemory+0x2c>)
 8002bf0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4a06      	ldr	r2, [pc, #24]	@ (8002c10 <vApplicationGetTimerTaskMemory+0x30>)
 8002bf6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bfe:	601a      	str	r2, [r3, #0]
}
 8002c00:	bf00      	nop
 8002c02:	3714      	adds	r7, #20
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	20000554 	.word	0x20000554
 8002c10:	200005fc 	.word	0x200005fc

08002c14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f103 0208 	add.w	r2, r3, #8
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f04f 32ff 	mov.w	r2, #4294967295
 8002c2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f103 0208 	add.w	r2, r3, #8
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f103 0208 	add.w	r2, r3, #8
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b085      	sub	sp, #20
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	1c5a      	adds	r2, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	601a      	str	r2, [r3, #0]
}
 8002caa:	bf00      	nop
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b085      	sub	sp, #20
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
 8002cbe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ccc:	d103      	bne.n	8002cd6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	e00c      	b.n	8002cf0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3308      	adds	r3, #8
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	e002      	b.n	8002ce4 <vListInsert+0x2e>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d2f6      	bcs.n	8002cde <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	601a      	str	r2, [r3, #0]
}
 8002d1c:	bf00      	nop
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6892      	ldr	r2, [r2, #8]
 8002d3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6852      	ldr	r2, [r2, #4]
 8002d48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d103      	bne.n	8002d5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	1e5a      	subs	r2, r3, #1
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10b      	bne.n	8002da8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d94:	f383 8811 	msr	BASEPRI, r3
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	f3bf 8f4f 	dsb	sy
 8002da0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002da2:	bf00      	nop
 8002da4:	bf00      	nop
 8002da6:	e7fd      	b.n	8002da4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002da8:	f002 fb9e 	bl	80054e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002db4:	68f9      	ldr	r1, [r7, #12]
 8002db6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002db8:	fb01 f303 	mul.w	r3, r1, r3
 8002dbc:	441a      	add	r2, r3
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	68f9      	ldr	r1, [r7, #12]
 8002ddc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002dde:	fb01 f303 	mul.w	r3, r1, r3
 8002de2:	441a      	add	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	22ff      	movs	r2, #255	@ 0xff
 8002dec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	22ff      	movs	r2, #255	@ 0xff
 8002df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d114      	bne.n	8002e28 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d01a      	beq.n	8002e3c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	3310      	adds	r3, #16
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f001 fb36 	bl	800447c <xTaskRemoveFromEventList>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d012      	beq.n	8002e3c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002e16:	4b0d      	ldr	r3, [pc, #52]	@ (8002e4c <xQueueGenericReset+0xd0>)
 8002e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	f3bf 8f4f 	dsb	sy
 8002e22:	f3bf 8f6f 	isb	sy
 8002e26:	e009      	b.n	8002e3c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	3310      	adds	r3, #16
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff fef1 	bl	8002c14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	3324      	adds	r3, #36	@ 0x24
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff feec 	bl	8002c14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002e3c:	f002 fb86 	bl	800554c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002e40:	2301      	movs	r3, #1
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	e000ed04 	.word	0xe000ed04

08002e50 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08e      	sub	sp, #56	@ 0x38
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
 8002e5c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10b      	bne.n	8002e7c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e68:	f383 8811 	msr	BASEPRI, r3
 8002e6c:	f3bf 8f6f 	isb	sy
 8002e70:	f3bf 8f4f 	dsb	sy
 8002e74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002e76:	bf00      	nop
 8002e78:	bf00      	nop
 8002e7a:	e7fd      	b.n	8002e78 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10b      	bne.n	8002e9a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e86:	f383 8811 	msr	BASEPRI, r3
 8002e8a:	f3bf 8f6f 	isb	sy
 8002e8e:	f3bf 8f4f 	dsb	sy
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002e94:	bf00      	nop
 8002e96:	bf00      	nop
 8002e98:	e7fd      	b.n	8002e96 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d002      	beq.n	8002ea6 <xQueueGenericCreateStatic+0x56>
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <xQueueGenericCreateStatic+0x5a>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <xQueueGenericCreateStatic+0x5c>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10b      	bne.n	8002ec8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb4:	f383 8811 	msr	BASEPRI, r3
 8002eb8:	f3bf 8f6f 	isb	sy
 8002ebc:	f3bf 8f4f 	dsb	sy
 8002ec0:	623b      	str	r3, [r7, #32]
}
 8002ec2:	bf00      	nop
 8002ec4:	bf00      	nop
 8002ec6:	e7fd      	b.n	8002ec4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d102      	bne.n	8002ed4 <xQueueGenericCreateStatic+0x84>
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d101      	bne.n	8002ed8 <xQueueGenericCreateStatic+0x88>
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <xQueueGenericCreateStatic+0x8a>
 8002ed8:	2300      	movs	r3, #0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10b      	bne.n	8002ef6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ee2:	f383 8811 	msr	BASEPRI, r3
 8002ee6:	f3bf 8f6f 	isb	sy
 8002eea:	f3bf 8f4f 	dsb	sy
 8002eee:	61fb      	str	r3, [r7, #28]
}
 8002ef0:	bf00      	nop
 8002ef2:	bf00      	nop
 8002ef4:	e7fd      	b.n	8002ef2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002ef6:	2350      	movs	r3, #80	@ 0x50
 8002ef8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	2b50      	cmp	r3, #80	@ 0x50
 8002efe:	d00b      	beq.n	8002f18 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f04:	f383 8811 	msr	BASEPRI, r3
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	61bb      	str	r3, [r7, #24]
}
 8002f12:	bf00      	nop
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002f18:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00d      	beq.n	8002f40 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f2c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	4613      	mov	r3, r2
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	68b9      	ldr	r1, [r7, #8]
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 f840 	bl	8002fc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3730      	adds	r7, #48	@ 0x30
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b08a      	sub	sp, #40	@ 0x28
 8002f4e:	af02      	add	r7, sp, #8
 8002f50:	60f8      	str	r0, [r7, #12]
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	4613      	mov	r3, r2
 8002f56:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10b      	bne.n	8002f76 <xQueueGenericCreate+0x2c>
	__asm volatile
 8002f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f62:	f383 8811 	msr	BASEPRI, r3
 8002f66:	f3bf 8f6f 	isb	sy
 8002f6a:	f3bf 8f4f 	dsb	sy
 8002f6e:	613b      	str	r3, [r7, #16]
}
 8002f70:	bf00      	nop
 8002f72:	bf00      	nop
 8002f74:	e7fd      	b.n	8002f72 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	fb02 f303 	mul.w	r3, r2, r3
 8002f7e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	3350      	adds	r3, #80	@ 0x50
 8002f84:	4618      	mov	r0, r3
 8002f86:	f002 fbd1 	bl	800572c <pvPortMalloc>
 8002f8a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d011      	beq.n	8002fb6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	3350      	adds	r3, #80	@ 0x50
 8002f9a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002fa4:	79fa      	ldrb	r2, [r7, #7]
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	9300      	str	r3, [sp, #0]
 8002faa:	4613      	mov	r3, r2
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	68b9      	ldr	r1, [r7, #8]
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f000 f805 	bl	8002fc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002fb6:	69bb      	ldr	r3, [r7, #24]
	}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3720      	adds	r7, #32
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
 8002fcc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d103      	bne.n	8002fdc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	69ba      	ldr	r2, [r7, #24]
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	e002      	b.n	8002fe2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	68ba      	ldr	r2, [r7, #8]
 8002fec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002fee:	2101      	movs	r1, #1
 8002ff0:	69b8      	ldr	r0, [r7, #24]
 8002ff2:	f7ff fec3 	bl	8002d7c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002ffe:	bf00      	nop
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08e      	sub	sp, #56	@ 0x38
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
 8003014:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003016:	2300      	movs	r3, #0
 8003018:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800301e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10b      	bne.n	800303c <xQueueGenericSend+0x34>
	__asm volatile
 8003024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003028:	f383 8811 	msr	BASEPRI, r3
 800302c:	f3bf 8f6f 	isb	sy
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003036:	bf00      	nop
 8003038:	bf00      	nop
 800303a:	e7fd      	b.n	8003038 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d103      	bne.n	800304a <xQueueGenericSend+0x42>
 8003042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <xQueueGenericSend+0x46>
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <xQueueGenericSend+0x48>
 800304e:	2300      	movs	r3, #0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10b      	bne.n	800306c <xQueueGenericSend+0x64>
	__asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003066:	bf00      	nop
 8003068:	bf00      	nop
 800306a:	e7fd      	b.n	8003068 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d103      	bne.n	800307a <xQueueGenericSend+0x72>
 8003072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003076:	2b01      	cmp	r3, #1
 8003078:	d101      	bne.n	800307e <xQueueGenericSend+0x76>
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <xQueueGenericSend+0x78>
 800307e:	2300      	movs	r3, #0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d10b      	bne.n	800309c <xQueueGenericSend+0x94>
	__asm volatile
 8003084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003088:	f383 8811 	msr	BASEPRI, r3
 800308c:	f3bf 8f6f 	isb	sy
 8003090:	f3bf 8f4f 	dsb	sy
 8003094:	623b      	str	r3, [r7, #32]
}
 8003096:	bf00      	nop
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800309c:	f001 fbb4 	bl	8004808 <xTaskGetSchedulerState>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d102      	bne.n	80030ac <xQueueGenericSend+0xa4>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <xQueueGenericSend+0xa8>
 80030ac:	2301      	movs	r3, #1
 80030ae:	e000      	b.n	80030b2 <xQueueGenericSend+0xaa>
 80030b0:	2300      	movs	r3, #0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10b      	bne.n	80030ce <xQueueGenericSend+0xc6>
	__asm volatile
 80030b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ba:	f383 8811 	msr	BASEPRI, r3
 80030be:	f3bf 8f6f 	isb	sy
 80030c2:	f3bf 8f4f 	dsb	sy
 80030c6:	61fb      	str	r3, [r7, #28]
}
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop
 80030cc:	e7fd      	b.n	80030ca <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030ce:	f002 fa0b 	bl	80054e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030da:	429a      	cmp	r2, r3
 80030dc:	d302      	bcc.n	80030e4 <xQueueGenericSend+0xdc>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d129      	bne.n	8003138 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	68b9      	ldr	r1, [r7, #8]
 80030e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030ea:	f000 fbc7 	bl	800387c <prvCopyDataToQueue>
 80030ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d010      	beq.n	800311a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030fa:	3324      	adds	r3, #36	@ 0x24
 80030fc:	4618      	mov	r0, r3
 80030fe:	f001 f9bd 	bl	800447c <xTaskRemoveFromEventList>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d013      	beq.n	8003130 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003108:	4b3f      	ldr	r3, [pc, #252]	@ (8003208 <xQueueGenericSend+0x200>)
 800310a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800310e:	601a      	str	r2, [r3, #0]
 8003110:	f3bf 8f4f 	dsb	sy
 8003114:	f3bf 8f6f 	isb	sy
 8003118:	e00a      	b.n	8003130 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800311a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311c:	2b00      	cmp	r3, #0
 800311e:	d007      	beq.n	8003130 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003120:	4b39      	ldr	r3, [pc, #228]	@ (8003208 <xQueueGenericSend+0x200>)
 8003122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	f3bf 8f4f 	dsb	sy
 800312c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003130:	f002 fa0c 	bl	800554c <vPortExitCritical>
				return pdPASS;
 8003134:	2301      	movs	r3, #1
 8003136:	e063      	b.n	8003200 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d103      	bne.n	8003146 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800313e:	f002 fa05 	bl	800554c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003142:	2300      	movs	r3, #0
 8003144:	e05c      	b.n	8003200 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003148:	2b00      	cmp	r3, #0
 800314a:	d106      	bne.n	800315a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800314c:	f107 0314 	add.w	r3, r7, #20
 8003150:	4618      	mov	r0, r3
 8003152:	f001 f9f7 	bl	8004544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003156:	2301      	movs	r3, #1
 8003158:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800315a:	f002 f9f7 	bl	800554c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800315e:	f000 ff5f 	bl	8004020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003162:	f002 f9c1 	bl	80054e8 <vPortEnterCritical>
 8003166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003168:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800316c:	b25b      	sxtb	r3, r3
 800316e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003172:	d103      	bne.n	800317c <xQueueGenericSend+0x174>
 8003174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800317c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003182:	b25b      	sxtb	r3, r3
 8003184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003188:	d103      	bne.n	8003192 <xQueueGenericSend+0x18a>
 800318a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003192:	f002 f9db 	bl	800554c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003196:	1d3a      	adds	r2, r7, #4
 8003198:	f107 0314 	add.w	r3, r7, #20
 800319c:	4611      	mov	r1, r2
 800319e:	4618      	mov	r0, r3
 80031a0:	f001 f9e6 	bl	8004570 <xTaskCheckForTimeOut>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d124      	bne.n	80031f4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80031aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031ac:	f000 fc5e 	bl	8003a6c <prvIsQueueFull>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d018      	beq.n	80031e8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80031b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b8:	3310      	adds	r3, #16
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	4611      	mov	r1, r2
 80031be:	4618      	mov	r0, r3
 80031c0:	f001 f90a 	bl	80043d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80031c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031c6:	f000 fbe9 	bl	800399c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80031ca:	f000 ff37 	bl	800403c <xTaskResumeAll>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f47f af7c 	bne.w	80030ce <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80031d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003208 <xQueueGenericSend+0x200>)
 80031d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	f3bf 8f6f 	isb	sy
 80031e6:	e772      	b.n	80030ce <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80031e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031ea:	f000 fbd7 	bl	800399c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80031ee:	f000 ff25 	bl	800403c <xTaskResumeAll>
 80031f2:	e76c      	b.n	80030ce <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80031f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031f6:	f000 fbd1 	bl	800399c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80031fa:	f000 ff1f 	bl	800403c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80031fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003200:	4618      	mov	r0, r3
 8003202:	3738      	adds	r7, #56	@ 0x38
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	e000ed04 	.word	0xe000ed04

0800320c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b090      	sub	sp, #64	@ 0x40
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
 8003218:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800321e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10b      	bne.n	800323c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003228:	f383 8811 	msr	BASEPRI, r3
 800322c:	f3bf 8f6f 	isb	sy
 8003230:	f3bf 8f4f 	dsb	sy
 8003234:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003236:	bf00      	nop
 8003238:	bf00      	nop
 800323a:	e7fd      	b.n	8003238 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d103      	bne.n	800324a <xQueueGenericSendFromISR+0x3e>
 8003242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <xQueueGenericSendFromISR+0x42>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <xQueueGenericSendFromISR+0x44>
 800324e:	2300      	movs	r3, #0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10b      	bne.n	800326c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003258:	f383 8811 	msr	BASEPRI, r3
 800325c:	f3bf 8f6f 	isb	sy
 8003260:	f3bf 8f4f 	dsb	sy
 8003264:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003266:	bf00      	nop
 8003268:	bf00      	nop
 800326a:	e7fd      	b.n	8003268 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	2b02      	cmp	r3, #2
 8003270:	d103      	bne.n	800327a <xQueueGenericSendFromISR+0x6e>
 8003272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003276:	2b01      	cmp	r3, #1
 8003278:	d101      	bne.n	800327e <xQueueGenericSendFromISR+0x72>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <xQueueGenericSendFromISR+0x74>
 800327e:	2300      	movs	r3, #0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10b      	bne.n	800329c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003288:	f383 8811 	msr	BASEPRI, r3
 800328c:	f3bf 8f6f 	isb	sy
 8003290:	f3bf 8f4f 	dsb	sy
 8003294:	623b      	str	r3, [r7, #32]
}
 8003296:	bf00      	nop
 8003298:	bf00      	nop
 800329a:	e7fd      	b.n	8003298 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800329c:	f002 fa04 	bl	80056a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80032a0:	f3ef 8211 	mrs	r2, BASEPRI
 80032a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032a8:	f383 8811 	msr	BASEPRI, r3
 80032ac:	f3bf 8f6f 	isb	sy
 80032b0:	f3bf 8f4f 	dsb	sy
 80032b4:	61fa      	str	r2, [r7, #28]
 80032b6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80032b8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80032ba:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80032bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d302      	bcc.n	80032ce <xQueueGenericSendFromISR+0xc2>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d12f      	bne.n	800332e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80032ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	68b9      	ldr	r1, [r7, #8]
 80032e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80032e4:	f000 faca 	bl	800387c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80032e8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80032ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f0:	d112      	bne.n	8003318 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d016      	beq.n	8003328 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032fc:	3324      	adds	r3, #36	@ 0x24
 80032fe:	4618      	mov	r0, r3
 8003300:	f001 f8bc 	bl	800447c <xTaskRemoveFromEventList>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00e      	beq.n	8003328 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00b      	beq.n	8003328 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	601a      	str	r2, [r3, #0]
 8003316:	e007      	b.n	8003328 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003318:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800331c:	3301      	adds	r3, #1
 800331e:	b2db      	uxtb	r3, r3
 8003320:	b25a      	sxtb	r2, r3
 8003322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003328:	2301      	movs	r3, #1
 800332a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800332c:	e001      	b.n	8003332 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800332e:	2300      	movs	r3, #0
 8003330:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003334:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800333c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800333e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003340:	4618      	mov	r0, r3
 8003342:	3740      	adds	r7, #64	@ 0x40
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08e      	sub	sp, #56	@ 0x38
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10b      	bne.n	8003374 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800335c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003360:	f383 8811 	msr	BASEPRI, r3
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	623b      	str	r3, [r7, #32]
}
 800336e:	bf00      	nop
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00b      	beq.n	8003394 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800337c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003380:	f383 8811 	msr	BASEPRI, r3
 8003384:	f3bf 8f6f 	isb	sy
 8003388:	f3bf 8f4f 	dsb	sy
 800338c:	61fb      	str	r3, [r7, #28]
}
 800338e:	bf00      	nop
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d103      	bne.n	80033a4 <xQueueGiveFromISR+0x5c>
 800339c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <xQueueGiveFromISR+0x60>
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <xQueueGiveFromISR+0x62>
 80033a8:	2300      	movs	r3, #0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10b      	bne.n	80033c6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80033ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033b2:	f383 8811 	msr	BASEPRI, r3
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	61bb      	str	r3, [r7, #24]
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	e7fd      	b.n	80033c2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033c6:	f002 f96f 	bl	80056a8 <vPortValidateInterruptPriority>
	__asm volatile
 80033ca:	f3ef 8211 	mrs	r2, BASEPRI
 80033ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033d2:	f383 8811 	msr	BASEPRI, r3
 80033d6:	f3bf 8f6f 	isb	sy
 80033da:	f3bf 8f4f 	dsb	sy
 80033de:	617a      	str	r2, [r7, #20]
 80033e0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80033e2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80033e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80033ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d22b      	bcs.n	800344e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80033f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003406:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003408:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800340c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003410:	d112      	bne.n	8003438 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003416:	2b00      	cmp	r3, #0
 8003418:	d016      	beq.n	8003448 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800341a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800341c:	3324      	adds	r3, #36	@ 0x24
 800341e:	4618      	mov	r0, r3
 8003420:	f001 f82c 	bl	800447c <xTaskRemoveFromEventList>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00e      	beq.n	8003448 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00b      	beq.n	8003448 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	2201      	movs	r2, #1
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	e007      	b.n	8003448 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003438:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800343c:	3301      	adds	r3, #1
 800343e:	b2db      	uxtb	r3, r3
 8003440:	b25a      	sxtb	r2, r3
 8003442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003448:	2301      	movs	r3, #1
 800344a:	637b      	str	r3, [r7, #52]	@ 0x34
 800344c:	e001      	b.n	8003452 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800344e:	2300      	movs	r3, #0
 8003450:	637b      	str	r3, [r7, #52]	@ 0x34
 8003452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003454:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f383 8811 	msr	BASEPRI, r3
}
 800345c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800345e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003460:	4618      	mov	r0, r3
 8003462:	3738      	adds	r7, #56	@ 0x38
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b08c      	sub	sp, #48	@ 0x30
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003474:	2300      	movs	r3, #0
 8003476:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800347c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10b      	bne.n	800349a <xQueueReceive+0x32>
	__asm volatile
 8003482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003486:	f383 8811 	msr	BASEPRI, r3
 800348a:	f3bf 8f6f 	isb	sy
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	623b      	str	r3, [r7, #32]
}
 8003494:	bf00      	nop
 8003496:	bf00      	nop
 8003498:	e7fd      	b.n	8003496 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d103      	bne.n	80034a8 <xQueueReceive+0x40>
 80034a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <xQueueReceive+0x44>
 80034a8:	2301      	movs	r3, #1
 80034aa:	e000      	b.n	80034ae <xQueueReceive+0x46>
 80034ac:	2300      	movs	r3, #0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10b      	bne.n	80034ca <xQueueReceive+0x62>
	__asm volatile
 80034b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034b6:	f383 8811 	msr	BASEPRI, r3
 80034ba:	f3bf 8f6f 	isb	sy
 80034be:	f3bf 8f4f 	dsb	sy
 80034c2:	61fb      	str	r3, [r7, #28]
}
 80034c4:	bf00      	nop
 80034c6:	bf00      	nop
 80034c8:	e7fd      	b.n	80034c6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034ca:	f001 f99d 	bl	8004808 <xTaskGetSchedulerState>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d102      	bne.n	80034da <xQueueReceive+0x72>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <xQueueReceive+0x76>
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <xQueueReceive+0x78>
 80034de:	2300      	movs	r3, #0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10b      	bne.n	80034fc <xQueueReceive+0x94>
	__asm volatile
 80034e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e8:	f383 8811 	msr	BASEPRI, r3
 80034ec:	f3bf 8f6f 	isb	sy
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	61bb      	str	r3, [r7, #24]
}
 80034f6:	bf00      	nop
 80034f8:	bf00      	nop
 80034fa:	e7fd      	b.n	80034f8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80034fc:	f001 fff4 	bl	80054e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003504:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003508:	2b00      	cmp	r3, #0
 800350a:	d01f      	beq.n	800354c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003510:	f000 fa1e 	bl	8003950 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003516:	1e5a      	subs	r2, r3, #1
 8003518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800351c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00f      	beq.n	8003544 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003526:	3310      	adds	r3, #16
 8003528:	4618      	mov	r0, r3
 800352a:	f000 ffa7 	bl	800447c <xTaskRemoveFromEventList>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d007      	beq.n	8003544 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003534:	4b3c      	ldr	r3, [pc, #240]	@ (8003628 <xQueueReceive+0x1c0>)
 8003536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	f3bf 8f4f 	dsb	sy
 8003540:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003544:	f002 f802 	bl	800554c <vPortExitCritical>
				return pdPASS;
 8003548:	2301      	movs	r3, #1
 800354a:	e069      	b.n	8003620 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d103      	bne.n	800355a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003552:	f001 fffb 	bl	800554c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003556:	2300      	movs	r3, #0
 8003558:	e062      	b.n	8003620 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800355a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800355c:	2b00      	cmp	r3, #0
 800355e:	d106      	bne.n	800356e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003560:	f107 0310 	add.w	r3, r7, #16
 8003564:	4618      	mov	r0, r3
 8003566:	f000 ffed 	bl	8004544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800356a:	2301      	movs	r3, #1
 800356c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800356e:	f001 ffed 	bl	800554c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003572:	f000 fd55 	bl	8004020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003576:	f001 ffb7 	bl	80054e8 <vPortEnterCritical>
 800357a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800357c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003580:	b25b      	sxtb	r3, r3
 8003582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003586:	d103      	bne.n	8003590 <xQueueReceive+0x128>
 8003588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003592:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003596:	b25b      	sxtb	r3, r3
 8003598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359c:	d103      	bne.n	80035a6 <xQueueReceive+0x13e>
 800359e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035a6:	f001 ffd1 	bl	800554c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80035aa:	1d3a      	adds	r2, r7, #4
 80035ac:	f107 0310 	add.w	r3, r7, #16
 80035b0:	4611      	mov	r1, r2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 ffdc 	bl	8004570 <xTaskCheckForTimeOut>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d123      	bne.n	8003606 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035c0:	f000 fa3e 	bl	8003a40 <prvIsQueueEmpty>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d017      	beq.n	80035fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80035ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035cc:	3324      	adds	r3, #36	@ 0x24
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	4611      	mov	r1, r2
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 ff00 	bl	80043d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80035d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035da:	f000 f9df 	bl	800399c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80035de:	f000 fd2d 	bl	800403c <xTaskResumeAll>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d189      	bne.n	80034fc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80035e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003628 <xQueueReceive+0x1c0>)
 80035ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	f3bf 8f4f 	dsb	sy
 80035f4:	f3bf 8f6f 	isb	sy
 80035f8:	e780      	b.n	80034fc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80035fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035fc:	f000 f9ce 	bl	800399c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003600:	f000 fd1c 	bl	800403c <xTaskResumeAll>
 8003604:	e77a      	b.n	80034fc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003606:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003608:	f000 f9c8 	bl	800399c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800360c:	f000 fd16 	bl	800403c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003610:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003612:	f000 fa15 	bl	8003a40 <prvIsQueueEmpty>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	f43f af6f 	beq.w	80034fc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800361e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003620:	4618      	mov	r0, r3
 8003622:	3730      	adds	r7, #48	@ 0x30
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	e000ed04 	.word	0xe000ed04

0800362c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b08e      	sub	sp, #56	@ 0x38
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003636:	2300      	movs	r3, #0
 8003638:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800363e:	2300      	movs	r3, #0
 8003640:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10b      	bne.n	8003660 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8003648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800364c:	f383 8811 	msr	BASEPRI, r3
 8003650:	f3bf 8f6f 	isb	sy
 8003654:	f3bf 8f4f 	dsb	sy
 8003658:	623b      	str	r3, [r7, #32]
}
 800365a:	bf00      	nop
 800365c:	bf00      	nop
 800365e:	e7fd      	b.n	800365c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00b      	beq.n	8003680 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8003668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800366c:	f383 8811 	msr	BASEPRI, r3
 8003670:	f3bf 8f6f 	isb	sy
 8003674:	f3bf 8f4f 	dsb	sy
 8003678:	61fb      	str	r3, [r7, #28]
}
 800367a:	bf00      	nop
 800367c:	bf00      	nop
 800367e:	e7fd      	b.n	800367c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003680:	f001 f8c2 	bl	8004808 <xTaskGetSchedulerState>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d102      	bne.n	8003690 <xQueueSemaphoreTake+0x64>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d101      	bne.n	8003694 <xQueueSemaphoreTake+0x68>
 8003690:	2301      	movs	r3, #1
 8003692:	e000      	b.n	8003696 <xQueueSemaphoreTake+0x6a>
 8003694:	2300      	movs	r3, #0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10b      	bne.n	80036b2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800369a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800369e:	f383 8811 	msr	BASEPRI, r3
 80036a2:	f3bf 8f6f 	isb	sy
 80036a6:	f3bf 8f4f 	dsb	sy
 80036aa:	61bb      	str	r3, [r7, #24]
}
 80036ac:	bf00      	nop
 80036ae:	bf00      	nop
 80036b0:	e7fd      	b.n	80036ae <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036b2:	f001 ff19 	bl	80054e8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80036b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ba:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80036bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d024      	beq.n	800370c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80036c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c4:	1e5a      	subs	r2, r3, #1
 80036c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036c8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80036ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d104      	bne.n	80036dc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80036d2:	f001 fa13 	bl	8004afc <pvTaskIncrementMutexHeldCount>
 80036d6:	4602      	mov	r2, r0
 80036d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036da:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00f      	beq.n	8003704 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e6:	3310      	adds	r3, #16
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 fec7 	bl	800447c <xTaskRemoveFromEventList>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80036f4:	4b54      	ldr	r3, [pc, #336]	@ (8003848 <xQueueSemaphoreTake+0x21c>)
 80036f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	f3bf 8f4f 	dsb	sy
 8003700:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003704:	f001 ff22 	bl	800554c <vPortExitCritical>
				return pdPASS;
 8003708:	2301      	movs	r3, #1
 800370a:	e098      	b.n	800383e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d112      	bne.n	8003738 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00b      	beq.n	8003730 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	617b      	str	r3, [r7, #20]
}
 800372a:	bf00      	nop
 800372c:	bf00      	nop
 800372e:	e7fd      	b.n	800372c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003730:	f001 ff0c 	bl	800554c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003734:	2300      	movs	r3, #0
 8003736:	e082      	b.n	800383e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800373a:	2b00      	cmp	r3, #0
 800373c:	d106      	bne.n	800374c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800373e:	f107 030c 	add.w	r3, r7, #12
 8003742:	4618      	mov	r0, r3
 8003744:	f000 fefe 	bl	8004544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003748:	2301      	movs	r3, #1
 800374a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800374c:	f001 fefe 	bl	800554c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003750:	f000 fc66 	bl	8004020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003754:	f001 fec8 	bl	80054e8 <vPortEnterCritical>
 8003758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800375a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800375e:	b25b      	sxtb	r3, r3
 8003760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003764:	d103      	bne.n	800376e <xQueueSemaphoreTake+0x142>
 8003766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800376e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003770:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003774:	b25b      	sxtb	r3, r3
 8003776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800377a:	d103      	bne.n	8003784 <xQueueSemaphoreTake+0x158>
 800377c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800377e:	2200      	movs	r2, #0
 8003780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003784:	f001 fee2 	bl	800554c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003788:	463a      	mov	r2, r7
 800378a:	f107 030c 	add.w	r3, r7, #12
 800378e:	4611      	mov	r1, r2
 8003790:	4618      	mov	r0, r3
 8003792:	f000 feed 	bl	8004570 <xTaskCheckForTimeOut>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d132      	bne.n	8003802 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800379c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800379e:	f000 f94f 	bl	8003a40 <prvIsQueueEmpty>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d026      	beq.n	80037f6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d109      	bne.n	80037c4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80037b0:	f001 fe9a 	bl	80054e8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80037b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f001 f843 	bl	8004844 <xTaskPriorityInherit>
 80037be:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80037c0:	f001 fec4 	bl	800554c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80037c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c6:	3324      	adds	r3, #36	@ 0x24
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	4611      	mov	r1, r2
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 fe03 	bl	80043d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80037d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80037d4:	f000 f8e2 	bl	800399c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80037d8:	f000 fc30 	bl	800403c <xTaskResumeAll>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f47f af67 	bne.w	80036b2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80037e4:	4b18      	ldr	r3, [pc, #96]	@ (8003848 <xQueueSemaphoreTake+0x21c>)
 80037e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	f3bf 8f4f 	dsb	sy
 80037f0:	f3bf 8f6f 	isb	sy
 80037f4:	e75d      	b.n	80036b2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80037f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80037f8:	f000 f8d0 	bl	800399c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037fc:	f000 fc1e 	bl	800403c <xTaskResumeAll>
 8003800:	e757      	b.n	80036b2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003802:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003804:	f000 f8ca 	bl	800399c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003808:	f000 fc18 	bl	800403c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800380c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800380e:	f000 f917 	bl	8003a40 <prvIsQueueEmpty>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	f43f af4c 	beq.w	80036b2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800381a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00d      	beq.n	800383c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003820:	f001 fe62 	bl	80054e8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003824:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003826:	f000 f811 	bl	800384c <prvGetDisinheritPriorityAfterTimeout>
 800382a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800382c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003832:	4618      	mov	r0, r3
 8003834:	f001 f8de 	bl	80049f4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003838:	f001 fe88 	bl	800554c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800383c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800383e:	4618      	mov	r0, r3
 8003840:	3738      	adds	r7, #56	@ 0x38
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	e000ed04 	.word	0xe000ed04

0800384c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003858:	2b00      	cmp	r3, #0
 800385a:	d006      	beq.n	800386a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e001      	b.n	800386e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800386e:	68fb      	ldr	r3, [r7, #12]
	}
 8003870:	4618      	mov	r0, r3
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003890:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10d      	bne.n	80038b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d14d      	bne.n	800393e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f001 f834 	bl	8004914 <xTaskPriorityDisinherit>
 80038ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	e043      	b.n	800393e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d119      	bne.n	80038f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6858      	ldr	r0, [r3, #4]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c4:	461a      	mov	r2, r3
 80038c6:	68b9      	ldr	r1, [r7, #8]
 80038c8:	f002 ff79 	bl	80067be <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d4:	441a      	add	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d32b      	bcc.n	800393e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	605a      	str	r2, [r3, #4]
 80038ee:	e026      	b.n	800393e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	68d8      	ldr	r0, [r3, #12]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f8:	461a      	mov	r2, r3
 80038fa:	68b9      	ldr	r1, [r7, #8]
 80038fc:	f002 ff5f 	bl	80067be <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003908:	425b      	negs	r3, r3
 800390a:	441a      	add	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	429a      	cmp	r2, r3
 800391a:	d207      	bcs.n	800392c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	425b      	negs	r3, r3
 8003926:	441a      	add	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b02      	cmp	r3, #2
 8003930:	d105      	bne.n	800393e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d002      	beq.n	800393e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	3b01      	subs	r3, #1
 800393c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003946:	697b      	ldr	r3, [r7, #20]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d018      	beq.n	8003994 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	441a      	add	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	429a      	cmp	r2, r3
 800397a:	d303      	bcc.n	8003984 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68d9      	ldr	r1, [r3, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398c:	461a      	mov	r2, r3
 800398e:	6838      	ldr	r0, [r7, #0]
 8003990:	f002 ff15 	bl	80067be <memcpy>
	}
}
 8003994:	bf00      	nop
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80039a4:	f001 fda0 	bl	80054e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80039ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80039b0:	e011      	b.n	80039d6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d012      	beq.n	80039e0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	3324      	adds	r3, #36	@ 0x24
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 fd5c 	bl	800447c <xTaskRemoveFromEventList>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80039ca:	f000 fe35 	bl	8004638 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80039ce:	7bfb      	ldrb	r3, [r7, #15]
 80039d0:	3b01      	subs	r3, #1
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80039d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	dce9      	bgt.n	80039b2 <prvUnlockQueue+0x16>
 80039de:	e000      	b.n	80039e2 <prvUnlockQueue+0x46>
					break;
 80039e0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	22ff      	movs	r2, #255	@ 0xff
 80039e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80039ea:	f001 fdaf 	bl	800554c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80039ee:	f001 fd7b 	bl	80054e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039f8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80039fa:	e011      	b.n	8003a20 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d012      	beq.n	8003a2a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	3310      	adds	r3, #16
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 fd37 	bl	800447c <xTaskRemoveFromEventList>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003a14:	f000 fe10 	bl	8004638 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003a18:	7bbb      	ldrb	r3, [r7, #14]
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	dce9      	bgt.n	80039fc <prvUnlockQueue+0x60>
 8003a28:	e000      	b.n	8003a2c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003a2a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	22ff      	movs	r2, #255	@ 0xff
 8003a30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003a34:	f001 fd8a 	bl	800554c <vPortExitCritical>
}
 8003a38:	bf00      	nop
 8003a3a:	3710      	adds	r7, #16
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003a48:	f001 fd4e 	bl	80054e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d102      	bne.n	8003a5a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003a54:	2301      	movs	r3, #1
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	e001      	b.n	8003a5e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003a5e:	f001 fd75 	bl	800554c <vPortExitCritical>

	return xReturn;
 8003a62:	68fb      	ldr	r3, [r7, #12]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3710      	adds	r7, #16
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003a74:	f001 fd38 	bl	80054e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d102      	bne.n	8003a8a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003a84:	2301      	movs	r3, #1
 8003a86:	60fb      	str	r3, [r7, #12]
 8003a88:	e001      	b.n	8003a8e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003a8e:	f001 fd5d 	bl	800554c <vPortExitCritical>

	return xReturn;
 8003a92:	68fb      	ldr	r3, [r7, #12]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]
 8003aaa:	e014      	b.n	8003ad6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003aac:	4a0f      	ldr	r2, [pc, #60]	@ (8003aec <vQueueAddToRegistry+0x50>)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10b      	bne.n	8003ad0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003ab8:	490c      	ldr	r1, [pc, #48]	@ (8003aec <vQueueAddToRegistry+0x50>)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8003aec <vQueueAddToRegistry+0x50>)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	4413      	add	r3, r2
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003ace:	e006      	b.n	8003ade <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2b07      	cmp	r3, #7
 8003ada:	d9e7      	bls.n	8003aac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	200009fc 	.word	0x200009fc

08003af0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003b00:	f001 fcf2 	bl	80054e8 <vPortEnterCritical>
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b0a:	b25b      	sxtb	r3, r3
 8003b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b10:	d103      	bne.n	8003b1a <vQueueWaitForMessageRestricted+0x2a>
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b20:	b25b      	sxtb	r3, r3
 8003b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b26:	d103      	bne.n	8003b30 <vQueueWaitForMessageRestricted+0x40>
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b30:	f001 fd0c 	bl	800554c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d106      	bne.n	8003b4a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	3324      	adds	r3, #36	@ 0x24
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	68b9      	ldr	r1, [r7, #8]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fc6d 	bl	8004424 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003b4a:	6978      	ldr	r0, [r7, #20]
 8003b4c:	f7ff ff26 	bl	800399c <prvUnlockQueue>
	}
 8003b50:	bf00      	nop
 8003b52:	3718      	adds	r7, #24
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08e      	sub	sp, #56	@ 0x38
 8003b5c:	af04      	add	r7, sp, #16
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
 8003b64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10b      	bne.n	8003b84 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b70:	f383 8811 	msr	BASEPRI, r3
 8003b74:	f3bf 8f6f 	isb	sy
 8003b78:	f3bf 8f4f 	dsb	sy
 8003b7c:	623b      	str	r3, [r7, #32]
}
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	e7fd      	b.n	8003b80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10b      	bne.n	8003ba2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b8e:	f383 8811 	msr	BASEPRI, r3
 8003b92:	f3bf 8f6f 	isb	sy
 8003b96:	f3bf 8f4f 	dsb	sy
 8003b9a:	61fb      	str	r3, [r7, #28]
}
 8003b9c:	bf00      	nop
 8003b9e:	bf00      	nop
 8003ba0:	e7fd      	b.n	8003b9e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ba2:	23a8      	movs	r3, #168	@ 0xa8
 8003ba4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	2ba8      	cmp	r3, #168	@ 0xa8
 8003baa:	d00b      	beq.n	8003bc4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bb0:	f383 8811 	msr	BASEPRI, r3
 8003bb4:	f3bf 8f6f 	isb	sy
 8003bb8:	f3bf 8f4f 	dsb	sy
 8003bbc:	61bb      	str	r3, [r7, #24]
}
 8003bbe:	bf00      	nop
 8003bc0:	bf00      	nop
 8003bc2:	e7fd      	b.n	8003bc0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003bc4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d01e      	beq.n	8003c0a <xTaskCreateStatic+0xb2>
 8003bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d01b      	beq.n	8003c0a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bda:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003be4:	2300      	movs	r3, #0
 8003be6:	9303      	str	r3, [sp, #12]
 8003be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bea:	9302      	str	r3, [sp, #8]
 8003bec:	f107 0314 	add.w	r3, r7, #20
 8003bf0:	9301      	str	r3, [sp, #4]
 8003bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf4:	9300      	str	r3, [sp, #0]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	68b9      	ldr	r1, [r7, #8]
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	f000 f851 	bl	8003ca4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c02:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c04:	f000 f8f6 	bl	8003df4 <prvAddNewTaskToReadyList>
 8003c08:	e001      	b.n	8003c0e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c0e:	697b      	ldr	r3, [r7, #20]
	}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3728      	adds	r7, #40	@ 0x28
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b08c      	sub	sp, #48	@ 0x30
 8003c1c:	af04      	add	r7, sp, #16
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	603b      	str	r3, [r7, #0]
 8003c24:	4613      	mov	r3, r2
 8003c26:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c28:	88fb      	ldrh	r3, [r7, #6]
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f001 fd7d 	bl	800572c <pvPortMalloc>
 8003c32:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00e      	beq.n	8003c58 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c3a:	20a8      	movs	r0, #168	@ 0xa8
 8003c3c:	f001 fd76 	bl	800572c <pvPortMalloc>
 8003c40:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c4e:	e005      	b.n	8003c5c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003c50:	6978      	ldr	r0, [r7, #20]
 8003c52:	f001 fe39 	bl	80058c8 <vPortFree>
 8003c56:	e001      	b.n	8003c5c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d017      	beq.n	8003c92 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003c6a:	88fa      	ldrh	r2, [r7, #6]
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	9303      	str	r3, [sp, #12]
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	9302      	str	r3, [sp, #8]
 8003c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c76:	9301      	str	r3, [sp, #4]
 8003c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 f80f 	bl	8003ca4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c86:	69f8      	ldr	r0, [r7, #28]
 8003c88:	f000 f8b4 	bl	8003df4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	61bb      	str	r3, [r7, #24]
 8003c90:	e002      	b.n	8003c98 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003c92:	f04f 33ff 	mov.w	r3, #4294967295
 8003c96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003c98:	69bb      	ldr	r3, [r7, #24]
	}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3720      	adds	r7, #32
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
	...

08003ca4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b088      	sub	sp, #32
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	461a      	mov	r2, r3
 8003cbc:	21a5      	movs	r1, #165	@ 0xa5
 8003cbe:	f002 fca0 	bl	8006602 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4413      	add	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	f023 0307 	bic.w	r3, r3, #7
 8003cda:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00b      	beq.n	8003cfe <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cea:	f383 8811 	msr	BASEPRI, r3
 8003cee:	f3bf 8f6f 	isb	sy
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	617b      	str	r3, [r7, #20]
}
 8003cf8:	bf00      	nop
 8003cfa:	bf00      	nop
 8003cfc:	e7fd      	b.n	8003cfa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d01f      	beq.n	8003d44 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d04:	2300      	movs	r3, #0
 8003d06:	61fb      	str	r3, [r7, #28]
 8003d08:	e012      	b.n	8003d30 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	4413      	add	r3, r2
 8003d10:	7819      	ldrb	r1, [r3, #0]
 8003d12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	4413      	add	r3, r2
 8003d18:	3334      	adds	r3, #52	@ 0x34
 8003d1a:	460a      	mov	r2, r1
 8003d1c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	4413      	add	r3, r2
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d006      	beq.n	8003d38 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	61fb      	str	r3, [r7, #28]
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b0f      	cmp	r3, #15
 8003d34:	d9e9      	bls.n	8003d0a <prvInitialiseNewTask+0x66>
 8003d36:	e000      	b.n	8003d3a <prvInitialiseNewTask+0x96>
			{
				break;
 8003d38:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d42:	e003      	b.n	8003d4c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d4e:	2b37      	cmp	r3, #55	@ 0x37
 8003d50:	d901      	bls.n	8003d56 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d52:	2337      	movs	r3, #55	@ 0x37
 8003d54:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d60:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d64:	2200      	movs	r2, #0
 8003d66:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe ff71 	bl	8002c54 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d74:	3318      	adds	r3, #24
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fe ff6c 	bl	8002c54 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d80:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d84:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d90:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d94:	2200      	movs	r2, #0
 8003d96:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da4:	3354      	adds	r3, #84	@ 0x54
 8003da6:	224c      	movs	r2, #76	@ 0x4c
 8003da8:	2100      	movs	r1, #0
 8003daa:	4618      	mov	r0, r3
 8003dac:	f002 fc29 	bl	8006602 <memset>
 8003db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db2:	4a0d      	ldr	r2, [pc, #52]	@ (8003de8 <prvInitialiseNewTask+0x144>)
 8003db4:	659a      	str	r2, [r3, #88]	@ 0x58
 8003db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db8:	4a0c      	ldr	r2, [pc, #48]	@ (8003dec <prvInitialiseNewTask+0x148>)
 8003dba:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dbe:	4a0c      	ldr	r2, [pc, #48]	@ (8003df0 <prvInitialiseNewTask+0x14c>)
 8003dc0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	68f9      	ldr	r1, [r7, #12]
 8003dc6:	69b8      	ldr	r0, [r7, #24]
 8003dc8:	f001 fa5a 	bl	8005280 <pxPortInitialiseStack>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d002      	beq.n	8003dde <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ddc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dde:	bf00      	nop
 8003de0:	3720      	adds	r7, #32
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	20004c90 	.word	0x20004c90
 8003dec:	20004cf8 	.word	0x20004cf8
 8003df0:	20004d60 	.word	0x20004d60

08003df4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003dfc:	f001 fb74 	bl	80054e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e00:	4b2d      	ldr	r3, [pc, #180]	@ (8003eb8 <prvAddNewTaskToReadyList+0xc4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	3301      	adds	r3, #1
 8003e06:	4a2c      	ldr	r2, [pc, #176]	@ (8003eb8 <prvAddNewTaskToReadyList+0xc4>)
 8003e08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8003ebc <prvAddNewTaskToReadyList+0xc8>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e12:	4a2a      	ldr	r2, [pc, #168]	@ (8003ebc <prvAddNewTaskToReadyList+0xc8>)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e18:	4b27      	ldr	r3, [pc, #156]	@ (8003eb8 <prvAddNewTaskToReadyList+0xc4>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d110      	bne.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003e20:	f000 fc2e 	bl	8004680 <prvInitialiseTaskLists>
 8003e24:	e00d      	b.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e26:	4b26      	ldr	r3, [pc, #152]	@ (8003ec0 <prvAddNewTaskToReadyList+0xcc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d109      	bne.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e2e:	4b23      	ldr	r3, [pc, #140]	@ (8003ebc <prvAddNewTaskToReadyList+0xc8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d802      	bhi.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8003ebc <prvAddNewTaskToReadyList+0xc8>)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e42:	4b20      	ldr	r3, [pc, #128]	@ (8003ec4 <prvAddNewTaskToReadyList+0xd0>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	3301      	adds	r3, #1
 8003e48:	4a1e      	ldr	r2, [pc, #120]	@ (8003ec4 <prvAddNewTaskToReadyList+0xd0>)
 8003e4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ec4 <prvAddNewTaskToReadyList+0xd0>)
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e58:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec8 <prvAddNewTaskToReadyList+0xd4>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d903      	bls.n	8003e68 <prvAddNewTaskToReadyList+0x74>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e64:	4a18      	ldr	r2, [pc, #96]	@ (8003ec8 <prvAddNewTaskToReadyList+0xd4>)
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4413      	add	r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4a15      	ldr	r2, [pc, #84]	@ (8003ecc <prvAddNewTaskToReadyList+0xd8>)
 8003e76:	441a      	add	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	4610      	mov	r0, r2
 8003e80:	f7fe fef5 	bl	8002c6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e84:	f001 fb62 	bl	800554c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e88:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <prvAddNewTaskToReadyList+0xcc>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00e      	beq.n	8003eae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003e90:	4b0a      	ldr	r3, [pc, #40]	@ (8003ebc <prvAddNewTaskToReadyList+0xc8>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d207      	bcs.n	8003eae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed0 <prvAddNewTaskToReadyList+0xdc>)
 8003ea0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	f3bf 8f4f 	dsb	sy
 8003eaa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003eae:	bf00      	nop
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000f10 	.word	0x20000f10
 8003ebc:	20000a3c 	.word	0x20000a3c
 8003ec0:	20000f1c 	.word	0x20000f1c
 8003ec4:	20000f2c 	.word	0x20000f2c
 8003ec8:	20000f18 	.word	0x20000f18
 8003ecc:	20000a40 	.word	0x20000a40
 8003ed0:	e000ed04 	.word	0xe000ed04

08003ed4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d018      	beq.n	8003f18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003ee6:	4b14      	ldr	r3, [pc, #80]	@ (8003f38 <vTaskDelay+0x64>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00b      	beq.n	8003f06 <vTaskDelay+0x32>
	__asm volatile
 8003eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef2:	f383 8811 	msr	BASEPRI, r3
 8003ef6:	f3bf 8f6f 	isb	sy
 8003efa:	f3bf 8f4f 	dsb	sy
 8003efe:	60bb      	str	r3, [r7, #8]
}
 8003f00:	bf00      	nop
 8003f02:	bf00      	nop
 8003f04:	e7fd      	b.n	8003f02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003f06:	f000 f88b 	bl	8004020 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 fe09 	bl	8004b24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003f12:	f000 f893 	bl	800403c <xTaskResumeAll>
 8003f16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d107      	bne.n	8003f2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003f1e:	4b07      	ldr	r3, [pc, #28]	@ (8003f3c <vTaskDelay+0x68>)
 8003f20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	f3bf 8f4f 	dsb	sy
 8003f2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003f2e:	bf00      	nop
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	20000f38 	.word	0x20000f38
 8003f3c:	e000ed04 	.word	0xe000ed04

08003f40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08a      	sub	sp, #40	@ 0x28
 8003f44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f46:	2300      	movs	r3, #0
 8003f48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f4e:	463a      	mov	r2, r7
 8003f50:	1d39      	adds	r1, r7, #4
 8003f52:	f107 0308 	add.w	r3, r7, #8
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7fe fe28 	bl	8002bac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f5c:	6839      	ldr	r1, [r7, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	9202      	str	r2, [sp, #8]
 8003f64:	9301      	str	r3, [sp, #4]
 8003f66:	2300      	movs	r3, #0
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	460a      	mov	r2, r1
 8003f6e:	4924      	ldr	r1, [pc, #144]	@ (8004000 <vTaskStartScheduler+0xc0>)
 8003f70:	4824      	ldr	r0, [pc, #144]	@ (8004004 <vTaskStartScheduler+0xc4>)
 8003f72:	f7ff fdf1 	bl	8003b58 <xTaskCreateStatic>
 8003f76:	4603      	mov	r3, r0
 8003f78:	4a23      	ldr	r2, [pc, #140]	@ (8004008 <vTaskStartScheduler+0xc8>)
 8003f7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003f7c:	4b22      	ldr	r3, [pc, #136]	@ (8004008 <vTaskStartScheduler+0xc8>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d002      	beq.n	8003f8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003f84:	2301      	movs	r3, #1
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	e001      	b.n	8003f8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d102      	bne.n	8003f9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003f94:	f000 fe1a 	bl	8004bcc <xTimerCreateTimerTask>
 8003f98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d11b      	bne.n	8003fd8 <vTaskStartScheduler+0x98>
	__asm volatile
 8003fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa4:	f383 8811 	msr	BASEPRI, r3
 8003fa8:	f3bf 8f6f 	isb	sy
 8003fac:	f3bf 8f4f 	dsb	sy
 8003fb0:	613b      	str	r3, [r7, #16]
}
 8003fb2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003fb4:	4b15      	ldr	r3, [pc, #84]	@ (800400c <vTaskStartScheduler+0xcc>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	3354      	adds	r3, #84	@ 0x54
 8003fba:	4a15      	ldr	r2, [pc, #84]	@ (8004010 <vTaskStartScheduler+0xd0>)
 8003fbc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fbe:	4b15      	ldr	r3, [pc, #84]	@ (8004014 <vTaskStartScheduler+0xd4>)
 8003fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fc6:	4b14      	ldr	r3, [pc, #80]	@ (8004018 <vTaskStartScheduler+0xd8>)
 8003fc8:	2201      	movs	r2, #1
 8003fca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003fcc:	4b13      	ldr	r3, [pc, #76]	@ (800401c <vTaskStartScheduler+0xdc>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003fd2:	f001 f9e5 	bl	80053a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003fd6:	e00f      	b.n	8003ff8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fde:	d10b      	bne.n	8003ff8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8003fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fe4:	f383 8811 	msr	BASEPRI, r3
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	60fb      	str	r3, [r7, #12]
}
 8003ff2:	bf00      	nop
 8003ff4:	bf00      	nop
 8003ff6:	e7fd      	b.n	8003ff4 <vTaskStartScheduler+0xb4>
}
 8003ff8:	bf00      	nop
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	08008930 	.word	0x08008930
 8004004:	08004651 	.word	0x08004651
 8004008:	20000f34 	.word	0x20000f34
 800400c:	20000a3c 	.word	0x20000a3c
 8004010:	2000002c 	.word	0x2000002c
 8004014:	20000f30 	.word	0x20000f30
 8004018:	20000f1c 	.word	0x20000f1c
 800401c:	20000f14 	.word	0x20000f14

08004020 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004024:	4b04      	ldr	r3, [pc, #16]	@ (8004038 <vTaskSuspendAll+0x18>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	3301      	adds	r3, #1
 800402a:	4a03      	ldr	r2, [pc, #12]	@ (8004038 <vTaskSuspendAll+0x18>)
 800402c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800402e:	bf00      	nop
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	20000f38 	.word	0x20000f38

0800403c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004042:	2300      	movs	r3, #0
 8004044:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004046:	2300      	movs	r3, #0
 8004048:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800404a:	4b42      	ldr	r3, [pc, #264]	@ (8004154 <xTaskResumeAll+0x118>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10b      	bne.n	800406a <xTaskResumeAll+0x2e>
	__asm volatile
 8004052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004056:	f383 8811 	msr	BASEPRI, r3
 800405a:	f3bf 8f6f 	isb	sy
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	603b      	str	r3, [r7, #0]
}
 8004064:	bf00      	nop
 8004066:	bf00      	nop
 8004068:	e7fd      	b.n	8004066 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800406a:	f001 fa3d 	bl	80054e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800406e:	4b39      	ldr	r3, [pc, #228]	@ (8004154 <xTaskResumeAll+0x118>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3b01      	subs	r3, #1
 8004074:	4a37      	ldr	r2, [pc, #220]	@ (8004154 <xTaskResumeAll+0x118>)
 8004076:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004078:	4b36      	ldr	r3, [pc, #216]	@ (8004154 <xTaskResumeAll+0x118>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d162      	bne.n	8004146 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004080:	4b35      	ldr	r3, [pc, #212]	@ (8004158 <xTaskResumeAll+0x11c>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d05e      	beq.n	8004146 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004088:	e02f      	b.n	80040ea <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800408a:	4b34      	ldr	r3, [pc, #208]	@ (800415c <xTaskResumeAll+0x120>)
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	3318      	adds	r3, #24
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe fe46 	bl	8002d28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	3304      	adds	r3, #4
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fe fe41 	bl	8002d28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004160 <xTaskResumeAll+0x124>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d903      	bls.n	80040ba <xTaskResumeAll+0x7e>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004160 <xTaskResumeAll+0x124>)
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040be:	4613      	mov	r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	4413      	add	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4a27      	ldr	r2, [pc, #156]	@ (8004164 <xTaskResumeAll+0x128>)
 80040c8:	441a      	add	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	3304      	adds	r3, #4
 80040ce:	4619      	mov	r1, r3
 80040d0:	4610      	mov	r0, r2
 80040d2:	f7fe fdcc 	bl	8002c6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040da:	4b23      	ldr	r3, [pc, #140]	@ (8004168 <xTaskResumeAll+0x12c>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d302      	bcc.n	80040ea <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80040e4:	4b21      	ldr	r3, [pc, #132]	@ (800416c <xTaskResumeAll+0x130>)
 80040e6:	2201      	movs	r2, #1
 80040e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040ea:	4b1c      	ldr	r3, [pc, #112]	@ (800415c <xTaskResumeAll+0x120>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1cb      	bne.n	800408a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80040f8:	f000 fb66 	bl	80047c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80040fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004170 <xTaskResumeAll+0x134>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d010      	beq.n	800412a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004108:	f000 f846 	bl	8004198 <xTaskIncrementTick>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004112:	4b16      	ldr	r3, [pc, #88]	@ (800416c <xTaskResumeAll+0x130>)
 8004114:	2201      	movs	r2, #1
 8004116:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3b01      	subs	r3, #1
 800411c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1f1      	bne.n	8004108 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004124:	4b12      	ldr	r3, [pc, #72]	@ (8004170 <xTaskResumeAll+0x134>)
 8004126:	2200      	movs	r2, #0
 8004128:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800412a:	4b10      	ldr	r3, [pc, #64]	@ (800416c <xTaskResumeAll+0x130>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d009      	beq.n	8004146 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004132:	2301      	movs	r3, #1
 8004134:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004136:	4b0f      	ldr	r3, [pc, #60]	@ (8004174 <xTaskResumeAll+0x138>)
 8004138:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	f3bf 8f4f 	dsb	sy
 8004142:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004146:	f001 fa01 	bl	800554c <vPortExitCritical>

	return xAlreadyYielded;
 800414a:	68bb      	ldr	r3, [r7, #8]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	20000f38 	.word	0x20000f38
 8004158:	20000f10 	.word	0x20000f10
 800415c:	20000ed0 	.word	0x20000ed0
 8004160:	20000f18 	.word	0x20000f18
 8004164:	20000a40 	.word	0x20000a40
 8004168:	20000a3c 	.word	0x20000a3c
 800416c:	20000f24 	.word	0x20000f24
 8004170:	20000f20 	.word	0x20000f20
 8004174:	e000ed04 	.word	0xe000ed04

08004178 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800417e:	4b05      	ldr	r3, [pc, #20]	@ (8004194 <xTaskGetTickCount+0x1c>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004184:	687b      	ldr	r3, [r7, #4]
}
 8004186:	4618      	mov	r0, r3
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	20000f14 	.word	0x20000f14

08004198 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800419e:	2300      	movs	r3, #0
 80041a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041a2:	4b4f      	ldr	r3, [pc, #316]	@ (80042e0 <xTaskIncrementTick+0x148>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f040 8090 	bne.w	80042cc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041ac:	4b4d      	ldr	r3, [pc, #308]	@ (80042e4 <xTaskIncrementTick+0x14c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	3301      	adds	r3, #1
 80041b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041b4:	4a4b      	ldr	r2, [pc, #300]	@ (80042e4 <xTaskIncrementTick+0x14c>)
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d121      	bne.n	8004204 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80041c0:	4b49      	ldr	r3, [pc, #292]	@ (80042e8 <xTaskIncrementTick+0x150>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00b      	beq.n	80041e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80041ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ce:	f383 8811 	msr	BASEPRI, r3
 80041d2:	f3bf 8f6f 	isb	sy
 80041d6:	f3bf 8f4f 	dsb	sy
 80041da:	603b      	str	r3, [r7, #0]
}
 80041dc:	bf00      	nop
 80041de:	bf00      	nop
 80041e0:	e7fd      	b.n	80041de <xTaskIncrementTick+0x46>
 80041e2:	4b41      	ldr	r3, [pc, #260]	@ (80042e8 <xTaskIncrementTick+0x150>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	60fb      	str	r3, [r7, #12]
 80041e8:	4b40      	ldr	r3, [pc, #256]	@ (80042ec <xTaskIncrementTick+0x154>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a3e      	ldr	r2, [pc, #248]	@ (80042e8 <xTaskIncrementTick+0x150>)
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4a3e      	ldr	r2, [pc, #248]	@ (80042ec <xTaskIncrementTick+0x154>)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	4b3e      	ldr	r3, [pc, #248]	@ (80042f0 <xTaskIncrementTick+0x158>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	3301      	adds	r3, #1
 80041fc:	4a3c      	ldr	r2, [pc, #240]	@ (80042f0 <xTaskIncrementTick+0x158>)
 80041fe:	6013      	str	r3, [r2, #0]
 8004200:	f000 fae2 	bl	80047c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004204:	4b3b      	ldr	r3, [pc, #236]	@ (80042f4 <xTaskIncrementTick+0x15c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	429a      	cmp	r2, r3
 800420c:	d349      	bcc.n	80042a2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800420e:	4b36      	ldr	r3, [pc, #216]	@ (80042e8 <xTaskIncrementTick+0x150>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d104      	bne.n	8004222 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004218:	4b36      	ldr	r3, [pc, #216]	@ (80042f4 <xTaskIncrementTick+0x15c>)
 800421a:	f04f 32ff 	mov.w	r2, #4294967295
 800421e:	601a      	str	r2, [r3, #0]
					break;
 8004220:	e03f      	b.n	80042a2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004222:	4b31      	ldr	r3, [pc, #196]	@ (80042e8 <xTaskIncrementTick+0x150>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	429a      	cmp	r2, r3
 8004238:	d203      	bcs.n	8004242 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800423a:	4a2e      	ldr	r2, [pc, #184]	@ (80042f4 <xTaskIncrementTick+0x15c>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004240:	e02f      	b.n	80042a2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	3304      	adds	r3, #4
 8004246:	4618      	mov	r0, r3
 8004248:	f7fe fd6e 	bl	8002d28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004250:	2b00      	cmp	r3, #0
 8004252:	d004      	beq.n	800425e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	3318      	adds	r3, #24
 8004258:	4618      	mov	r0, r3
 800425a:	f7fe fd65 	bl	8002d28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004262:	4b25      	ldr	r3, [pc, #148]	@ (80042f8 <xTaskIncrementTick+0x160>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	429a      	cmp	r2, r3
 8004268:	d903      	bls.n	8004272 <xTaskIncrementTick+0xda>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426e:	4a22      	ldr	r2, [pc, #136]	@ (80042f8 <xTaskIncrementTick+0x160>)
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004276:	4613      	mov	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	4a1f      	ldr	r2, [pc, #124]	@ (80042fc <xTaskIncrementTick+0x164>)
 8004280:	441a      	add	r2, r3
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	3304      	adds	r3, #4
 8004286:	4619      	mov	r1, r3
 8004288:	4610      	mov	r0, r2
 800428a:	f7fe fcf0 	bl	8002c6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004292:	4b1b      	ldr	r3, [pc, #108]	@ (8004300 <xTaskIncrementTick+0x168>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004298:	429a      	cmp	r2, r3
 800429a:	d3b8      	bcc.n	800420e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800429c:	2301      	movs	r3, #1
 800429e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042a0:	e7b5      	b.n	800420e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80042a2:	4b17      	ldr	r3, [pc, #92]	@ (8004300 <xTaskIncrementTick+0x168>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042a8:	4914      	ldr	r1, [pc, #80]	@ (80042fc <xTaskIncrementTick+0x164>)
 80042aa:	4613      	mov	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d901      	bls.n	80042be <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80042ba:	2301      	movs	r3, #1
 80042bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80042be:	4b11      	ldr	r3, [pc, #68]	@ (8004304 <xTaskIncrementTick+0x16c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d007      	beq.n	80042d6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80042c6:	2301      	movs	r3, #1
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	e004      	b.n	80042d6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80042cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004308 <xTaskIncrementTick+0x170>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3301      	adds	r3, #1
 80042d2:	4a0d      	ldr	r2, [pc, #52]	@ (8004308 <xTaskIncrementTick+0x170>)
 80042d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80042d6:	697b      	ldr	r3, [r7, #20]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	20000f38 	.word	0x20000f38
 80042e4:	20000f14 	.word	0x20000f14
 80042e8:	20000ec8 	.word	0x20000ec8
 80042ec:	20000ecc 	.word	0x20000ecc
 80042f0:	20000f28 	.word	0x20000f28
 80042f4:	20000f30 	.word	0x20000f30
 80042f8:	20000f18 	.word	0x20000f18
 80042fc:	20000a40 	.word	0x20000a40
 8004300:	20000a3c 	.word	0x20000a3c
 8004304:	20000f24 	.word	0x20000f24
 8004308:	20000f20 	.word	0x20000f20

0800430c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004312:	4b2b      	ldr	r3, [pc, #172]	@ (80043c0 <vTaskSwitchContext+0xb4>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800431a:	4b2a      	ldr	r3, [pc, #168]	@ (80043c4 <vTaskSwitchContext+0xb8>)
 800431c:	2201      	movs	r2, #1
 800431e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004320:	e047      	b.n	80043b2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004322:	4b28      	ldr	r3, [pc, #160]	@ (80043c4 <vTaskSwitchContext+0xb8>)
 8004324:	2200      	movs	r2, #0
 8004326:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004328:	4b27      	ldr	r3, [pc, #156]	@ (80043c8 <vTaskSwitchContext+0xbc>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	e011      	b.n	8004354 <vTaskSwitchContext+0x48>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10b      	bne.n	800434e <vTaskSwitchContext+0x42>
	__asm volatile
 8004336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433a:	f383 8811 	msr	BASEPRI, r3
 800433e:	f3bf 8f6f 	isb	sy
 8004342:	f3bf 8f4f 	dsb	sy
 8004346:	607b      	str	r3, [r7, #4]
}
 8004348:	bf00      	nop
 800434a:	bf00      	nop
 800434c:	e7fd      	b.n	800434a <vTaskSwitchContext+0x3e>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3b01      	subs	r3, #1
 8004352:	60fb      	str	r3, [r7, #12]
 8004354:	491d      	ldr	r1, [pc, #116]	@ (80043cc <vTaskSwitchContext+0xc0>)
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	4613      	mov	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0e3      	beq.n	8004330 <vTaskSwitchContext+0x24>
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	4613      	mov	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	4413      	add	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4a16      	ldr	r2, [pc, #88]	@ (80043cc <vTaskSwitchContext+0xc0>)
 8004374:	4413      	add	r3, r2
 8004376:	60bb      	str	r3, [r7, #8]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	605a      	str	r2, [r3, #4]
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	3308      	adds	r3, #8
 800438a:	429a      	cmp	r2, r3
 800438c:	d104      	bne.n	8004398 <vTaskSwitchContext+0x8c>
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	605a      	str	r2, [r3, #4]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	4a0c      	ldr	r2, [pc, #48]	@ (80043d0 <vTaskSwitchContext+0xc4>)
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	4a09      	ldr	r2, [pc, #36]	@ (80043c8 <vTaskSwitchContext+0xbc>)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80043a8:	4b09      	ldr	r3, [pc, #36]	@ (80043d0 <vTaskSwitchContext+0xc4>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	3354      	adds	r3, #84	@ 0x54
 80043ae:	4a09      	ldr	r2, [pc, #36]	@ (80043d4 <vTaskSwitchContext+0xc8>)
 80043b0:	6013      	str	r3, [r2, #0]
}
 80043b2:	bf00      	nop
 80043b4:	3714      	adds	r7, #20
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	20000f38 	.word	0x20000f38
 80043c4:	20000f24 	.word	0x20000f24
 80043c8:	20000f18 	.word	0x20000f18
 80043cc:	20000a40 	.word	0x20000a40
 80043d0:	20000a3c 	.word	0x20000a3c
 80043d4:	2000002c 	.word	0x2000002c

080043d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10b      	bne.n	8004400 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80043e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ec:	f383 8811 	msr	BASEPRI, r3
 80043f0:	f3bf 8f6f 	isb	sy
 80043f4:	f3bf 8f4f 	dsb	sy
 80043f8:	60fb      	str	r3, [r7, #12]
}
 80043fa:	bf00      	nop
 80043fc:	bf00      	nop
 80043fe:	e7fd      	b.n	80043fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004400:	4b07      	ldr	r3, [pc, #28]	@ (8004420 <vTaskPlaceOnEventList+0x48>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	3318      	adds	r3, #24
 8004406:	4619      	mov	r1, r3
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7fe fc54 	bl	8002cb6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800440e:	2101      	movs	r1, #1
 8004410:	6838      	ldr	r0, [r7, #0]
 8004412:	f000 fb87 	bl	8004b24 <prvAddCurrentTaskToDelayedList>
}
 8004416:	bf00      	nop
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	20000a3c 	.word	0x20000a3c

08004424 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10b      	bne.n	800444e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800443a:	f383 8811 	msr	BASEPRI, r3
 800443e:	f3bf 8f6f 	isb	sy
 8004442:	f3bf 8f4f 	dsb	sy
 8004446:	617b      	str	r3, [r7, #20]
}
 8004448:	bf00      	nop
 800444a:	bf00      	nop
 800444c:	e7fd      	b.n	800444a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800444e:	4b0a      	ldr	r3, [pc, #40]	@ (8004478 <vTaskPlaceOnEventListRestricted+0x54>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	3318      	adds	r3, #24
 8004454:	4619      	mov	r1, r3
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f7fe fc09 	bl	8002c6e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d002      	beq.n	8004468 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004462:	f04f 33ff 	mov.w	r3, #4294967295
 8004466:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004468:	6879      	ldr	r1, [r7, #4]
 800446a:	68b8      	ldr	r0, [r7, #8]
 800446c:	f000 fb5a 	bl	8004b24 <prvAddCurrentTaskToDelayedList>
	}
 8004470:	bf00      	nop
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	20000a3c 	.word	0x20000a3c

0800447c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d10b      	bne.n	80044aa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004496:	f383 8811 	msr	BASEPRI, r3
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	f3bf 8f4f 	dsb	sy
 80044a2:	60fb      	str	r3, [r7, #12]
}
 80044a4:	bf00      	nop
 80044a6:	bf00      	nop
 80044a8:	e7fd      	b.n	80044a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	3318      	adds	r3, #24
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fe fc3a 	bl	8002d28 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044b4:	4b1d      	ldr	r3, [pc, #116]	@ (800452c <xTaskRemoveFromEventList+0xb0>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d11d      	bne.n	80044f8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	3304      	adds	r3, #4
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7fe fc31 	bl	8002d28 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044ca:	4b19      	ldr	r3, [pc, #100]	@ (8004530 <xTaskRemoveFromEventList+0xb4>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d903      	bls.n	80044da <xTaskRemoveFromEventList+0x5e>
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d6:	4a16      	ldr	r2, [pc, #88]	@ (8004530 <xTaskRemoveFromEventList+0xb4>)
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044de:	4613      	mov	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	4413      	add	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	4a13      	ldr	r2, [pc, #76]	@ (8004534 <xTaskRemoveFromEventList+0xb8>)
 80044e8:	441a      	add	r2, r3
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	3304      	adds	r3, #4
 80044ee:	4619      	mov	r1, r3
 80044f0:	4610      	mov	r0, r2
 80044f2:	f7fe fbbc 	bl	8002c6e <vListInsertEnd>
 80044f6:	e005      	b.n	8004504 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	3318      	adds	r3, #24
 80044fc:	4619      	mov	r1, r3
 80044fe:	480e      	ldr	r0, [pc, #56]	@ (8004538 <xTaskRemoveFromEventList+0xbc>)
 8004500:	f7fe fbb5 	bl	8002c6e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004508:	4b0c      	ldr	r3, [pc, #48]	@ (800453c <xTaskRemoveFromEventList+0xc0>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450e:	429a      	cmp	r2, r3
 8004510:	d905      	bls.n	800451e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004512:	2301      	movs	r3, #1
 8004514:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004516:	4b0a      	ldr	r3, [pc, #40]	@ (8004540 <xTaskRemoveFromEventList+0xc4>)
 8004518:	2201      	movs	r2, #1
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	e001      	b.n	8004522 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800451e:	2300      	movs	r3, #0
 8004520:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004522:	697b      	ldr	r3, [r7, #20]
}
 8004524:	4618      	mov	r0, r3
 8004526:	3718      	adds	r7, #24
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	20000f38 	.word	0x20000f38
 8004530:	20000f18 	.word	0x20000f18
 8004534:	20000a40 	.word	0x20000a40
 8004538:	20000ed0 	.word	0x20000ed0
 800453c:	20000a3c 	.word	0x20000a3c
 8004540:	20000f24 	.word	0x20000f24

08004544 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800454c:	4b06      	ldr	r3, [pc, #24]	@ (8004568 <vTaskInternalSetTimeOutState+0x24>)
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004554:	4b05      	ldr	r3, [pc, #20]	@ (800456c <vTaskInternalSetTimeOutState+0x28>)
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	605a      	str	r2, [r3, #4]
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	20000f28 	.word	0x20000f28
 800456c:	20000f14 	.word	0x20000f14

08004570 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10b      	bne.n	8004598 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	613b      	str	r3, [r7, #16]
}
 8004592:	bf00      	nop
 8004594:	bf00      	nop
 8004596:	e7fd      	b.n	8004594 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10b      	bne.n	80045b6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800459e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	60fb      	str	r3, [r7, #12]
}
 80045b0:	bf00      	nop
 80045b2:	bf00      	nop
 80045b4:	e7fd      	b.n	80045b2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80045b6:	f000 ff97 	bl	80054e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80045ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004630 <xTaskCheckForTimeOut+0xc0>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d2:	d102      	bne.n	80045da <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61fb      	str	r3, [r7, #28]
 80045d8:	e023      	b.n	8004622 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	4b15      	ldr	r3, [pc, #84]	@ (8004634 <xTaskCheckForTimeOut+0xc4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d007      	beq.n	80045f6 <xTaskCheckForTimeOut+0x86>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d302      	bcc.n	80045f6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80045f0:	2301      	movs	r3, #1
 80045f2:	61fb      	str	r3, [r7, #28]
 80045f4:	e015      	b.n	8004622 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d20b      	bcs.n	8004618 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	1ad2      	subs	r2, r2, r3
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f7ff ff99 	bl	8004544 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004612:	2300      	movs	r3, #0
 8004614:	61fb      	str	r3, [r7, #28]
 8004616:	e004      	b.n	8004622 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800461e:	2301      	movs	r3, #1
 8004620:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004622:	f000 ff93 	bl	800554c <vPortExitCritical>

	return xReturn;
 8004626:	69fb      	ldr	r3, [r7, #28]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3720      	adds	r7, #32
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	20000f14 	.word	0x20000f14
 8004634:	20000f28 	.word	0x20000f28

08004638 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004638:	b480      	push	{r7}
 800463a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800463c:	4b03      	ldr	r3, [pc, #12]	@ (800464c <vTaskMissedYield+0x14>)
 800463e:	2201      	movs	r2, #1
 8004640:	601a      	str	r2, [r3, #0]
}
 8004642:	bf00      	nop
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	20000f24 	.word	0x20000f24

08004650 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004658:	f000 f852 	bl	8004700 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800465c:	4b06      	ldr	r3, [pc, #24]	@ (8004678 <prvIdleTask+0x28>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d9f9      	bls.n	8004658 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004664:	4b05      	ldr	r3, [pc, #20]	@ (800467c <prvIdleTask+0x2c>)
 8004666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004674:	e7f0      	b.n	8004658 <prvIdleTask+0x8>
 8004676:	bf00      	nop
 8004678:	20000a40 	.word	0x20000a40
 800467c:	e000ed04 	.word	0xe000ed04

08004680 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004686:	2300      	movs	r3, #0
 8004688:	607b      	str	r3, [r7, #4]
 800468a:	e00c      	b.n	80046a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	4613      	mov	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	4a12      	ldr	r2, [pc, #72]	@ (80046e0 <prvInitialiseTaskLists+0x60>)
 8004698:	4413      	add	r3, r2
 800469a:	4618      	mov	r0, r3
 800469c:	f7fe faba 	bl	8002c14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	3301      	adds	r3, #1
 80046a4:	607b      	str	r3, [r7, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b37      	cmp	r3, #55	@ 0x37
 80046aa:	d9ef      	bls.n	800468c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046ac:	480d      	ldr	r0, [pc, #52]	@ (80046e4 <prvInitialiseTaskLists+0x64>)
 80046ae:	f7fe fab1 	bl	8002c14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046b2:	480d      	ldr	r0, [pc, #52]	@ (80046e8 <prvInitialiseTaskLists+0x68>)
 80046b4:	f7fe faae 	bl	8002c14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046b8:	480c      	ldr	r0, [pc, #48]	@ (80046ec <prvInitialiseTaskLists+0x6c>)
 80046ba:	f7fe faab 	bl	8002c14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046be:	480c      	ldr	r0, [pc, #48]	@ (80046f0 <prvInitialiseTaskLists+0x70>)
 80046c0:	f7fe faa8 	bl	8002c14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80046c4:	480b      	ldr	r0, [pc, #44]	@ (80046f4 <prvInitialiseTaskLists+0x74>)
 80046c6:	f7fe faa5 	bl	8002c14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80046ca:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <prvInitialiseTaskLists+0x78>)
 80046cc:	4a05      	ldr	r2, [pc, #20]	@ (80046e4 <prvInitialiseTaskLists+0x64>)
 80046ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046d0:	4b0a      	ldr	r3, [pc, #40]	@ (80046fc <prvInitialiseTaskLists+0x7c>)
 80046d2:	4a05      	ldr	r2, [pc, #20]	@ (80046e8 <prvInitialiseTaskLists+0x68>)
 80046d4:	601a      	str	r2, [r3, #0]
}
 80046d6:	bf00      	nop
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000a40 	.word	0x20000a40
 80046e4:	20000ea0 	.word	0x20000ea0
 80046e8:	20000eb4 	.word	0x20000eb4
 80046ec:	20000ed0 	.word	0x20000ed0
 80046f0:	20000ee4 	.word	0x20000ee4
 80046f4:	20000efc 	.word	0x20000efc
 80046f8:	20000ec8 	.word	0x20000ec8
 80046fc:	20000ecc 	.word	0x20000ecc

08004700 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004706:	e019      	b.n	800473c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004708:	f000 feee 	bl	80054e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800470c:	4b10      	ldr	r3, [pc, #64]	@ (8004750 <prvCheckTasksWaitingTermination+0x50>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3304      	adds	r3, #4
 8004718:	4618      	mov	r0, r3
 800471a:	f7fe fb05 	bl	8002d28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800471e:	4b0d      	ldr	r3, [pc, #52]	@ (8004754 <prvCheckTasksWaitingTermination+0x54>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	3b01      	subs	r3, #1
 8004724:	4a0b      	ldr	r2, [pc, #44]	@ (8004754 <prvCheckTasksWaitingTermination+0x54>)
 8004726:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004728:	4b0b      	ldr	r3, [pc, #44]	@ (8004758 <prvCheckTasksWaitingTermination+0x58>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3b01      	subs	r3, #1
 800472e:	4a0a      	ldr	r2, [pc, #40]	@ (8004758 <prvCheckTasksWaitingTermination+0x58>)
 8004730:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004732:	f000 ff0b 	bl	800554c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f810 	bl	800475c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800473c:	4b06      	ldr	r3, [pc, #24]	@ (8004758 <prvCheckTasksWaitingTermination+0x58>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1e1      	bne.n	8004708 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004744:	bf00      	nop
 8004746:	bf00      	nop
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	20000ee4 	.word	0x20000ee4
 8004754:	20000f10 	.word	0x20000f10
 8004758:	20000ef8 	.word	0x20000ef8

0800475c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	3354      	adds	r3, #84	@ 0x54
 8004768:	4618      	mov	r0, r3
 800476a:	f001 ff67 	bl	800663c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004774:	2b00      	cmp	r3, #0
 8004776:	d108      	bne.n	800478a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477c:	4618      	mov	r0, r3
 800477e:	f001 f8a3 	bl	80058c8 <vPortFree>
				vPortFree( pxTCB );
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f001 f8a0 	bl	80058c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004788:	e019      	b.n	80047be <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004790:	2b01      	cmp	r3, #1
 8004792:	d103      	bne.n	800479c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f001 f897 	bl	80058c8 <vPortFree>
	}
 800479a:	e010      	b.n	80047be <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d00b      	beq.n	80047be <prvDeleteTCB+0x62>
	__asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	60fb      	str	r3, [r7, #12]
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	e7fd      	b.n	80047ba <prvDeleteTCB+0x5e>
	}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
	...

080047c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004800 <prvResetNextTaskUnblockTime+0x38>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d104      	bne.n	80047e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004804 <prvResetNextTaskUnblockTime+0x3c>)
 80047da:	f04f 32ff 	mov.w	r2, #4294967295
 80047de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047e0:	e008      	b.n	80047f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047e2:	4b07      	ldr	r3, [pc, #28]	@ (8004800 <prvResetNextTaskUnblockTime+0x38>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a04      	ldr	r2, [pc, #16]	@ (8004804 <prvResetNextTaskUnblockTime+0x3c>)
 80047f2:	6013      	str	r3, [r2, #0]
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr
 8004800:	20000ec8 	.word	0x20000ec8
 8004804:	20000f30 	.word	0x20000f30

08004808 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800480e:	4b0b      	ldr	r3, [pc, #44]	@ (800483c <xTaskGetSchedulerState+0x34>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d102      	bne.n	800481c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004816:	2301      	movs	r3, #1
 8004818:	607b      	str	r3, [r7, #4]
 800481a:	e008      	b.n	800482e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800481c:	4b08      	ldr	r3, [pc, #32]	@ (8004840 <xTaskGetSchedulerState+0x38>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d102      	bne.n	800482a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004824:	2302      	movs	r3, #2
 8004826:	607b      	str	r3, [r7, #4]
 8004828:	e001      	b.n	800482e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800482a:	2300      	movs	r3, #0
 800482c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800482e:	687b      	ldr	r3, [r7, #4]
	}
 8004830:	4618      	mov	r0, r3
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	20000f1c 	.word	0x20000f1c
 8004840:	20000f38 	.word	0x20000f38

08004844 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d051      	beq.n	80048fe <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800485e:	4b2a      	ldr	r3, [pc, #168]	@ (8004908 <xTaskPriorityInherit+0xc4>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004864:	429a      	cmp	r2, r3
 8004866:	d241      	bcs.n	80048ec <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	db06      	blt.n	800487e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004870:	4b25      	ldr	r3, [pc, #148]	@ (8004908 <xTaskPriorityInherit+0xc4>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004876:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	6959      	ldr	r1, [r3, #20]
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004886:	4613      	mov	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4a1f      	ldr	r2, [pc, #124]	@ (800490c <xTaskPriorityInherit+0xc8>)
 8004890:	4413      	add	r3, r2
 8004892:	4299      	cmp	r1, r3
 8004894:	d122      	bne.n	80048dc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	3304      	adds	r3, #4
 800489a:	4618      	mov	r0, r3
 800489c:	f7fe fa44 	bl	8002d28 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80048a0:	4b19      	ldr	r3, [pc, #100]	@ (8004908 <xTaskPriorityInherit+0xc4>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048ae:	4b18      	ldr	r3, [pc, #96]	@ (8004910 <xTaskPriorityInherit+0xcc>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d903      	bls.n	80048be <xTaskPriorityInherit+0x7a>
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ba:	4a15      	ldr	r2, [pc, #84]	@ (8004910 <xTaskPriorityInherit+0xcc>)
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048c2:	4613      	mov	r3, r2
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	4413      	add	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	4a10      	ldr	r2, [pc, #64]	@ (800490c <xTaskPriorityInherit+0xc8>)
 80048cc:	441a      	add	r2, r3
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	3304      	adds	r3, #4
 80048d2:	4619      	mov	r1, r3
 80048d4:	4610      	mov	r0, r2
 80048d6:	f7fe f9ca 	bl	8002c6e <vListInsertEnd>
 80048da:	e004      	b.n	80048e6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80048dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004908 <xTaskPriorityInherit+0xc4>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80048e6:	2301      	movs	r3, #1
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	e008      	b.n	80048fe <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048f0:	4b05      	ldr	r3, [pc, #20]	@ (8004908 <xTaskPriorityInherit+0xc4>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d201      	bcs.n	80048fe <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80048fa:	2301      	movs	r3, #1
 80048fc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048fe:	68fb      	ldr	r3, [r7, #12]
	}
 8004900:	4618      	mov	r0, r3
 8004902:	3710      	adds	r7, #16
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	20000a3c 	.word	0x20000a3c
 800490c:	20000a40 	.word	0x20000a40
 8004910:	20000f18 	.word	0x20000f18

08004914 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004920:	2300      	movs	r3, #0
 8004922:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d058      	beq.n	80049dc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800492a:	4b2f      	ldr	r3, [pc, #188]	@ (80049e8 <xTaskPriorityDisinherit+0xd4>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	429a      	cmp	r2, r3
 8004932:	d00b      	beq.n	800494c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	60fb      	str	r3, [r7, #12]
}
 8004946:	bf00      	nop
 8004948:	bf00      	nop
 800494a:	e7fd      	b.n	8004948 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004950:	2b00      	cmp	r3, #0
 8004952:	d10b      	bne.n	800496c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004958:	f383 8811 	msr	BASEPRI, r3
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	60bb      	str	r3, [r7, #8]
}
 8004966:	bf00      	nop
 8004968:	bf00      	nop
 800496a:	e7fd      	b.n	8004968 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004970:	1e5a      	subs	r2, r3, #1
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497e:	429a      	cmp	r2, r3
 8004980:	d02c      	beq.n	80049dc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004986:	2b00      	cmp	r3, #0
 8004988:	d128      	bne.n	80049dc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	3304      	adds	r3, #4
 800498e:	4618      	mov	r0, r3
 8004990:	f7fe f9ca 	bl	8002d28 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ac:	4b0f      	ldr	r3, [pc, #60]	@ (80049ec <xTaskPriorityDisinherit+0xd8>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d903      	bls.n	80049bc <xTaskPriorityDisinherit+0xa8>
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b8:	4a0c      	ldr	r2, [pc, #48]	@ (80049ec <xTaskPriorityDisinherit+0xd8>)
 80049ba:	6013      	str	r3, [r2, #0]
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049c0:	4613      	mov	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4413      	add	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4a09      	ldr	r2, [pc, #36]	@ (80049f0 <xTaskPriorityDisinherit+0xdc>)
 80049ca:	441a      	add	r2, r3
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	3304      	adds	r3, #4
 80049d0:	4619      	mov	r1, r3
 80049d2:	4610      	mov	r0, r2
 80049d4:	f7fe f94b 	bl	8002c6e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80049d8:	2301      	movs	r3, #1
 80049da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80049dc:	697b      	ldr	r3, [r7, #20]
	}
 80049de:	4618      	mov	r0, r3
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000a3c 	.word	0x20000a3c
 80049ec:	20000f18 	.word	0x20000f18
 80049f0:	20000a40 	.word	0x20000a40

080049f4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b088      	sub	sp, #32
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004a02:	2301      	movs	r3, #1
 8004a04:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d06c      	beq.n	8004ae6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10b      	bne.n	8004a2c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8004a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a18:	f383 8811 	msr	BASEPRI, r3
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	60fb      	str	r3, [r7, #12]
}
 8004a26:	bf00      	nop
 8004a28:	bf00      	nop
 8004a2a:	e7fd      	b.n	8004a28 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a30:	683a      	ldr	r2, [r7, #0]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d902      	bls.n	8004a3c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	61fb      	str	r3, [r7, #28]
 8004a3a:	e002      	b.n	8004a42 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a40:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a46:	69fa      	ldr	r2, [r7, #28]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d04c      	beq.n	8004ae6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d147      	bne.n	8004ae6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004a56:	4b26      	ldr	r3, [pc, #152]	@ (8004af0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d10b      	bne.n	8004a78 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a64:	f383 8811 	msr	BASEPRI, r3
 8004a68:	f3bf 8f6f 	isb	sy
 8004a6c:	f3bf 8f4f 	dsb	sy
 8004a70:	60bb      	str	r3, [r7, #8]
}
 8004a72:	bf00      	nop
 8004a74:	bf00      	nop
 8004a76:	e7fd      	b.n	8004a74 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	69fa      	ldr	r2, [r7, #28]
 8004a82:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	db04      	blt.n	8004a96 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	6959      	ldr	r1, [r3, #20]
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	4a13      	ldr	r2, [pc, #76]	@ (8004af4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004aa6:	4413      	add	r3, r2
 8004aa8:	4299      	cmp	r1, r3
 8004aaa:	d11c      	bne.n	8004ae6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	3304      	adds	r3, #4
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f7fe f939 	bl	8002d28 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aba:	4b0f      	ldr	r3, [pc, #60]	@ (8004af8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d903      	bls.n	8004aca <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac6:	4a0c      	ldr	r2, [pc, #48]	@ (8004af8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ace:	4613      	mov	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	4a07      	ldr	r2, [pc, #28]	@ (8004af4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004ad8:	441a      	add	r2, r3
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	3304      	adds	r3, #4
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	f7fe f8c4 	bl	8002c6e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004ae6:	bf00      	nop
 8004ae8:	3720      	adds	r7, #32
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	20000a3c 	.word	0x20000a3c
 8004af4:	20000a40 	.word	0x20000a40
 8004af8:	20000f18 	.word	0x20000f18

08004afc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004afc:	b480      	push	{r7}
 8004afe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004b00:	4b07      	ldr	r3, [pc, #28]	@ (8004b20 <pvTaskIncrementMutexHeldCount+0x24>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d004      	beq.n	8004b12 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004b08:	4b05      	ldr	r3, [pc, #20]	@ (8004b20 <pvTaskIncrementMutexHeldCount+0x24>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b0e:	3201      	adds	r2, #1
 8004b10:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8004b12:	4b03      	ldr	r3, [pc, #12]	@ (8004b20 <pvTaskIncrementMutexHeldCount+0x24>)
 8004b14:	681b      	ldr	r3, [r3, #0]
	}
 8004b16:	4618      	mov	r0, r3
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	20000a3c 	.word	0x20000a3c

08004b24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b2e:	4b21      	ldr	r3, [pc, #132]	@ (8004bb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b34:	4b20      	ldr	r3, [pc, #128]	@ (8004bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	3304      	adds	r3, #4
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f7fe f8f4 	bl	8002d28 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b46:	d10a      	bne.n	8004b5e <prvAddCurrentTaskToDelayedList+0x3a>
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d007      	beq.n	8004b5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b4e:	4b1a      	ldr	r3, [pc, #104]	@ (8004bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	3304      	adds	r3, #4
 8004b54:	4619      	mov	r1, r3
 8004b56:	4819      	ldr	r0, [pc, #100]	@ (8004bbc <prvAddCurrentTaskToDelayedList+0x98>)
 8004b58:	f7fe f889 	bl	8002c6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b5c:	e026      	b.n	8004bac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4413      	add	r3, r2
 8004b64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b66:	4b14      	ldr	r3, [pc, #80]	@ (8004bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68ba      	ldr	r2, [r7, #8]
 8004b6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d209      	bcs.n	8004b8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b76:	4b12      	ldr	r3, [pc, #72]	@ (8004bc0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8004bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3304      	adds	r3, #4
 8004b80:	4619      	mov	r1, r3
 8004b82:	4610      	mov	r0, r2
 8004b84:	f7fe f897 	bl	8002cb6 <vListInsert>
}
 8004b88:	e010      	b.n	8004bac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	3304      	adds	r3, #4
 8004b94:	4619      	mov	r1, r3
 8004b96:	4610      	mov	r0, r2
 8004b98:	f7fe f88d 	bl	8002cb6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d202      	bcs.n	8004bac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004ba6:	4a08      	ldr	r2, [pc, #32]	@ (8004bc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	6013      	str	r3, [r2, #0]
}
 8004bac:	bf00      	nop
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	20000f14 	.word	0x20000f14
 8004bb8:	20000a3c 	.word	0x20000a3c
 8004bbc:	20000efc 	.word	0x20000efc
 8004bc0:	20000ecc 	.word	0x20000ecc
 8004bc4:	20000ec8 	.word	0x20000ec8
 8004bc8:	20000f30 	.word	0x20000f30

08004bcc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08a      	sub	sp, #40	@ 0x28
 8004bd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004bd6:	f000 fb13 	bl	8005200 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004bda:	4b1d      	ldr	r3, [pc, #116]	@ (8004c50 <xTimerCreateTimerTask+0x84>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d021      	beq.n	8004c26 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004be2:	2300      	movs	r3, #0
 8004be4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004bea:	1d3a      	adds	r2, r7, #4
 8004bec:	f107 0108 	add.w	r1, r7, #8
 8004bf0:	f107 030c 	add.w	r3, r7, #12
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f7fd fff3 	bl	8002be0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	9202      	str	r2, [sp, #8]
 8004c02:	9301      	str	r3, [sp, #4]
 8004c04:	2302      	movs	r3, #2
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	2300      	movs	r3, #0
 8004c0a:	460a      	mov	r2, r1
 8004c0c:	4911      	ldr	r1, [pc, #68]	@ (8004c54 <xTimerCreateTimerTask+0x88>)
 8004c0e:	4812      	ldr	r0, [pc, #72]	@ (8004c58 <xTimerCreateTimerTask+0x8c>)
 8004c10:	f7fe ffa2 	bl	8003b58 <xTaskCreateStatic>
 8004c14:	4603      	mov	r3, r0
 8004c16:	4a11      	ldr	r2, [pc, #68]	@ (8004c5c <xTimerCreateTimerTask+0x90>)
 8004c18:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004c1a:	4b10      	ldr	r3, [pc, #64]	@ (8004c5c <xTimerCreateTimerTask+0x90>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004c22:	2301      	movs	r3, #1
 8004c24:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10b      	bne.n	8004c44 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c30:	f383 8811 	msr	BASEPRI, r3
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	f3bf 8f4f 	dsb	sy
 8004c3c:	613b      	str	r3, [r7, #16]
}
 8004c3e:	bf00      	nop
 8004c40:	bf00      	nop
 8004c42:	e7fd      	b.n	8004c40 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004c44:	697b      	ldr	r3, [r7, #20]
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20000f6c 	.word	0x20000f6c
 8004c54:	08008938 	.word	0x08008938
 8004c58:	08004d99 	.word	0x08004d99
 8004c5c:	20000f70 	.word	0x20000f70

08004c60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b08a      	sub	sp, #40	@ 0x28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
 8004c6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10b      	bne.n	8004c90 <xTimerGenericCommand+0x30>
	__asm volatile
 8004c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	623b      	str	r3, [r7, #32]
}
 8004c8a:	bf00      	nop
 8004c8c:	bf00      	nop
 8004c8e:	e7fd      	b.n	8004c8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004c90:	4b19      	ldr	r3, [pc, #100]	@ (8004cf8 <xTimerGenericCommand+0x98>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d02a      	beq.n	8004cee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	2b05      	cmp	r3, #5
 8004ca8:	dc18      	bgt.n	8004cdc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004caa:	f7ff fdad 	bl	8004808 <xTaskGetSchedulerState>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d109      	bne.n	8004cc8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004cb4:	4b10      	ldr	r3, [pc, #64]	@ (8004cf8 <xTimerGenericCommand+0x98>)
 8004cb6:	6818      	ldr	r0, [r3, #0]
 8004cb8:	f107 0110 	add.w	r1, r7, #16
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cc0:	f7fe f9a2 	bl	8003008 <xQueueGenericSend>
 8004cc4:	6278      	str	r0, [r7, #36]	@ 0x24
 8004cc6:	e012      	b.n	8004cee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf8 <xTimerGenericCommand+0x98>)
 8004cca:	6818      	ldr	r0, [r3, #0]
 8004ccc:	f107 0110 	add.w	r1, r7, #16
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f7fe f998 	bl	8003008 <xQueueGenericSend>
 8004cd8:	6278      	str	r0, [r7, #36]	@ 0x24
 8004cda:	e008      	b.n	8004cee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004cdc:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <xTimerGenericCommand+0x98>)
 8004cde:	6818      	ldr	r0, [r3, #0]
 8004ce0:	f107 0110 	add.w	r1, r7, #16
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	683a      	ldr	r2, [r7, #0]
 8004ce8:	f7fe fa90 	bl	800320c <xQueueGenericSendFromISR>
 8004cec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3728      	adds	r7, #40	@ 0x28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	20000f6c 	.word	0x20000f6c

08004cfc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b088      	sub	sp, #32
 8004d00:	af02      	add	r7, sp, #8
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d06:	4b23      	ldr	r3, [pc, #140]	@ (8004d94 <prvProcessExpiredTimer+0x98>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	3304      	adds	r3, #4
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7fe f807 	bl	8002d28 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d023      	beq.n	8004d70 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	699a      	ldr	r2, [r3, #24]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	18d1      	adds	r1, r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	6978      	ldr	r0, [r7, #20]
 8004d36:	f000 f8d5 	bl	8004ee4 <prvInsertTimerInActiveList>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d020      	beq.n	8004d82 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d40:	2300      	movs	r3, #0
 8004d42:	9300      	str	r3, [sp, #0]
 8004d44:	2300      	movs	r3, #0
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	2100      	movs	r1, #0
 8004d4a:	6978      	ldr	r0, [r7, #20]
 8004d4c:	f7ff ff88 	bl	8004c60 <xTimerGenericCommand>
 8004d50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d114      	bne.n	8004d82 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	60fb      	str	r3, [r7, #12]
}
 8004d6a:	bf00      	nop
 8004d6c:	bf00      	nop
 8004d6e:	e7fd      	b.n	8004d6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d76:	f023 0301 	bic.w	r3, r3, #1
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	6978      	ldr	r0, [r7, #20]
 8004d88:	4798      	blx	r3
}
 8004d8a:	bf00      	nop
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20000f64 	.word	0x20000f64

08004d98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004da0:	f107 0308 	add.w	r3, r7, #8
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 f859 	bl	8004e5c <prvGetNextExpireTime>
 8004daa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	4619      	mov	r1, r3
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f000 f805 	bl	8004dc0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004db6:	f000 f8d7 	bl	8004f68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004dba:	bf00      	nop
 8004dbc:	e7f0      	b.n	8004da0 <prvTimerTask+0x8>
	...

08004dc0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004dca:	f7ff f929 	bl	8004020 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004dce:	f107 0308 	add.w	r3, r7, #8
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 f866 	bl	8004ea4 <prvSampleTimeNow>
 8004dd8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d130      	bne.n	8004e42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10a      	bne.n	8004dfc <prvProcessTimerOrBlockTask+0x3c>
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d806      	bhi.n	8004dfc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004dee:	f7ff f925 	bl	800403c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004df2:	68f9      	ldr	r1, [r7, #12]
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f7ff ff81 	bl	8004cfc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004dfa:	e024      	b.n	8004e46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d008      	beq.n	8004e14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004e02:	4b13      	ldr	r3, [pc, #76]	@ (8004e50 <prvProcessTimerOrBlockTask+0x90>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <prvProcessTimerOrBlockTask+0x50>
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e000      	b.n	8004e12 <prvProcessTimerOrBlockTask+0x52>
 8004e10:	2300      	movs	r3, #0
 8004e12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e14:	4b0f      	ldr	r3, [pc, #60]	@ (8004e54 <prvProcessTimerOrBlockTask+0x94>)
 8004e16:	6818      	ldr	r0, [r3, #0]
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	4619      	mov	r1, r3
 8004e22:	f7fe fe65 	bl	8003af0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004e26:	f7ff f909 	bl	800403c <xTaskResumeAll>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10a      	bne.n	8004e46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004e30:	4b09      	ldr	r3, [pc, #36]	@ (8004e58 <prvProcessTimerOrBlockTask+0x98>)
 8004e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e36:	601a      	str	r2, [r3, #0]
 8004e38:	f3bf 8f4f 	dsb	sy
 8004e3c:	f3bf 8f6f 	isb	sy
}
 8004e40:	e001      	b.n	8004e46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004e42:	f7ff f8fb 	bl	800403c <xTaskResumeAll>
}
 8004e46:	bf00      	nop
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20000f68 	.word	0x20000f68
 8004e54:	20000f6c 	.word	0x20000f6c
 8004e58:	e000ed04 	.word	0xe000ed04

08004e5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004e64:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea0 <prvGetNextExpireTime+0x44>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <prvGetNextExpireTime+0x16>
 8004e6e:	2201      	movs	r2, #1
 8004e70:	e000      	b.n	8004e74 <prvGetNextExpireTime+0x18>
 8004e72:	2200      	movs	r2, #0
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d105      	bne.n	8004e8c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e80:	4b07      	ldr	r3, [pc, #28]	@ (8004ea0 <prvGetNextExpireTime+0x44>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	60fb      	str	r3, [r7, #12]
 8004e8a:	e001      	b.n	8004e90 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004e90:	68fb      	ldr	r3, [r7, #12]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	20000f64 	.word	0x20000f64

08004ea4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004eac:	f7ff f964 	bl	8004178 <xTaskGetTickCount>
 8004eb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <prvSampleTimeNow+0x3c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d205      	bcs.n	8004ec8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004ebc:	f000 f93a 	bl	8005134 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	e002      	b.n	8004ece <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004ece:	4a04      	ldr	r2, [pc, #16]	@ (8004ee0 <prvSampleTimeNow+0x3c>)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	20000f74 	.word	0x20000f74

08004ee4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
 8004ef0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004f02:	68ba      	ldr	r2, [r7, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d812      	bhi.n	8004f30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	1ad2      	subs	r2, r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d302      	bcc.n	8004f1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	617b      	str	r3, [r7, #20]
 8004f1c:	e01b      	b.n	8004f56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004f1e:	4b10      	ldr	r3, [pc, #64]	@ (8004f60 <prvInsertTimerInActiveList+0x7c>)
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	3304      	adds	r3, #4
 8004f26:	4619      	mov	r1, r3
 8004f28:	4610      	mov	r0, r2
 8004f2a:	f7fd fec4 	bl	8002cb6 <vListInsert>
 8004f2e:	e012      	b.n	8004f56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d206      	bcs.n	8004f46 <prvInsertTimerInActiveList+0x62>
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d302      	bcc.n	8004f46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004f40:	2301      	movs	r3, #1
 8004f42:	617b      	str	r3, [r7, #20]
 8004f44:	e007      	b.n	8004f56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f46:	4b07      	ldr	r3, [pc, #28]	@ (8004f64 <prvInsertTimerInActiveList+0x80>)
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	3304      	adds	r3, #4
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4610      	mov	r0, r2
 8004f52:	f7fd feb0 	bl	8002cb6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004f56:	697b      	ldr	r3, [r7, #20]
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3718      	adds	r7, #24
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	20000f68 	.word	0x20000f68
 8004f64:	20000f64 	.word	0x20000f64

08004f68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b08e      	sub	sp, #56	@ 0x38
 8004f6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f6e:	e0ce      	b.n	800510e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	da19      	bge.n	8004faa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004f76:	1d3b      	adds	r3, r7, #4
 8004f78:	3304      	adds	r3, #4
 8004f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f86:	f383 8811 	msr	BASEPRI, r3
 8004f8a:	f3bf 8f6f 	isb	sy
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	61fb      	str	r3, [r7, #28]
}
 8004f94:	bf00      	nop
 8004f96:	bf00      	nop
 8004f98:	e7fd      	b.n	8004f96 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fa0:	6850      	ldr	r0, [r2, #4]
 8004fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fa4:	6892      	ldr	r2, [r2, #8]
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f2c0 80ae 	blt.w	800510e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d004      	beq.n	8004fc8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7fd feb0 	bl	8002d28 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004fc8:	463b      	mov	r3, r7
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7ff ff6a 	bl	8004ea4 <prvSampleTimeNow>
 8004fd0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b09      	cmp	r3, #9
 8004fd6:	f200 8097 	bhi.w	8005108 <prvProcessReceivedCommands+0x1a0>
 8004fda:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe0 <prvProcessReceivedCommands+0x78>)
 8004fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe0:	08005009 	.word	0x08005009
 8004fe4:	08005009 	.word	0x08005009
 8004fe8:	08005009 	.word	0x08005009
 8004fec:	0800507f 	.word	0x0800507f
 8004ff0:	08005093 	.word	0x08005093
 8004ff4:	080050df 	.word	0x080050df
 8004ff8:	08005009 	.word	0x08005009
 8004ffc:	08005009 	.word	0x08005009
 8005000:	0800507f 	.word	0x0800507f
 8005004:	08005093 	.word	0x08005093
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800500e:	f043 0301 	orr.w	r3, r3, #1
 8005012:	b2da      	uxtb	r2, r3
 8005014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005016:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800501a:	68ba      	ldr	r2, [r7, #8]
 800501c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	18d1      	adds	r1, r2, r3
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005026:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005028:	f7ff ff5c 	bl	8004ee4 <prvInsertTimerInActiveList>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d06c      	beq.n	800510c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005034:	6a1b      	ldr	r3, [r3, #32]
 8005036:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005038:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800503a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b00      	cmp	r3, #0
 8005046:	d061      	beq.n	800510c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	441a      	add	r2, r3
 8005050:	2300      	movs	r3, #0
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	2300      	movs	r3, #0
 8005056:	2100      	movs	r1, #0
 8005058:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800505a:	f7ff fe01 	bl	8004c60 <xTimerGenericCommand>
 800505e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d152      	bne.n	800510c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506a:	f383 8811 	msr	BASEPRI, r3
 800506e:	f3bf 8f6f 	isb	sy
 8005072:	f3bf 8f4f 	dsb	sy
 8005076:	61bb      	str	r3, [r7, #24]
}
 8005078:	bf00      	nop
 800507a:	bf00      	nop
 800507c:	e7fd      	b.n	800507a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800507e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005080:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005084:	f023 0301 	bic.w	r3, r3, #1
 8005088:	b2da      	uxtb	r2, r3
 800508a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005090:	e03d      	b.n	800510e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005094:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005098:	f043 0301 	orr.w	r3, r3, #1
 800509c:	b2da      	uxtb	r2, r3
 800509e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80050aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10b      	bne.n	80050ca <prvProcessReceivedCommands+0x162>
	__asm volatile
 80050b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b6:	f383 8811 	msr	BASEPRI, r3
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	617b      	str	r3, [r7, #20]
}
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop
 80050c8:	e7fd      	b.n	80050c6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80050ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	18d1      	adds	r1, r2, r3
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050d8:	f7ff ff04 	bl	8004ee4 <prvInsertTimerInActiveList>
					break;
 80050dc:	e017      	b.n	800510e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80050de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d103      	bne.n	80050f4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80050ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050ee:	f000 fbeb 	bl	80058c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80050f2:	e00c      	b.n	800510e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050fa:	f023 0301 	bic.w	r3, r3, #1
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005102:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005106:	e002      	b.n	800510e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005108:	bf00      	nop
 800510a:	e000      	b.n	800510e <prvProcessReceivedCommands+0x1a6>
					break;
 800510c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800510e:	4b08      	ldr	r3, [pc, #32]	@ (8005130 <prvProcessReceivedCommands+0x1c8>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	1d39      	adds	r1, r7, #4
 8005114:	2200      	movs	r2, #0
 8005116:	4618      	mov	r0, r3
 8005118:	f7fe f9a6 	bl	8003468 <xQueueReceive>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	f47f af26 	bne.w	8004f70 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop
 8005128:	3730      	adds	r7, #48	@ 0x30
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	20000f6c 	.word	0x20000f6c

08005134 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b088      	sub	sp, #32
 8005138:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800513a:	e049      	b.n	80051d0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800513c:	4b2e      	ldr	r3, [pc, #184]	@ (80051f8 <prvSwitchTimerLists+0xc4>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005146:	4b2c      	ldr	r3, [pc, #176]	@ (80051f8 <prvSwitchTimerLists+0xc4>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	3304      	adds	r3, #4
 8005154:	4618      	mov	r0, r3
 8005156:	f7fd fde7 	bl	8002d28 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6a1b      	ldr	r3, [r3, #32]
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005168:	f003 0304 	and.w	r3, r3, #4
 800516c:	2b00      	cmp	r3, #0
 800516e:	d02f      	beq.n	80051d0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	699b      	ldr	r3, [r3, #24]
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	4413      	add	r3, r2
 8005178:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	429a      	cmp	r2, r3
 8005180:	d90e      	bls.n	80051a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800518e:	4b1a      	ldr	r3, [pc, #104]	@ (80051f8 <prvSwitchTimerLists+0xc4>)
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	3304      	adds	r3, #4
 8005196:	4619      	mov	r1, r3
 8005198:	4610      	mov	r0, r2
 800519a:	f7fd fd8c 	bl	8002cb6 <vListInsert>
 800519e:	e017      	b.n	80051d0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051a0:	2300      	movs	r3, #0
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	2300      	movs	r3, #0
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	2100      	movs	r1, #0
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f7ff fd58 	bl	8004c60 <xTimerGenericCommand>
 80051b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10b      	bne.n	80051d0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80051b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051bc:	f383 8811 	msr	BASEPRI, r3
 80051c0:	f3bf 8f6f 	isb	sy
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	603b      	str	r3, [r7, #0]
}
 80051ca:	bf00      	nop
 80051cc:	bf00      	nop
 80051ce:	e7fd      	b.n	80051cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051d0:	4b09      	ldr	r3, [pc, #36]	@ (80051f8 <prvSwitchTimerLists+0xc4>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1b0      	bne.n	800513c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80051da:	4b07      	ldr	r3, [pc, #28]	@ (80051f8 <prvSwitchTimerLists+0xc4>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80051e0:	4b06      	ldr	r3, [pc, #24]	@ (80051fc <prvSwitchTimerLists+0xc8>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a04      	ldr	r2, [pc, #16]	@ (80051f8 <prvSwitchTimerLists+0xc4>)
 80051e6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80051e8:	4a04      	ldr	r2, [pc, #16]	@ (80051fc <prvSwitchTimerLists+0xc8>)
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	6013      	str	r3, [r2, #0]
}
 80051ee:	bf00      	nop
 80051f0:	3718      	adds	r7, #24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	20000f64 	.word	0x20000f64
 80051fc:	20000f68 	.word	0x20000f68

08005200 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005206:	f000 f96f 	bl	80054e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800520a:	4b15      	ldr	r3, [pc, #84]	@ (8005260 <prvCheckForValidListAndQueue+0x60>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d120      	bne.n	8005254 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005212:	4814      	ldr	r0, [pc, #80]	@ (8005264 <prvCheckForValidListAndQueue+0x64>)
 8005214:	f7fd fcfe 	bl	8002c14 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005218:	4813      	ldr	r0, [pc, #76]	@ (8005268 <prvCheckForValidListAndQueue+0x68>)
 800521a:	f7fd fcfb 	bl	8002c14 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800521e:	4b13      	ldr	r3, [pc, #76]	@ (800526c <prvCheckForValidListAndQueue+0x6c>)
 8005220:	4a10      	ldr	r2, [pc, #64]	@ (8005264 <prvCheckForValidListAndQueue+0x64>)
 8005222:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005224:	4b12      	ldr	r3, [pc, #72]	@ (8005270 <prvCheckForValidListAndQueue+0x70>)
 8005226:	4a10      	ldr	r2, [pc, #64]	@ (8005268 <prvCheckForValidListAndQueue+0x68>)
 8005228:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800522a:	2300      	movs	r3, #0
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	4b11      	ldr	r3, [pc, #68]	@ (8005274 <prvCheckForValidListAndQueue+0x74>)
 8005230:	4a11      	ldr	r2, [pc, #68]	@ (8005278 <prvCheckForValidListAndQueue+0x78>)
 8005232:	2110      	movs	r1, #16
 8005234:	200a      	movs	r0, #10
 8005236:	f7fd fe0b 	bl	8002e50 <xQueueGenericCreateStatic>
 800523a:	4603      	mov	r3, r0
 800523c:	4a08      	ldr	r2, [pc, #32]	@ (8005260 <prvCheckForValidListAndQueue+0x60>)
 800523e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005240:	4b07      	ldr	r3, [pc, #28]	@ (8005260 <prvCheckForValidListAndQueue+0x60>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d005      	beq.n	8005254 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005248:	4b05      	ldr	r3, [pc, #20]	@ (8005260 <prvCheckForValidListAndQueue+0x60>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	490b      	ldr	r1, [pc, #44]	@ (800527c <prvCheckForValidListAndQueue+0x7c>)
 800524e:	4618      	mov	r0, r3
 8005250:	f7fe fc24 	bl	8003a9c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005254:	f000 f97a 	bl	800554c <vPortExitCritical>
}
 8005258:	bf00      	nop
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	20000f6c 	.word	0x20000f6c
 8005264:	20000f3c 	.word	0x20000f3c
 8005268:	20000f50 	.word	0x20000f50
 800526c:	20000f64 	.word	0x20000f64
 8005270:	20000f68 	.word	0x20000f68
 8005274:	20001018 	.word	0x20001018
 8005278:	20000f78 	.word	0x20000f78
 800527c:	08008940 	.word	0x08008940

08005280 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	3b04      	subs	r3, #4
 8005290:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005298:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	3b04      	subs	r3, #4
 800529e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	f023 0201 	bic.w	r2, r3, #1
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	3b04      	subs	r3, #4
 80052ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052b0:	4a0c      	ldr	r2, [pc, #48]	@ (80052e4 <pxPortInitialiseStack+0x64>)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	3b14      	subs	r3, #20
 80052ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	3b04      	subs	r3, #4
 80052c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f06f 0202 	mvn.w	r2, #2
 80052ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	3b20      	subs	r3, #32
 80052d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052d6:	68fb      	ldr	r3, [r7, #12]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	080052e9 	.word	0x080052e9

080052e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80052ee:	2300      	movs	r3, #0
 80052f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80052f2:	4b13      	ldr	r3, [pc, #76]	@ (8005340 <prvTaskExitError+0x58>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fa:	d00b      	beq.n	8005314 <prvTaskExitError+0x2c>
	__asm volatile
 80052fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	60fb      	str	r3, [r7, #12]
}
 800530e:	bf00      	nop
 8005310:	bf00      	nop
 8005312:	e7fd      	b.n	8005310 <prvTaskExitError+0x28>
	__asm volatile
 8005314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	60bb      	str	r3, [r7, #8]
}
 8005326:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005328:	bf00      	nop
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d0fc      	beq.n	800532a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005330:	bf00      	nop
 8005332:	bf00      	nop
 8005334:	3714      	adds	r7, #20
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	2000001c 	.word	0x2000001c
	...

08005350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005350:	4b07      	ldr	r3, [pc, #28]	@ (8005370 <pxCurrentTCBConst2>)
 8005352:	6819      	ldr	r1, [r3, #0]
 8005354:	6808      	ldr	r0, [r1, #0]
 8005356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535a:	f380 8809 	msr	PSP, r0
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f04f 0000 	mov.w	r0, #0
 8005366:	f380 8811 	msr	BASEPRI, r0
 800536a:	4770      	bx	lr
 800536c:	f3af 8000 	nop.w

08005370 <pxCurrentTCBConst2>:
 8005370:	20000a3c 	.word	0x20000a3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005374:	bf00      	nop
 8005376:	bf00      	nop

08005378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005378:	4808      	ldr	r0, [pc, #32]	@ (800539c <prvPortStartFirstTask+0x24>)
 800537a:	6800      	ldr	r0, [r0, #0]
 800537c:	6800      	ldr	r0, [r0, #0]
 800537e:	f380 8808 	msr	MSP, r0
 8005382:	f04f 0000 	mov.w	r0, #0
 8005386:	f380 8814 	msr	CONTROL, r0
 800538a:	b662      	cpsie	i
 800538c:	b661      	cpsie	f
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	f3bf 8f6f 	isb	sy
 8005396:	df00      	svc	0
 8005398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800539a:	bf00      	nop
 800539c:	e000ed08 	.word	0xe000ed08

080053a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80053a6:	4b47      	ldr	r3, [pc, #284]	@ (80054c4 <xPortStartScheduler+0x124>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a47      	ldr	r2, [pc, #284]	@ (80054c8 <xPortStartScheduler+0x128>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d10b      	bne.n	80053c8 <xPortStartScheduler+0x28>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	60fb      	str	r3, [r7, #12]
}
 80053c2:	bf00      	nop
 80053c4:	bf00      	nop
 80053c6:	e7fd      	b.n	80053c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80053c8:	4b3e      	ldr	r3, [pc, #248]	@ (80054c4 <xPortStartScheduler+0x124>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a3f      	ldr	r2, [pc, #252]	@ (80054cc <xPortStartScheduler+0x12c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d10b      	bne.n	80053ea <xPortStartScheduler+0x4a>
	__asm volatile
 80053d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	613b      	str	r3, [r7, #16]
}
 80053e4:	bf00      	nop
 80053e6:	bf00      	nop
 80053e8:	e7fd      	b.n	80053e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053ea:	4b39      	ldr	r3, [pc, #228]	@ (80054d0 <xPortStartScheduler+0x130>)
 80053ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	22ff      	movs	r2, #255	@ 0xff
 80053fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	b2db      	uxtb	r3, r3
 8005402:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005404:	78fb      	ldrb	r3, [r7, #3]
 8005406:	b2db      	uxtb	r3, r3
 8005408:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800540c:	b2da      	uxtb	r2, r3
 800540e:	4b31      	ldr	r3, [pc, #196]	@ (80054d4 <xPortStartScheduler+0x134>)
 8005410:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005412:	4b31      	ldr	r3, [pc, #196]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005414:	2207      	movs	r2, #7
 8005416:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005418:	e009      	b.n	800542e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800541a:	4b2f      	ldr	r3, [pc, #188]	@ (80054d8 <xPortStartScheduler+0x138>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3b01      	subs	r3, #1
 8005420:	4a2d      	ldr	r2, [pc, #180]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005422:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005424:	78fb      	ldrb	r3, [r7, #3]
 8005426:	b2db      	uxtb	r3, r3
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	b2db      	uxtb	r3, r3
 800542c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800542e:	78fb      	ldrb	r3, [r7, #3]
 8005430:	b2db      	uxtb	r3, r3
 8005432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005436:	2b80      	cmp	r3, #128	@ 0x80
 8005438:	d0ef      	beq.n	800541a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800543a:	4b27      	ldr	r3, [pc, #156]	@ (80054d8 <xPortStartScheduler+0x138>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f1c3 0307 	rsb	r3, r3, #7
 8005442:	2b04      	cmp	r3, #4
 8005444:	d00b      	beq.n	800545e <xPortStartScheduler+0xbe>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	60bb      	str	r3, [r7, #8]
}
 8005458:	bf00      	nop
 800545a:	bf00      	nop
 800545c:	e7fd      	b.n	800545a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800545e:	4b1e      	ldr	r3, [pc, #120]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	021b      	lsls	r3, r3, #8
 8005464:	4a1c      	ldr	r2, [pc, #112]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005466:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005468:	4b1b      	ldr	r3, [pc, #108]	@ (80054d8 <xPortStartScheduler+0x138>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005470:	4a19      	ldr	r2, [pc, #100]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005472:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	b2da      	uxtb	r2, r3
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800547c:	4b17      	ldr	r3, [pc, #92]	@ (80054dc <xPortStartScheduler+0x13c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a16      	ldr	r2, [pc, #88]	@ (80054dc <xPortStartScheduler+0x13c>)
 8005482:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005486:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005488:	4b14      	ldr	r3, [pc, #80]	@ (80054dc <xPortStartScheduler+0x13c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a13      	ldr	r2, [pc, #76]	@ (80054dc <xPortStartScheduler+0x13c>)
 800548e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005492:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005494:	f000 f8da 	bl	800564c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005498:	4b11      	ldr	r3, [pc, #68]	@ (80054e0 <xPortStartScheduler+0x140>)
 800549a:	2200      	movs	r2, #0
 800549c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800549e:	f000 f8f9 	bl	8005694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80054a2:	4b10      	ldr	r3, [pc, #64]	@ (80054e4 <xPortStartScheduler+0x144>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a0f      	ldr	r2, [pc, #60]	@ (80054e4 <xPortStartScheduler+0x144>)
 80054a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80054ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80054ae:	f7ff ff63 	bl	8005378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80054b2:	f7fe ff2b 	bl	800430c <vTaskSwitchContext>
	prvTaskExitError();
 80054b6:	f7ff ff17 	bl	80052e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	e000ed00 	.word	0xe000ed00
 80054c8:	410fc271 	.word	0x410fc271
 80054cc:	410fc270 	.word	0x410fc270
 80054d0:	e000e400 	.word	0xe000e400
 80054d4:	20001068 	.word	0x20001068
 80054d8:	2000106c 	.word	0x2000106c
 80054dc:	e000ed20 	.word	0xe000ed20
 80054e0:	2000001c 	.word	0x2000001c
 80054e4:	e000ef34 	.word	0xe000ef34

080054e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
	__asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	607b      	str	r3, [r7, #4]
}
 8005500:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005502:	4b10      	ldr	r3, [pc, #64]	@ (8005544 <vPortEnterCritical+0x5c>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	3301      	adds	r3, #1
 8005508:	4a0e      	ldr	r2, [pc, #56]	@ (8005544 <vPortEnterCritical+0x5c>)
 800550a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800550c:	4b0d      	ldr	r3, [pc, #52]	@ (8005544 <vPortEnterCritical+0x5c>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2b01      	cmp	r3, #1
 8005512:	d110      	bne.n	8005536 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005514:	4b0c      	ldr	r3, [pc, #48]	@ (8005548 <vPortEnterCritical+0x60>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00b      	beq.n	8005536 <vPortEnterCritical+0x4e>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	603b      	str	r3, [r7, #0]
}
 8005530:	bf00      	nop
 8005532:	bf00      	nop
 8005534:	e7fd      	b.n	8005532 <vPortEnterCritical+0x4a>
	}
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	2000001c 	.word	0x2000001c
 8005548:	e000ed04 	.word	0xe000ed04

0800554c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005552:	4b12      	ldr	r3, [pc, #72]	@ (800559c <vPortExitCritical+0x50>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10b      	bne.n	8005572 <vPortExitCritical+0x26>
	__asm volatile
 800555a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555e:	f383 8811 	msr	BASEPRI, r3
 8005562:	f3bf 8f6f 	isb	sy
 8005566:	f3bf 8f4f 	dsb	sy
 800556a:	607b      	str	r3, [r7, #4]
}
 800556c:	bf00      	nop
 800556e:	bf00      	nop
 8005570:	e7fd      	b.n	800556e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005572:	4b0a      	ldr	r3, [pc, #40]	@ (800559c <vPortExitCritical+0x50>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3b01      	subs	r3, #1
 8005578:	4a08      	ldr	r2, [pc, #32]	@ (800559c <vPortExitCritical+0x50>)
 800557a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800557c:	4b07      	ldr	r3, [pc, #28]	@ (800559c <vPortExitCritical+0x50>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d105      	bne.n	8005590 <vPortExitCritical+0x44>
 8005584:	2300      	movs	r3, #0
 8005586:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	f383 8811 	msr	BASEPRI, r3
}
 800558e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	2000001c 	.word	0x2000001c

080055a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80055a0:	f3ef 8009 	mrs	r0, PSP
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	4b15      	ldr	r3, [pc, #84]	@ (8005600 <pxCurrentTCBConst>)
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	f01e 0f10 	tst.w	lr, #16
 80055b0:	bf08      	it	eq
 80055b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80055b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ba:	6010      	str	r0, [r2, #0]
 80055bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80055c4:	f380 8811 	msr	BASEPRI, r0
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f7fe fe9c 	bl	800430c <vTaskSwitchContext>
 80055d4:	f04f 0000 	mov.w	r0, #0
 80055d8:	f380 8811 	msr	BASEPRI, r0
 80055dc:	bc09      	pop	{r0, r3}
 80055de:	6819      	ldr	r1, [r3, #0]
 80055e0:	6808      	ldr	r0, [r1, #0]
 80055e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e6:	f01e 0f10 	tst.w	lr, #16
 80055ea:	bf08      	it	eq
 80055ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80055f0:	f380 8809 	msr	PSP, r0
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	f3af 8000 	nop.w

08005600 <pxCurrentTCBConst>:
 8005600:	20000a3c 	.word	0x20000a3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005604:	bf00      	nop
 8005606:	bf00      	nop

08005608 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
	__asm volatile
 800560e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	607b      	str	r3, [r7, #4]
}
 8005620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005622:	f7fe fdb9 	bl	8004198 <xTaskIncrementTick>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800562c:	4b06      	ldr	r3, [pc, #24]	@ (8005648 <xPortSysTickHandler+0x40>)
 800562e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	2300      	movs	r3, #0
 8005636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	f383 8811 	msr	BASEPRI, r3
}
 800563e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005640:	bf00      	nop
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	e000ed04 	.word	0xe000ed04

0800564c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800564c:	b480      	push	{r7}
 800564e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005650:	4b0b      	ldr	r3, [pc, #44]	@ (8005680 <vPortSetupTimerInterrupt+0x34>)
 8005652:	2200      	movs	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005656:	4b0b      	ldr	r3, [pc, #44]	@ (8005684 <vPortSetupTimerInterrupt+0x38>)
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800565c:	4b0a      	ldr	r3, [pc, #40]	@ (8005688 <vPortSetupTimerInterrupt+0x3c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0a      	ldr	r2, [pc, #40]	@ (800568c <vPortSetupTimerInterrupt+0x40>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	099b      	lsrs	r3, r3, #6
 8005668:	4a09      	ldr	r2, [pc, #36]	@ (8005690 <vPortSetupTimerInterrupt+0x44>)
 800566a:	3b01      	subs	r3, #1
 800566c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800566e:	4b04      	ldr	r3, [pc, #16]	@ (8005680 <vPortSetupTimerInterrupt+0x34>)
 8005670:	2207      	movs	r2, #7
 8005672:	601a      	str	r2, [r3, #0]
}
 8005674:	bf00      	nop
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	e000e010 	.word	0xe000e010
 8005684:	e000e018 	.word	0xe000e018
 8005688:	20000018 	.word	0x20000018
 800568c:	10624dd3 	.word	0x10624dd3
 8005690:	e000e014 	.word	0xe000e014

08005694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005694:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80056a4 <vPortEnableVFP+0x10>
 8005698:	6801      	ldr	r1, [r0, #0]
 800569a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800569e:	6001      	str	r1, [r0, #0]
 80056a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80056a2:	bf00      	nop
 80056a4:	e000ed88 	.word	0xe000ed88

080056a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80056ae:	f3ef 8305 	mrs	r3, IPSR
 80056b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2b0f      	cmp	r3, #15
 80056b8:	d915      	bls.n	80056e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80056ba:	4a18      	ldr	r2, [pc, #96]	@ (800571c <vPortValidateInterruptPriority+0x74>)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4413      	add	r3, r2
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056c4:	4b16      	ldr	r3, [pc, #88]	@ (8005720 <vPortValidateInterruptPriority+0x78>)
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	7afa      	ldrb	r2, [r7, #11]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d20b      	bcs.n	80056e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	607b      	str	r3, [r7, #4]
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80056e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005724 <vPortValidateInterruptPriority+0x7c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80056ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005728 <vPortValidateInterruptPriority+0x80>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d90b      	bls.n	800570e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80056f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056fa:	f383 8811 	msr	BASEPRI, r3
 80056fe:	f3bf 8f6f 	isb	sy
 8005702:	f3bf 8f4f 	dsb	sy
 8005706:	603b      	str	r3, [r7, #0]
}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	e7fd      	b.n	800570a <vPortValidateInterruptPriority+0x62>
	}
 800570e:	bf00      	nop
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	e000e3f0 	.word	0xe000e3f0
 8005720:	20001068 	.word	0x20001068
 8005724:	e000ed0c 	.word	0xe000ed0c
 8005728:	2000106c 	.word	0x2000106c

0800572c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08a      	sub	sp, #40	@ 0x28
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005734:	2300      	movs	r3, #0
 8005736:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005738:	f7fe fc72 	bl	8004020 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800573c:	4b5c      	ldr	r3, [pc, #368]	@ (80058b0 <pvPortMalloc+0x184>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d101      	bne.n	8005748 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005744:	f000 f924 	bl	8005990 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005748:	4b5a      	ldr	r3, [pc, #360]	@ (80058b4 <pvPortMalloc+0x188>)
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	f040 8095 	bne.w	8005880 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d01e      	beq.n	800579a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800575c:	2208      	movs	r2, #8
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4413      	add	r3, r2
 8005762:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f003 0307 	and.w	r3, r3, #7
 800576a:	2b00      	cmp	r3, #0
 800576c:	d015      	beq.n	800579a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f023 0307 	bic.w	r3, r3, #7
 8005774:	3308      	adds	r3, #8
 8005776:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f003 0307 	and.w	r3, r3, #7
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00b      	beq.n	800579a <pvPortMalloc+0x6e>
	__asm volatile
 8005782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005786:	f383 8811 	msr	BASEPRI, r3
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	617b      	str	r3, [r7, #20]
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop
 8005798:	e7fd      	b.n	8005796 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d06f      	beq.n	8005880 <pvPortMalloc+0x154>
 80057a0:	4b45      	ldr	r3, [pc, #276]	@ (80058b8 <pvPortMalloc+0x18c>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d86a      	bhi.n	8005880 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80057aa:	4b44      	ldr	r3, [pc, #272]	@ (80058bc <pvPortMalloc+0x190>)
 80057ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80057ae:	4b43      	ldr	r3, [pc, #268]	@ (80058bc <pvPortMalloc+0x190>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057b4:	e004      	b.n	80057c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80057b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d903      	bls.n	80057d2 <pvPortMalloc+0xa6>
 80057ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f1      	bne.n	80057b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80057d2:	4b37      	ldr	r3, [pc, #220]	@ (80058b0 <pvPortMalloc+0x184>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057d8:	429a      	cmp	r2, r3
 80057da:	d051      	beq.n	8005880 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80057dc:	6a3b      	ldr	r3, [r7, #32]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2208      	movs	r2, #8
 80057e2:	4413      	add	r3, r2
 80057e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	1ad2      	subs	r2, r2, r3
 80057f6:	2308      	movs	r3, #8
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d920      	bls.n	8005840 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80057fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4413      	add	r3, r2
 8005804:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	f003 0307 	and.w	r3, r3, #7
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00b      	beq.n	8005828 <pvPortMalloc+0xfc>
	__asm volatile
 8005810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005814:	f383 8811 	msr	BASEPRI, r3
 8005818:	f3bf 8f6f 	isb	sy
 800581c:	f3bf 8f4f 	dsb	sy
 8005820:	613b      	str	r3, [r7, #16]
}
 8005822:	bf00      	nop
 8005824:	bf00      	nop
 8005826:	e7fd      	b.n	8005824 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	1ad2      	subs	r2, r2, r3
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800583a:	69b8      	ldr	r0, [r7, #24]
 800583c:	f000 f90a 	bl	8005a54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005840:	4b1d      	ldr	r3, [pc, #116]	@ (80058b8 <pvPortMalloc+0x18c>)
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	4a1b      	ldr	r2, [pc, #108]	@ (80058b8 <pvPortMalloc+0x18c>)
 800584c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800584e:	4b1a      	ldr	r3, [pc, #104]	@ (80058b8 <pvPortMalloc+0x18c>)
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	4b1b      	ldr	r3, [pc, #108]	@ (80058c0 <pvPortMalloc+0x194>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	429a      	cmp	r2, r3
 8005858:	d203      	bcs.n	8005862 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800585a:	4b17      	ldr	r3, [pc, #92]	@ (80058b8 <pvPortMalloc+0x18c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a18      	ldr	r2, [pc, #96]	@ (80058c0 <pvPortMalloc+0x194>)
 8005860:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	4b13      	ldr	r3, [pc, #76]	@ (80058b4 <pvPortMalloc+0x188>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	431a      	orrs	r2, r3
 800586c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005872:	2200      	movs	r2, #0
 8005874:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005876:	4b13      	ldr	r3, [pc, #76]	@ (80058c4 <pvPortMalloc+0x198>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	3301      	adds	r3, #1
 800587c:	4a11      	ldr	r2, [pc, #68]	@ (80058c4 <pvPortMalloc+0x198>)
 800587e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005880:	f7fe fbdc 	bl	800403c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	f003 0307 	and.w	r3, r3, #7
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00b      	beq.n	80058a6 <pvPortMalloc+0x17a>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	60fb      	str	r3, [r7, #12]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <pvPortMalloc+0x176>
	return pvReturn;
 80058a6:	69fb      	ldr	r3, [r7, #28]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3728      	adds	r7, #40	@ 0x28
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	20004c78 	.word	0x20004c78
 80058b4:	20004c8c 	.word	0x20004c8c
 80058b8:	20004c7c 	.word	0x20004c7c
 80058bc:	20004c70 	.word	0x20004c70
 80058c0:	20004c80 	.word	0x20004c80
 80058c4:	20004c84 	.word	0x20004c84

080058c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d04f      	beq.n	800597a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80058da:	2308      	movs	r3, #8
 80058dc:	425b      	negs	r3, r3
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4413      	add	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	4b25      	ldr	r3, [pc, #148]	@ (8005984 <vPortFree+0xbc>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4013      	ands	r3, r2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10b      	bne.n	800590e <vPortFree+0x46>
	__asm volatile
 80058f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fa:	f383 8811 	msr	BASEPRI, r3
 80058fe:	f3bf 8f6f 	isb	sy
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	60fb      	str	r3, [r7, #12]
}
 8005908:	bf00      	nop
 800590a:	bf00      	nop
 800590c:	e7fd      	b.n	800590a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00b      	beq.n	800592e <vPortFree+0x66>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	60bb      	str	r3, [r7, #8]
}
 8005928:	bf00      	nop
 800592a:	bf00      	nop
 800592c:	e7fd      	b.n	800592a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	4b14      	ldr	r3, [pc, #80]	@ (8005984 <vPortFree+0xbc>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d01e      	beq.n	800597a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d11a      	bne.n	800597a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	4b0e      	ldr	r3, [pc, #56]	@ (8005984 <vPortFree+0xbc>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	43db      	mvns	r3, r3
 800594e:	401a      	ands	r2, r3
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005954:	f7fe fb64 	bl	8004020 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	4b0a      	ldr	r3, [pc, #40]	@ (8005988 <vPortFree+0xc0>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4413      	add	r3, r2
 8005962:	4a09      	ldr	r2, [pc, #36]	@ (8005988 <vPortFree+0xc0>)
 8005964:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005966:	6938      	ldr	r0, [r7, #16]
 8005968:	f000 f874 	bl	8005a54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800596c:	4b07      	ldr	r3, [pc, #28]	@ (800598c <vPortFree+0xc4>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3301      	adds	r3, #1
 8005972:	4a06      	ldr	r2, [pc, #24]	@ (800598c <vPortFree+0xc4>)
 8005974:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005976:	f7fe fb61 	bl	800403c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800597a:	bf00      	nop
 800597c:	3718      	adds	r7, #24
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	20004c8c 	.word	0x20004c8c
 8005988:	20004c7c 	.word	0x20004c7c
 800598c:	20004c88 	.word	0x20004c88

08005990 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005996:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800599a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800599c:	4b27      	ldr	r3, [pc, #156]	@ (8005a3c <prvHeapInit+0xac>)
 800599e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f003 0307 	and.w	r3, r3, #7
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00c      	beq.n	80059c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3307      	adds	r3, #7
 80059ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f023 0307 	bic.w	r3, r3, #7
 80059b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	4a1f      	ldr	r2, [pc, #124]	@ (8005a3c <prvHeapInit+0xac>)
 80059c0:	4413      	add	r3, r2
 80059c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80059c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005a40 <prvHeapInit+0xb0>)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80059ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005a40 <prvHeapInit+0xb0>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	4413      	add	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80059dc:	2208      	movs	r2, #8
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	1a9b      	subs	r3, r3, r2
 80059e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f023 0307 	bic.w	r3, r3, #7
 80059ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4a15      	ldr	r2, [pc, #84]	@ (8005a44 <prvHeapInit+0xb4>)
 80059f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80059f2:	4b14      	ldr	r3, [pc, #80]	@ (8005a44 <prvHeapInit+0xb4>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2200      	movs	r2, #0
 80059f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80059fa:	4b12      	ldr	r3, [pc, #72]	@ (8005a44 <prvHeapInit+0xb4>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2200      	movs	r2, #0
 8005a00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	1ad2      	subs	r2, r2, r3
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a10:	4b0c      	ldr	r3, [pc, #48]	@ (8005a44 <prvHeapInit+0xb4>)
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a48 <prvHeapInit+0xb8>)
 8005a1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	4a09      	ldr	r2, [pc, #36]	@ (8005a4c <prvHeapInit+0xbc>)
 8005a26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a28:	4b09      	ldr	r3, [pc, #36]	@ (8005a50 <prvHeapInit+0xc0>)
 8005a2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005a2e:	601a      	str	r2, [r3, #0]
}
 8005a30:	bf00      	nop
 8005a32:	3714      	adds	r7, #20
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr
 8005a3c:	20001070 	.word	0x20001070
 8005a40:	20004c70 	.word	0x20004c70
 8005a44:	20004c78 	.word	0x20004c78
 8005a48:	20004c80 	.word	0x20004c80
 8005a4c:	20004c7c 	.word	0x20004c7c
 8005a50:	20004c8c 	.word	0x20004c8c

08005a54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a5c:	4b28      	ldr	r3, [pc, #160]	@ (8005b00 <prvInsertBlockIntoFreeList+0xac>)
 8005a5e:	60fb      	str	r3, [r7, #12]
 8005a60:	e002      	b.n	8005a68 <prvInsertBlockIntoFreeList+0x14>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	60fb      	str	r3, [r7, #12]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d8f7      	bhi.n	8005a62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d108      	bne.n	8005a96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	441a      	add	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	68ba      	ldr	r2, [r7, #8]
 8005aa0:	441a      	add	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d118      	bne.n	8005adc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	4b15      	ldr	r3, [pc, #84]	@ (8005b04 <prvInsertBlockIntoFreeList+0xb0>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d00d      	beq.n	8005ad2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685a      	ldr	r2, [r3, #4]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	441a      	add	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	601a      	str	r2, [r3, #0]
 8005ad0:	e008      	b.n	8005ae4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8005b04 <prvInsertBlockIntoFreeList+0xb0>)
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	e003      	b.n	8005ae4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d002      	beq.n	8005af2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005af2:	bf00      	nop
 8005af4:	3714      	adds	r7, #20
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	20004c70 	.word	0x20004c70
 8005b04:	20004c78 	.word	0x20004c78

08005b08 <__cvt>:
 8005b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b0c:	b088      	sub	sp, #32
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	461d      	mov	r5, r3
 8005b12:	4614      	mov	r4, r2
 8005b14:	bfbc      	itt	lt
 8005b16:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005b1a:	4614      	movlt	r4, r2
 8005b1c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005b1e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005b20:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005b24:	bfb6      	itet	lt
 8005b26:	461d      	movlt	r5, r3
 8005b28:	2300      	movge	r3, #0
 8005b2a:	232d      	movlt	r3, #45	@ 0x2d
 8005b2c:	7013      	strb	r3, [r2, #0]
 8005b2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b30:	f023 0820 	bic.w	r8, r3, #32
 8005b34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b38:	d005      	beq.n	8005b46 <__cvt+0x3e>
 8005b3a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b3e:	d100      	bne.n	8005b42 <__cvt+0x3a>
 8005b40:	3601      	adds	r6, #1
 8005b42:	2302      	movs	r3, #2
 8005b44:	e000      	b.n	8005b48 <__cvt+0x40>
 8005b46:	2303      	movs	r3, #3
 8005b48:	aa07      	add	r2, sp, #28
 8005b4a:	9204      	str	r2, [sp, #16]
 8005b4c:	aa06      	add	r2, sp, #24
 8005b4e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005b52:	e9cd 3600 	strd	r3, r6, [sp]
 8005b56:	4622      	mov	r2, r4
 8005b58:	462b      	mov	r3, r5
 8005b5a:	f000 fec9 	bl	80068f0 <_dtoa_r>
 8005b5e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b62:	4607      	mov	r7, r0
 8005b64:	d119      	bne.n	8005b9a <__cvt+0x92>
 8005b66:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005b68:	07db      	lsls	r3, r3, #31
 8005b6a:	d50e      	bpl.n	8005b8a <__cvt+0x82>
 8005b6c:	eb00 0906 	add.w	r9, r0, r6
 8005b70:	2200      	movs	r2, #0
 8005b72:	2300      	movs	r3, #0
 8005b74:	4620      	mov	r0, r4
 8005b76:	4629      	mov	r1, r5
 8005b78:	f7fa ffae 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b7c:	b108      	cbz	r0, 8005b82 <__cvt+0x7a>
 8005b7e:	f8cd 901c 	str.w	r9, [sp, #28]
 8005b82:	2230      	movs	r2, #48	@ 0x30
 8005b84:	9b07      	ldr	r3, [sp, #28]
 8005b86:	454b      	cmp	r3, r9
 8005b88:	d31e      	bcc.n	8005bc8 <__cvt+0xc0>
 8005b8a:	9b07      	ldr	r3, [sp, #28]
 8005b8c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005b8e:	1bdb      	subs	r3, r3, r7
 8005b90:	4638      	mov	r0, r7
 8005b92:	6013      	str	r3, [r2, #0]
 8005b94:	b008      	add	sp, #32
 8005b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b9e:	eb00 0906 	add.w	r9, r0, r6
 8005ba2:	d1e5      	bne.n	8005b70 <__cvt+0x68>
 8005ba4:	7803      	ldrb	r3, [r0, #0]
 8005ba6:	2b30      	cmp	r3, #48	@ 0x30
 8005ba8:	d10a      	bne.n	8005bc0 <__cvt+0xb8>
 8005baa:	2200      	movs	r2, #0
 8005bac:	2300      	movs	r3, #0
 8005bae:	4620      	mov	r0, r4
 8005bb0:	4629      	mov	r1, r5
 8005bb2:	f7fa ff91 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bb6:	b918      	cbnz	r0, 8005bc0 <__cvt+0xb8>
 8005bb8:	f1c6 0601 	rsb	r6, r6, #1
 8005bbc:	f8ca 6000 	str.w	r6, [sl]
 8005bc0:	f8da 3000 	ldr.w	r3, [sl]
 8005bc4:	4499      	add	r9, r3
 8005bc6:	e7d3      	b.n	8005b70 <__cvt+0x68>
 8005bc8:	1c59      	adds	r1, r3, #1
 8005bca:	9107      	str	r1, [sp, #28]
 8005bcc:	701a      	strb	r2, [r3, #0]
 8005bce:	e7d9      	b.n	8005b84 <__cvt+0x7c>

08005bd0 <__exponent>:
 8005bd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bd2:	2900      	cmp	r1, #0
 8005bd4:	bfba      	itte	lt
 8005bd6:	4249      	neglt	r1, r1
 8005bd8:	232d      	movlt	r3, #45	@ 0x2d
 8005bda:	232b      	movge	r3, #43	@ 0x2b
 8005bdc:	2909      	cmp	r1, #9
 8005bde:	7002      	strb	r2, [r0, #0]
 8005be0:	7043      	strb	r3, [r0, #1]
 8005be2:	dd29      	ble.n	8005c38 <__exponent+0x68>
 8005be4:	f10d 0307 	add.w	r3, sp, #7
 8005be8:	461d      	mov	r5, r3
 8005bea:	270a      	movs	r7, #10
 8005bec:	461a      	mov	r2, r3
 8005bee:	fbb1 f6f7 	udiv	r6, r1, r7
 8005bf2:	fb07 1416 	mls	r4, r7, r6, r1
 8005bf6:	3430      	adds	r4, #48	@ 0x30
 8005bf8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005bfc:	460c      	mov	r4, r1
 8005bfe:	2c63      	cmp	r4, #99	@ 0x63
 8005c00:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c04:	4631      	mov	r1, r6
 8005c06:	dcf1      	bgt.n	8005bec <__exponent+0x1c>
 8005c08:	3130      	adds	r1, #48	@ 0x30
 8005c0a:	1e94      	subs	r4, r2, #2
 8005c0c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c10:	1c41      	adds	r1, r0, #1
 8005c12:	4623      	mov	r3, r4
 8005c14:	42ab      	cmp	r3, r5
 8005c16:	d30a      	bcc.n	8005c2e <__exponent+0x5e>
 8005c18:	f10d 0309 	add.w	r3, sp, #9
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	42ac      	cmp	r4, r5
 8005c20:	bf88      	it	hi
 8005c22:	2300      	movhi	r3, #0
 8005c24:	3302      	adds	r3, #2
 8005c26:	4403      	add	r3, r0
 8005c28:	1a18      	subs	r0, r3, r0
 8005c2a:	b003      	add	sp, #12
 8005c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c2e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c32:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c36:	e7ed      	b.n	8005c14 <__exponent+0x44>
 8005c38:	2330      	movs	r3, #48	@ 0x30
 8005c3a:	3130      	adds	r1, #48	@ 0x30
 8005c3c:	7083      	strb	r3, [r0, #2]
 8005c3e:	70c1      	strb	r1, [r0, #3]
 8005c40:	1d03      	adds	r3, r0, #4
 8005c42:	e7f1      	b.n	8005c28 <__exponent+0x58>

08005c44 <_printf_float>:
 8005c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c48:	b091      	sub	sp, #68	@ 0x44
 8005c4a:	460c      	mov	r4, r1
 8005c4c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005c50:	4616      	mov	r6, r2
 8005c52:	461f      	mov	r7, r3
 8005c54:	4605      	mov	r5, r0
 8005c56:	f000 fcdd 	bl	8006614 <_localeconv_r>
 8005c5a:	6803      	ldr	r3, [r0, #0]
 8005c5c:	9308      	str	r3, [sp, #32]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7fa fb0e 	bl	8000280 <strlen>
 8005c64:	2300      	movs	r3, #0
 8005c66:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c68:	f8d8 3000 	ldr.w	r3, [r8]
 8005c6c:	9009      	str	r0, [sp, #36]	@ 0x24
 8005c6e:	3307      	adds	r3, #7
 8005c70:	f023 0307 	bic.w	r3, r3, #7
 8005c74:	f103 0208 	add.w	r2, r3, #8
 8005c78:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c7c:	f8d4 b000 	ldr.w	fp, [r4]
 8005c80:	f8c8 2000 	str.w	r2, [r8]
 8005c84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c8e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005c92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c9a:	4b9d      	ldr	r3, [pc, #628]	@ (8005f10 <_printf_float+0x2cc>)
 8005c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca0:	f7fa ff4c 	bl	8000b3c <__aeabi_dcmpun>
 8005ca4:	bb70      	cbnz	r0, 8005d04 <_printf_float+0xc0>
 8005ca6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005caa:	4b99      	ldr	r3, [pc, #612]	@ (8005f10 <_printf_float+0x2cc>)
 8005cac:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb0:	f7fa ff26 	bl	8000b00 <__aeabi_dcmple>
 8005cb4:	bb30      	cbnz	r0, 8005d04 <_printf_float+0xc0>
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	2300      	movs	r3, #0
 8005cba:	4640      	mov	r0, r8
 8005cbc:	4649      	mov	r1, r9
 8005cbe:	f7fa ff15 	bl	8000aec <__aeabi_dcmplt>
 8005cc2:	b110      	cbz	r0, 8005cca <_printf_float+0x86>
 8005cc4:	232d      	movs	r3, #45	@ 0x2d
 8005cc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cca:	4a92      	ldr	r2, [pc, #584]	@ (8005f14 <_printf_float+0x2d0>)
 8005ccc:	4b92      	ldr	r3, [pc, #584]	@ (8005f18 <_printf_float+0x2d4>)
 8005cce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005cd2:	bf8c      	ite	hi
 8005cd4:	4690      	movhi	r8, r2
 8005cd6:	4698      	movls	r8, r3
 8005cd8:	2303      	movs	r3, #3
 8005cda:	6123      	str	r3, [r4, #16]
 8005cdc:	f02b 0304 	bic.w	r3, fp, #4
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	f04f 0900 	mov.w	r9, #0
 8005ce6:	9700      	str	r7, [sp, #0]
 8005ce8:	4633      	mov	r3, r6
 8005cea:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005cec:	4621      	mov	r1, r4
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f000 f9d4 	bl	800609c <_printf_common>
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	f040 808f 	bne.w	8005e18 <_printf_float+0x1d4>
 8005cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8005cfe:	b011      	add	sp, #68	@ 0x44
 8005d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d04:	4642      	mov	r2, r8
 8005d06:	464b      	mov	r3, r9
 8005d08:	4640      	mov	r0, r8
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	f7fa ff16 	bl	8000b3c <__aeabi_dcmpun>
 8005d10:	b140      	cbz	r0, 8005d24 <_printf_float+0xe0>
 8005d12:	464b      	mov	r3, r9
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	bfbc      	itt	lt
 8005d18:	232d      	movlt	r3, #45	@ 0x2d
 8005d1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d1e:	4a7f      	ldr	r2, [pc, #508]	@ (8005f1c <_printf_float+0x2d8>)
 8005d20:	4b7f      	ldr	r3, [pc, #508]	@ (8005f20 <_printf_float+0x2dc>)
 8005d22:	e7d4      	b.n	8005cce <_printf_float+0x8a>
 8005d24:	6863      	ldr	r3, [r4, #4]
 8005d26:	1c5a      	adds	r2, r3, #1
 8005d28:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005d2c:	d13f      	bne.n	8005dae <_printf_float+0x16a>
 8005d2e:	2306      	movs	r3, #6
 8005d30:	6063      	str	r3, [r4, #4]
 8005d32:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005d36:	2200      	movs	r2, #0
 8005d38:	6023      	str	r3, [r4, #0]
 8005d3a:	9206      	str	r2, [sp, #24]
 8005d3c:	aa0e      	add	r2, sp, #56	@ 0x38
 8005d3e:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005d42:	aa0d      	add	r2, sp, #52	@ 0x34
 8005d44:	9203      	str	r2, [sp, #12]
 8005d46:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005d4a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005d4e:	6863      	ldr	r3, [r4, #4]
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	4642      	mov	r2, r8
 8005d54:	464b      	mov	r3, r9
 8005d56:	4628      	mov	r0, r5
 8005d58:	910a      	str	r1, [sp, #40]	@ 0x28
 8005d5a:	f7ff fed5 	bl	8005b08 <__cvt>
 8005d5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d60:	2947      	cmp	r1, #71	@ 0x47
 8005d62:	4680      	mov	r8, r0
 8005d64:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005d66:	d128      	bne.n	8005dba <_printf_float+0x176>
 8005d68:	1cc8      	adds	r0, r1, #3
 8005d6a:	db02      	blt.n	8005d72 <_printf_float+0x12e>
 8005d6c:	6863      	ldr	r3, [r4, #4]
 8005d6e:	4299      	cmp	r1, r3
 8005d70:	dd40      	ble.n	8005df4 <_printf_float+0x1b0>
 8005d72:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d76:	fa5f fa8a 	uxtb.w	sl, sl
 8005d7a:	3901      	subs	r1, #1
 8005d7c:	4652      	mov	r2, sl
 8005d7e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d82:	910d      	str	r1, [sp, #52]	@ 0x34
 8005d84:	f7ff ff24 	bl	8005bd0 <__exponent>
 8005d88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d8a:	1813      	adds	r3, r2, r0
 8005d8c:	2a01      	cmp	r2, #1
 8005d8e:	4681      	mov	r9, r0
 8005d90:	6123      	str	r3, [r4, #16]
 8005d92:	dc02      	bgt.n	8005d9a <_printf_float+0x156>
 8005d94:	6822      	ldr	r2, [r4, #0]
 8005d96:	07d2      	lsls	r2, r2, #31
 8005d98:	d501      	bpl.n	8005d9e <_printf_float+0x15a>
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	6123      	str	r3, [r4, #16]
 8005d9e:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d09f      	beq.n	8005ce6 <_printf_float+0xa2>
 8005da6:	232d      	movs	r3, #45	@ 0x2d
 8005da8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dac:	e79b      	b.n	8005ce6 <_printf_float+0xa2>
 8005dae:	2947      	cmp	r1, #71	@ 0x47
 8005db0:	d1bf      	bne.n	8005d32 <_printf_float+0xee>
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1bd      	bne.n	8005d32 <_printf_float+0xee>
 8005db6:	2301      	movs	r3, #1
 8005db8:	e7ba      	b.n	8005d30 <_printf_float+0xec>
 8005dba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005dbe:	d9dc      	bls.n	8005d7a <_printf_float+0x136>
 8005dc0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005dc4:	d118      	bne.n	8005df8 <_printf_float+0x1b4>
 8005dc6:	2900      	cmp	r1, #0
 8005dc8:	6863      	ldr	r3, [r4, #4]
 8005dca:	dd0b      	ble.n	8005de4 <_printf_float+0x1a0>
 8005dcc:	6121      	str	r1, [r4, #16]
 8005dce:	b913      	cbnz	r3, 8005dd6 <_printf_float+0x192>
 8005dd0:	6822      	ldr	r2, [r4, #0]
 8005dd2:	07d0      	lsls	r0, r2, #31
 8005dd4:	d502      	bpl.n	8005ddc <_printf_float+0x198>
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	440b      	add	r3, r1
 8005dda:	6123      	str	r3, [r4, #16]
 8005ddc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005dde:	f04f 0900 	mov.w	r9, #0
 8005de2:	e7dc      	b.n	8005d9e <_printf_float+0x15a>
 8005de4:	b913      	cbnz	r3, 8005dec <_printf_float+0x1a8>
 8005de6:	6822      	ldr	r2, [r4, #0]
 8005de8:	07d2      	lsls	r2, r2, #31
 8005dea:	d501      	bpl.n	8005df0 <_printf_float+0x1ac>
 8005dec:	3302      	adds	r3, #2
 8005dee:	e7f4      	b.n	8005dda <_printf_float+0x196>
 8005df0:	2301      	movs	r3, #1
 8005df2:	e7f2      	b.n	8005dda <_printf_float+0x196>
 8005df4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005df8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005dfa:	4299      	cmp	r1, r3
 8005dfc:	db05      	blt.n	8005e0a <_printf_float+0x1c6>
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	6121      	str	r1, [r4, #16]
 8005e02:	07d8      	lsls	r0, r3, #31
 8005e04:	d5ea      	bpl.n	8005ddc <_printf_float+0x198>
 8005e06:	1c4b      	adds	r3, r1, #1
 8005e08:	e7e7      	b.n	8005dda <_printf_float+0x196>
 8005e0a:	2900      	cmp	r1, #0
 8005e0c:	bfd4      	ite	le
 8005e0e:	f1c1 0202 	rsble	r2, r1, #2
 8005e12:	2201      	movgt	r2, #1
 8005e14:	4413      	add	r3, r2
 8005e16:	e7e0      	b.n	8005dda <_printf_float+0x196>
 8005e18:	6823      	ldr	r3, [r4, #0]
 8005e1a:	055a      	lsls	r2, r3, #21
 8005e1c:	d407      	bmi.n	8005e2e <_printf_float+0x1ea>
 8005e1e:	6923      	ldr	r3, [r4, #16]
 8005e20:	4642      	mov	r2, r8
 8005e22:	4631      	mov	r1, r6
 8005e24:	4628      	mov	r0, r5
 8005e26:	47b8      	blx	r7
 8005e28:	3001      	adds	r0, #1
 8005e2a:	d12b      	bne.n	8005e84 <_printf_float+0x240>
 8005e2c:	e765      	b.n	8005cfa <_printf_float+0xb6>
 8005e2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e32:	f240 80dd 	bls.w	8005ff0 <_printf_float+0x3ac>
 8005e36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	f7fa fe4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e42:	2800      	cmp	r0, #0
 8005e44:	d033      	beq.n	8005eae <_printf_float+0x26a>
 8005e46:	4a37      	ldr	r2, [pc, #220]	@ (8005f24 <_printf_float+0x2e0>)
 8005e48:	2301      	movs	r3, #1
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	47b8      	blx	r7
 8005e50:	3001      	adds	r0, #1
 8005e52:	f43f af52 	beq.w	8005cfa <_printf_float+0xb6>
 8005e56:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005e5a:	4543      	cmp	r3, r8
 8005e5c:	db02      	blt.n	8005e64 <_printf_float+0x220>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	07d8      	lsls	r0, r3, #31
 8005e62:	d50f      	bpl.n	8005e84 <_printf_float+0x240>
 8005e64:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005e68:	4631      	mov	r1, r6
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	47b8      	blx	r7
 8005e6e:	3001      	adds	r0, #1
 8005e70:	f43f af43 	beq.w	8005cfa <_printf_float+0xb6>
 8005e74:	f04f 0900 	mov.w	r9, #0
 8005e78:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e7c:	f104 0a1a 	add.w	sl, r4, #26
 8005e80:	45c8      	cmp	r8, r9
 8005e82:	dc09      	bgt.n	8005e98 <_printf_float+0x254>
 8005e84:	6823      	ldr	r3, [r4, #0]
 8005e86:	079b      	lsls	r3, r3, #30
 8005e88:	f100 8103 	bmi.w	8006092 <_printf_float+0x44e>
 8005e8c:	68e0      	ldr	r0, [r4, #12]
 8005e8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e90:	4298      	cmp	r0, r3
 8005e92:	bfb8      	it	lt
 8005e94:	4618      	movlt	r0, r3
 8005e96:	e732      	b.n	8005cfe <_printf_float+0xba>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	4652      	mov	r2, sl
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	47b8      	blx	r7
 8005ea2:	3001      	adds	r0, #1
 8005ea4:	f43f af29 	beq.w	8005cfa <_printf_float+0xb6>
 8005ea8:	f109 0901 	add.w	r9, r9, #1
 8005eac:	e7e8      	b.n	8005e80 <_printf_float+0x23c>
 8005eae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	dc39      	bgt.n	8005f28 <_printf_float+0x2e4>
 8005eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8005f24 <_printf_float+0x2e0>)
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	4631      	mov	r1, r6
 8005eba:	4628      	mov	r0, r5
 8005ebc:	47b8      	blx	r7
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	f43f af1b 	beq.w	8005cfa <_printf_float+0xb6>
 8005ec4:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005ec8:	ea59 0303 	orrs.w	r3, r9, r3
 8005ecc:	d102      	bne.n	8005ed4 <_printf_float+0x290>
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	07d9      	lsls	r1, r3, #31
 8005ed2:	d5d7      	bpl.n	8005e84 <_printf_float+0x240>
 8005ed4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ed8:	4631      	mov	r1, r6
 8005eda:	4628      	mov	r0, r5
 8005edc:	47b8      	blx	r7
 8005ede:	3001      	adds	r0, #1
 8005ee0:	f43f af0b 	beq.w	8005cfa <_printf_float+0xb6>
 8005ee4:	f04f 0a00 	mov.w	sl, #0
 8005ee8:	f104 0b1a 	add.w	fp, r4, #26
 8005eec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005eee:	425b      	negs	r3, r3
 8005ef0:	4553      	cmp	r3, sl
 8005ef2:	dc01      	bgt.n	8005ef8 <_printf_float+0x2b4>
 8005ef4:	464b      	mov	r3, r9
 8005ef6:	e793      	b.n	8005e20 <_printf_float+0x1dc>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	465a      	mov	r2, fp
 8005efc:	4631      	mov	r1, r6
 8005efe:	4628      	mov	r0, r5
 8005f00:	47b8      	blx	r7
 8005f02:	3001      	adds	r0, #1
 8005f04:	f43f aef9 	beq.w	8005cfa <_printf_float+0xb6>
 8005f08:	f10a 0a01 	add.w	sl, sl, #1
 8005f0c:	e7ee      	b.n	8005eec <_printf_float+0x2a8>
 8005f0e:	bf00      	nop
 8005f10:	7fefffff 	.word	0x7fefffff
 8005f14:	08008954 	.word	0x08008954
 8005f18:	08008950 	.word	0x08008950
 8005f1c:	0800895c 	.word	0x0800895c
 8005f20:	08008958 	.word	0x08008958
 8005f24:	08008960 	.word	0x08008960
 8005f28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f2a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005f2e:	4553      	cmp	r3, sl
 8005f30:	bfa8      	it	ge
 8005f32:	4653      	movge	r3, sl
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	4699      	mov	r9, r3
 8005f38:	dc36      	bgt.n	8005fa8 <_printf_float+0x364>
 8005f3a:	f04f 0b00 	mov.w	fp, #0
 8005f3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f42:	f104 021a 	add.w	r2, r4, #26
 8005f46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f48:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f4a:	eba3 0309 	sub.w	r3, r3, r9
 8005f4e:	455b      	cmp	r3, fp
 8005f50:	dc31      	bgt.n	8005fb6 <_printf_float+0x372>
 8005f52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f54:	459a      	cmp	sl, r3
 8005f56:	dc3a      	bgt.n	8005fce <_printf_float+0x38a>
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	07da      	lsls	r2, r3, #31
 8005f5c:	d437      	bmi.n	8005fce <_printf_float+0x38a>
 8005f5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f60:	ebaa 0903 	sub.w	r9, sl, r3
 8005f64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f66:	ebaa 0303 	sub.w	r3, sl, r3
 8005f6a:	4599      	cmp	r9, r3
 8005f6c:	bfa8      	it	ge
 8005f6e:	4699      	movge	r9, r3
 8005f70:	f1b9 0f00 	cmp.w	r9, #0
 8005f74:	dc33      	bgt.n	8005fde <_printf_float+0x39a>
 8005f76:	f04f 0800 	mov.w	r8, #0
 8005f7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f7e:	f104 0b1a 	add.w	fp, r4, #26
 8005f82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f84:	ebaa 0303 	sub.w	r3, sl, r3
 8005f88:	eba3 0309 	sub.w	r3, r3, r9
 8005f8c:	4543      	cmp	r3, r8
 8005f8e:	f77f af79 	ble.w	8005e84 <_printf_float+0x240>
 8005f92:	2301      	movs	r3, #1
 8005f94:	465a      	mov	r2, fp
 8005f96:	4631      	mov	r1, r6
 8005f98:	4628      	mov	r0, r5
 8005f9a:	47b8      	blx	r7
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	f43f aeac 	beq.w	8005cfa <_printf_float+0xb6>
 8005fa2:	f108 0801 	add.w	r8, r8, #1
 8005fa6:	e7ec      	b.n	8005f82 <_printf_float+0x33e>
 8005fa8:	4642      	mov	r2, r8
 8005faa:	4631      	mov	r1, r6
 8005fac:	4628      	mov	r0, r5
 8005fae:	47b8      	blx	r7
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	d1c2      	bne.n	8005f3a <_printf_float+0x2f6>
 8005fb4:	e6a1      	b.n	8005cfa <_printf_float+0xb6>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4628      	mov	r0, r5
 8005fbc:	920a      	str	r2, [sp, #40]	@ 0x28
 8005fbe:	47b8      	blx	r7
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	f43f ae9a 	beq.w	8005cfa <_printf_float+0xb6>
 8005fc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fc8:	f10b 0b01 	add.w	fp, fp, #1
 8005fcc:	e7bb      	b.n	8005f46 <_printf_float+0x302>
 8005fce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005fd2:	4631      	mov	r1, r6
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	47b8      	blx	r7
 8005fd8:	3001      	adds	r0, #1
 8005fda:	d1c0      	bne.n	8005f5e <_printf_float+0x31a>
 8005fdc:	e68d      	b.n	8005cfa <_printf_float+0xb6>
 8005fde:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fe0:	464b      	mov	r3, r9
 8005fe2:	4442      	add	r2, r8
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	47b8      	blx	r7
 8005fea:	3001      	adds	r0, #1
 8005fec:	d1c3      	bne.n	8005f76 <_printf_float+0x332>
 8005fee:	e684      	b.n	8005cfa <_printf_float+0xb6>
 8005ff0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005ff4:	f1ba 0f01 	cmp.w	sl, #1
 8005ff8:	dc01      	bgt.n	8005ffe <_printf_float+0x3ba>
 8005ffa:	07db      	lsls	r3, r3, #31
 8005ffc:	d536      	bpl.n	800606c <_printf_float+0x428>
 8005ffe:	2301      	movs	r3, #1
 8006000:	4642      	mov	r2, r8
 8006002:	4631      	mov	r1, r6
 8006004:	4628      	mov	r0, r5
 8006006:	47b8      	blx	r7
 8006008:	3001      	adds	r0, #1
 800600a:	f43f ae76 	beq.w	8005cfa <_printf_float+0xb6>
 800600e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006012:	4631      	mov	r1, r6
 8006014:	4628      	mov	r0, r5
 8006016:	47b8      	blx	r7
 8006018:	3001      	adds	r0, #1
 800601a:	f43f ae6e 	beq.w	8005cfa <_printf_float+0xb6>
 800601e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006022:	2200      	movs	r2, #0
 8006024:	2300      	movs	r3, #0
 8006026:	f10a 3aff 	add.w	sl, sl, #4294967295
 800602a:	f7fa fd55 	bl	8000ad8 <__aeabi_dcmpeq>
 800602e:	b9c0      	cbnz	r0, 8006062 <_printf_float+0x41e>
 8006030:	4653      	mov	r3, sl
 8006032:	f108 0201 	add.w	r2, r8, #1
 8006036:	4631      	mov	r1, r6
 8006038:	4628      	mov	r0, r5
 800603a:	47b8      	blx	r7
 800603c:	3001      	adds	r0, #1
 800603e:	d10c      	bne.n	800605a <_printf_float+0x416>
 8006040:	e65b      	b.n	8005cfa <_printf_float+0xb6>
 8006042:	2301      	movs	r3, #1
 8006044:	465a      	mov	r2, fp
 8006046:	4631      	mov	r1, r6
 8006048:	4628      	mov	r0, r5
 800604a:	47b8      	blx	r7
 800604c:	3001      	adds	r0, #1
 800604e:	f43f ae54 	beq.w	8005cfa <_printf_float+0xb6>
 8006052:	f108 0801 	add.w	r8, r8, #1
 8006056:	45d0      	cmp	r8, sl
 8006058:	dbf3      	blt.n	8006042 <_printf_float+0x3fe>
 800605a:	464b      	mov	r3, r9
 800605c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006060:	e6df      	b.n	8005e22 <_printf_float+0x1de>
 8006062:	f04f 0800 	mov.w	r8, #0
 8006066:	f104 0b1a 	add.w	fp, r4, #26
 800606a:	e7f4      	b.n	8006056 <_printf_float+0x412>
 800606c:	2301      	movs	r3, #1
 800606e:	4642      	mov	r2, r8
 8006070:	e7e1      	b.n	8006036 <_printf_float+0x3f2>
 8006072:	2301      	movs	r3, #1
 8006074:	464a      	mov	r2, r9
 8006076:	4631      	mov	r1, r6
 8006078:	4628      	mov	r0, r5
 800607a:	47b8      	blx	r7
 800607c:	3001      	adds	r0, #1
 800607e:	f43f ae3c 	beq.w	8005cfa <_printf_float+0xb6>
 8006082:	f108 0801 	add.w	r8, r8, #1
 8006086:	68e3      	ldr	r3, [r4, #12]
 8006088:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800608a:	1a5b      	subs	r3, r3, r1
 800608c:	4543      	cmp	r3, r8
 800608e:	dcf0      	bgt.n	8006072 <_printf_float+0x42e>
 8006090:	e6fc      	b.n	8005e8c <_printf_float+0x248>
 8006092:	f04f 0800 	mov.w	r8, #0
 8006096:	f104 0919 	add.w	r9, r4, #25
 800609a:	e7f4      	b.n	8006086 <_printf_float+0x442>

0800609c <_printf_common>:
 800609c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060a0:	4616      	mov	r6, r2
 80060a2:	4698      	mov	r8, r3
 80060a4:	688a      	ldr	r2, [r1, #8]
 80060a6:	690b      	ldr	r3, [r1, #16]
 80060a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060ac:	4293      	cmp	r3, r2
 80060ae:	bfb8      	it	lt
 80060b0:	4613      	movlt	r3, r2
 80060b2:	6033      	str	r3, [r6, #0]
 80060b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060b8:	4607      	mov	r7, r0
 80060ba:	460c      	mov	r4, r1
 80060bc:	b10a      	cbz	r2, 80060c2 <_printf_common+0x26>
 80060be:	3301      	adds	r3, #1
 80060c0:	6033      	str	r3, [r6, #0]
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	0699      	lsls	r1, r3, #26
 80060c6:	bf42      	ittt	mi
 80060c8:	6833      	ldrmi	r3, [r6, #0]
 80060ca:	3302      	addmi	r3, #2
 80060cc:	6033      	strmi	r3, [r6, #0]
 80060ce:	6825      	ldr	r5, [r4, #0]
 80060d0:	f015 0506 	ands.w	r5, r5, #6
 80060d4:	d106      	bne.n	80060e4 <_printf_common+0x48>
 80060d6:	f104 0a19 	add.w	sl, r4, #25
 80060da:	68e3      	ldr	r3, [r4, #12]
 80060dc:	6832      	ldr	r2, [r6, #0]
 80060de:	1a9b      	subs	r3, r3, r2
 80060e0:	42ab      	cmp	r3, r5
 80060e2:	dc26      	bgt.n	8006132 <_printf_common+0x96>
 80060e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060e8:	6822      	ldr	r2, [r4, #0]
 80060ea:	3b00      	subs	r3, #0
 80060ec:	bf18      	it	ne
 80060ee:	2301      	movne	r3, #1
 80060f0:	0692      	lsls	r2, r2, #26
 80060f2:	d42b      	bmi.n	800614c <_printf_common+0xb0>
 80060f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060f8:	4641      	mov	r1, r8
 80060fa:	4638      	mov	r0, r7
 80060fc:	47c8      	blx	r9
 80060fe:	3001      	adds	r0, #1
 8006100:	d01e      	beq.n	8006140 <_printf_common+0xa4>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	6922      	ldr	r2, [r4, #16]
 8006106:	f003 0306 	and.w	r3, r3, #6
 800610a:	2b04      	cmp	r3, #4
 800610c:	bf02      	ittt	eq
 800610e:	68e5      	ldreq	r5, [r4, #12]
 8006110:	6833      	ldreq	r3, [r6, #0]
 8006112:	1aed      	subeq	r5, r5, r3
 8006114:	68a3      	ldr	r3, [r4, #8]
 8006116:	bf0c      	ite	eq
 8006118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800611c:	2500      	movne	r5, #0
 800611e:	4293      	cmp	r3, r2
 8006120:	bfc4      	itt	gt
 8006122:	1a9b      	subgt	r3, r3, r2
 8006124:	18ed      	addgt	r5, r5, r3
 8006126:	2600      	movs	r6, #0
 8006128:	341a      	adds	r4, #26
 800612a:	42b5      	cmp	r5, r6
 800612c:	d11a      	bne.n	8006164 <_printf_common+0xc8>
 800612e:	2000      	movs	r0, #0
 8006130:	e008      	b.n	8006144 <_printf_common+0xa8>
 8006132:	2301      	movs	r3, #1
 8006134:	4652      	mov	r2, sl
 8006136:	4641      	mov	r1, r8
 8006138:	4638      	mov	r0, r7
 800613a:	47c8      	blx	r9
 800613c:	3001      	adds	r0, #1
 800613e:	d103      	bne.n	8006148 <_printf_common+0xac>
 8006140:	f04f 30ff 	mov.w	r0, #4294967295
 8006144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006148:	3501      	adds	r5, #1
 800614a:	e7c6      	b.n	80060da <_printf_common+0x3e>
 800614c:	18e1      	adds	r1, r4, r3
 800614e:	1c5a      	adds	r2, r3, #1
 8006150:	2030      	movs	r0, #48	@ 0x30
 8006152:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006156:	4422      	add	r2, r4
 8006158:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800615c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006160:	3302      	adds	r3, #2
 8006162:	e7c7      	b.n	80060f4 <_printf_common+0x58>
 8006164:	2301      	movs	r3, #1
 8006166:	4622      	mov	r2, r4
 8006168:	4641      	mov	r1, r8
 800616a:	4638      	mov	r0, r7
 800616c:	47c8      	blx	r9
 800616e:	3001      	adds	r0, #1
 8006170:	d0e6      	beq.n	8006140 <_printf_common+0xa4>
 8006172:	3601      	adds	r6, #1
 8006174:	e7d9      	b.n	800612a <_printf_common+0x8e>
	...

08006178 <_printf_i>:
 8006178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800617c:	7e0f      	ldrb	r7, [r1, #24]
 800617e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006180:	2f78      	cmp	r7, #120	@ 0x78
 8006182:	4691      	mov	r9, r2
 8006184:	4680      	mov	r8, r0
 8006186:	460c      	mov	r4, r1
 8006188:	469a      	mov	sl, r3
 800618a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800618e:	d807      	bhi.n	80061a0 <_printf_i+0x28>
 8006190:	2f62      	cmp	r7, #98	@ 0x62
 8006192:	d80a      	bhi.n	80061aa <_printf_i+0x32>
 8006194:	2f00      	cmp	r7, #0
 8006196:	f000 80d1 	beq.w	800633c <_printf_i+0x1c4>
 800619a:	2f58      	cmp	r7, #88	@ 0x58
 800619c:	f000 80b8 	beq.w	8006310 <_printf_i+0x198>
 80061a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061a8:	e03a      	b.n	8006220 <_printf_i+0xa8>
 80061aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061ae:	2b15      	cmp	r3, #21
 80061b0:	d8f6      	bhi.n	80061a0 <_printf_i+0x28>
 80061b2:	a101      	add	r1, pc, #4	@ (adr r1, 80061b8 <_printf_i+0x40>)
 80061b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061b8:	08006211 	.word	0x08006211
 80061bc:	08006225 	.word	0x08006225
 80061c0:	080061a1 	.word	0x080061a1
 80061c4:	080061a1 	.word	0x080061a1
 80061c8:	080061a1 	.word	0x080061a1
 80061cc:	080061a1 	.word	0x080061a1
 80061d0:	08006225 	.word	0x08006225
 80061d4:	080061a1 	.word	0x080061a1
 80061d8:	080061a1 	.word	0x080061a1
 80061dc:	080061a1 	.word	0x080061a1
 80061e0:	080061a1 	.word	0x080061a1
 80061e4:	08006323 	.word	0x08006323
 80061e8:	0800624f 	.word	0x0800624f
 80061ec:	080062dd 	.word	0x080062dd
 80061f0:	080061a1 	.word	0x080061a1
 80061f4:	080061a1 	.word	0x080061a1
 80061f8:	08006345 	.word	0x08006345
 80061fc:	080061a1 	.word	0x080061a1
 8006200:	0800624f 	.word	0x0800624f
 8006204:	080061a1 	.word	0x080061a1
 8006208:	080061a1 	.word	0x080061a1
 800620c:	080062e5 	.word	0x080062e5
 8006210:	6833      	ldr	r3, [r6, #0]
 8006212:	1d1a      	adds	r2, r3, #4
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6032      	str	r2, [r6, #0]
 8006218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800621c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006220:	2301      	movs	r3, #1
 8006222:	e09c      	b.n	800635e <_printf_i+0x1e6>
 8006224:	6833      	ldr	r3, [r6, #0]
 8006226:	6820      	ldr	r0, [r4, #0]
 8006228:	1d19      	adds	r1, r3, #4
 800622a:	6031      	str	r1, [r6, #0]
 800622c:	0606      	lsls	r6, r0, #24
 800622e:	d501      	bpl.n	8006234 <_printf_i+0xbc>
 8006230:	681d      	ldr	r5, [r3, #0]
 8006232:	e003      	b.n	800623c <_printf_i+0xc4>
 8006234:	0645      	lsls	r5, r0, #25
 8006236:	d5fb      	bpl.n	8006230 <_printf_i+0xb8>
 8006238:	f9b3 5000 	ldrsh.w	r5, [r3]
 800623c:	2d00      	cmp	r5, #0
 800623e:	da03      	bge.n	8006248 <_printf_i+0xd0>
 8006240:	232d      	movs	r3, #45	@ 0x2d
 8006242:	426d      	negs	r5, r5
 8006244:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006248:	4858      	ldr	r0, [pc, #352]	@ (80063ac <_printf_i+0x234>)
 800624a:	230a      	movs	r3, #10
 800624c:	e011      	b.n	8006272 <_printf_i+0xfa>
 800624e:	6821      	ldr	r1, [r4, #0]
 8006250:	6833      	ldr	r3, [r6, #0]
 8006252:	0608      	lsls	r0, r1, #24
 8006254:	f853 5b04 	ldr.w	r5, [r3], #4
 8006258:	d402      	bmi.n	8006260 <_printf_i+0xe8>
 800625a:	0649      	lsls	r1, r1, #25
 800625c:	bf48      	it	mi
 800625e:	b2ad      	uxthmi	r5, r5
 8006260:	2f6f      	cmp	r7, #111	@ 0x6f
 8006262:	4852      	ldr	r0, [pc, #328]	@ (80063ac <_printf_i+0x234>)
 8006264:	6033      	str	r3, [r6, #0]
 8006266:	bf14      	ite	ne
 8006268:	230a      	movne	r3, #10
 800626a:	2308      	moveq	r3, #8
 800626c:	2100      	movs	r1, #0
 800626e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006272:	6866      	ldr	r6, [r4, #4]
 8006274:	60a6      	str	r6, [r4, #8]
 8006276:	2e00      	cmp	r6, #0
 8006278:	db05      	blt.n	8006286 <_printf_i+0x10e>
 800627a:	6821      	ldr	r1, [r4, #0]
 800627c:	432e      	orrs	r6, r5
 800627e:	f021 0104 	bic.w	r1, r1, #4
 8006282:	6021      	str	r1, [r4, #0]
 8006284:	d04b      	beq.n	800631e <_printf_i+0x1a6>
 8006286:	4616      	mov	r6, r2
 8006288:	fbb5 f1f3 	udiv	r1, r5, r3
 800628c:	fb03 5711 	mls	r7, r3, r1, r5
 8006290:	5dc7      	ldrb	r7, [r0, r7]
 8006292:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006296:	462f      	mov	r7, r5
 8006298:	42bb      	cmp	r3, r7
 800629a:	460d      	mov	r5, r1
 800629c:	d9f4      	bls.n	8006288 <_printf_i+0x110>
 800629e:	2b08      	cmp	r3, #8
 80062a0:	d10b      	bne.n	80062ba <_printf_i+0x142>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	07df      	lsls	r7, r3, #31
 80062a6:	d508      	bpl.n	80062ba <_printf_i+0x142>
 80062a8:	6923      	ldr	r3, [r4, #16]
 80062aa:	6861      	ldr	r1, [r4, #4]
 80062ac:	4299      	cmp	r1, r3
 80062ae:	bfde      	ittt	le
 80062b0:	2330      	movle	r3, #48	@ 0x30
 80062b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062ba:	1b92      	subs	r2, r2, r6
 80062bc:	6122      	str	r2, [r4, #16]
 80062be:	f8cd a000 	str.w	sl, [sp]
 80062c2:	464b      	mov	r3, r9
 80062c4:	aa03      	add	r2, sp, #12
 80062c6:	4621      	mov	r1, r4
 80062c8:	4640      	mov	r0, r8
 80062ca:	f7ff fee7 	bl	800609c <_printf_common>
 80062ce:	3001      	adds	r0, #1
 80062d0:	d14a      	bne.n	8006368 <_printf_i+0x1f0>
 80062d2:	f04f 30ff 	mov.w	r0, #4294967295
 80062d6:	b004      	add	sp, #16
 80062d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062dc:	6823      	ldr	r3, [r4, #0]
 80062de:	f043 0320 	orr.w	r3, r3, #32
 80062e2:	6023      	str	r3, [r4, #0]
 80062e4:	4832      	ldr	r0, [pc, #200]	@ (80063b0 <_printf_i+0x238>)
 80062e6:	2778      	movs	r7, #120	@ 0x78
 80062e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062ec:	6823      	ldr	r3, [r4, #0]
 80062ee:	6831      	ldr	r1, [r6, #0]
 80062f0:	061f      	lsls	r7, r3, #24
 80062f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80062f6:	d402      	bmi.n	80062fe <_printf_i+0x186>
 80062f8:	065f      	lsls	r7, r3, #25
 80062fa:	bf48      	it	mi
 80062fc:	b2ad      	uxthmi	r5, r5
 80062fe:	6031      	str	r1, [r6, #0]
 8006300:	07d9      	lsls	r1, r3, #31
 8006302:	bf44      	itt	mi
 8006304:	f043 0320 	orrmi.w	r3, r3, #32
 8006308:	6023      	strmi	r3, [r4, #0]
 800630a:	b11d      	cbz	r5, 8006314 <_printf_i+0x19c>
 800630c:	2310      	movs	r3, #16
 800630e:	e7ad      	b.n	800626c <_printf_i+0xf4>
 8006310:	4826      	ldr	r0, [pc, #152]	@ (80063ac <_printf_i+0x234>)
 8006312:	e7e9      	b.n	80062e8 <_printf_i+0x170>
 8006314:	6823      	ldr	r3, [r4, #0]
 8006316:	f023 0320 	bic.w	r3, r3, #32
 800631a:	6023      	str	r3, [r4, #0]
 800631c:	e7f6      	b.n	800630c <_printf_i+0x194>
 800631e:	4616      	mov	r6, r2
 8006320:	e7bd      	b.n	800629e <_printf_i+0x126>
 8006322:	6833      	ldr	r3, [r6, #0]
 8006324:	6825      	ldr	r5, [r4, #0]
 8006326:	6961      	ldr	r1, [r4, #20]
 8006328:	1d18      	adds	r0, r3, #4
 800632a:	6030      	str	r0, [r6, #0]
 800632c:	062e      	lsls	r6, r5, #24
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	d501      	bpl.n	8006336 <_printf_i+0x1be>
 8006332:	6019      	str	r1, [r3, #0]
 8006334:	e002      	b.n	800633c <_printf_i+0x1c4>
 8006336:	0668      	lsls	r0, r5, #25
 8006338:	d5fb      	bpl.n	8006332 <_printf_i+0x1ba>
 800633a:	8019      	strh	r1, [r3, #0]
 800633c:	2300      	movs	r3, #0
 800633e:	6123      	str	r3, [r4, #16]
 8006340:	4616      	mov	r6, r2
 8006342:	e7bc      	b.n	80062be <_printf_i+0x146>
 8006344:	6833      	ldr	r3, [r6, #0]
 8006346:	1d1a      	adds	r2, r3, #4
 8006348:	6032      	str	r2, [r6, #0]
 800634a:	681e      	ldr	r6, [r3, #0]
 800634c:	6862      	ldr	r2, [r4, #4]
 800634e:	2100      	movs	r1, #0
 8006350:	4630      	mov	r0, r6
 8006352:	f7f9 ff45 	bl	80001e0 <memchr>
 8006356:	b108      	cbz	r0, 800635c <_printf_i+0x1e4>
 8006358:	1b80      	subs	r0, r0, r6
 800635a:	6060      	str	r0, [r4, #4]
 800635c:	6863      	ldr	r3, [r4, #4]
 800635e:	6123      	str	r3, [r4, #16]
 8006360:	2300      	movs	r3, #0
 8006362:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006366:	e7aa      	b.n	80062be <_printf_i+0x146>
 8006368:	6923      	ldr	r3, [r4, #16]
 800636a:	4632      	mov	r2, r6
 800636c:	4649      	mov	r1, r9
 800636e:	4640      	mov	r0, r8
 8006370:	47d0      	blx	sl
 8006372:	3001      	adds	r0, #1
 8006374:	d0ad      	beq.n	80062d2 <_printf_i+0x15a>
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	079b      	lsls	r3, r3, #30
 800637a:	d413      	bmi.n	80063a4 <_printf_i+0x22c>
 800637c:	68e0      	ldr	r0, [r4, #12]
 800637e:	9b03      	ldr	r3, [sp, #12]
 8006380:	4298      	cmp	r0, r3
 8006382:	bfb8      	it	lt
 8006384:	4618      	movlt	r0, r3
 8006386:	e7a6      	b.n	80062d6 <_printf_i+0x15e>
 8006388:	2301      	movs	r3, #1
 800638a:	4632      	mov	r2, r6
 800638c:	4649      	mov	r1, r9
 800638e:	4640      	mov	r0, r8
 8006390:	47d0      	blx	sl
 8006392:	3001      	adds	r0, #1
 8006394:	d09d      	beq.n	80062d2 <_printf_i+0x15a>
 8006396:	3501      	adds	r5, #1
 8006398:	68e3      	ldr	r3, [r4, #12]
 800639a:	9903      	ldr	r1, [sp, #12]
 800639c:	1a5b      	subs	r3, r3, r1
 800639e:	42ab      	cmp	r3, r5
 80063a0:	dcf2      	bgt.n	8006388 <_printf_i+0x210>
 80063a2:	e7eb      	b.n	800637c <_printf_i+0x204>
 80063a4:	2500      	movs	r5, #0
 80063a6:	f104 0619 	add.w	r6, r4, #25
 80063aa:	e7f5      	b.n	8006398 <_printf_i+0x220>
 80063ac:	08008962 	.word	0x08008962
 80063b0:	08008973 	.word	0x08008973

080063b4 <std>:
 80063b4:	2300      	movs	r3, #0
 80063b6:	b510      	push	{r4, lr}
 80063b8:	4604      	mov	r4, r0
 80063ba:	e9c0 3300 	strd	r3, r3, [r0]
 80063be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063c2:	6083      	str	r3, [r0, #8]
 80063c4:	8181      	strh	r1, [r0, #12]
 80063c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80063c8:	81c2      	strh	r2, [r0, #14]
 80063ca:	6183      	str	r3, [r0, #24]
 80063cc:	4619      	mov	r1, r3
 80063ce:	2208      	movs	r2, #8
 80063d0:	305c      	adds	r0, #92	@ 0x5c
 80063d2:	f000 f916 	bl	8006602 <memset>
 80063d6:	4b0d      	ldr	r3, [pc, #52]	@ (800640c <std+0x58>)
 80063d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80063da:	4b0d      	ldr	r3, [pc, #52]	@ (8006410 <std+0x5c>)
 80063dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063de:	4b0d      	ldr	r3, [pc, #52]	@ (8006414 <std+0x60>)
 80063e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006418 <std+0x64>)
 80063e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80063e6:	4b0d      	ldr	r3, [pc, #52]	@ (800641c <std+0x68>)
 80063e8:	6224      	str	r4, [r4, #32]
 80063ea:	429c      	cmp	r4, r3
 80063ec:	d006      	beq.n	80063fc <std+0x48>
 80063ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063f2:	4294      	cmp	r4, r2
 80063f4:	d002      	beq.n	80063fc <std+0x48>
 80063f6:	33d0      	adds	r3, #208	@ 0xd0
 80063f8:	429c      	cmp	r4, r3
 80063fa:	d105      	bne.n	8006408 <std+0x54>
 80063fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006404:	f000 b9d8 	b.w	80067b8 <__retarget_lock_init_recursive>
 8006408:	bd10      	pop	{r4, pc}
 800640a:	bf00      	nop
 800640c:	0800657d 	.word	0x0800657d
 8006410:	0800659f 	.word	0x0800659f
 8006414:	080065d7 	.word	0x080065d7
 8006418:	080065fb 	.word	0x080065fb
 800641c:	20004c90 	.word	0x20004c90

08006420 <stdio_exit_handler>:
 8006420:	4a02      	ldr	r2, [pc, #8]	@ (800642c <stdio_exit_handler+0xc>)
 8006422:	4903      	ldr	r1, [pc, #12]	@ (8006430 <stdio_exit_handler+0x10>)
 8006424:	4803      	ldr	r0, [pc, #12]	@ (8006434 <stdio_exit_handler+0x14>)
 8006426:	f000 b869 	b.w	80064fc <_fwalk_sglue>
 800642a:	bf00      	nop
 800642c:	20000020 	.word	0x20000020
 8006430:	0800813d 	.word	0x0800813d
 8006434:	20000030 	.word	0x20000030

08006438 <cleanup_stdio>:
 8006438:	6841      	ldr	r1, [r0, #4]
 800643a:	4b0c      	ldr	r3, [pc, #48]	@ (800646c <cleanup_stdio+0x34>)
 800643c:	4299      	cmp	r1, r3
 800643e:	b510      	push	{r4, lr}
 8006440:	4604      	mov	r4, r0
 8006442:	d001      	beq.n	8006448 <cleanup_stdio+0x10>
 8006444:	f001 fe7a 	bl	800813c <_fflush_r>
 8006448:	68a1      	ldr	r1, [r4, #8]
 800644a:	4b09      	ldr	r3, [pc, #36]	@ (8006470 <cleanup_stdio+0x38>)
 800644c:	4299      	cmp	r1, r3
 800644e:	d002      	beq.n	8006456 <cleanup_stdio+0x1e>
 8006450:	4620      	mov	r0, r4
 8006452:	f001 fe73 	bl	800813c <_fflush_r>
 8006456:	68e1      	ldr	r1, [r4, #12]
 8006458:	4b06      	ldr	r3, [pc, #24]	@ (8006474 <cleanup_stdio+0x3c>)
 800645a:	4299      	cmp	r1, r3
 800645c:	d004      	beq.n	8006468 <cleanup_stdio+0x30>
 800645e:	4620      	mov	r0, r4
 8006460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006464:	f001 be6a 	b.w	800813c <_fflush_r>
 8006468:	bd10      	pop	{r4, pc}
 800646a:	bf00      	nop
 800646c:	20004c90 	.word	0x20004c90
 8006470:	20004cf8 	.word	0x20004cf8
 8006474:	20004d60 	.word	0x20004d60

08006478 <global_stdio_init.part.0>:
 8006478:	b510      	push	{r4, lr}
 800647a:	4b0b      	ldr	r3, [pc, #44]	@ (80064a8 <global_stdio_init.part.0+0x30>)
 800647c:	4c0b      	ldr	r4, [pc, #44]	@ (80064ac <global_stdio_init.part.0+0x34>)
 800647e:	4a0c      	ldr	r2, [pc, #48]	@ (80064b0 <global_stdio_init.part.0+0x38>)
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	4620      	mov	r0, r4
 8006484:	2200      	movs	r2, #0
 8006486:	2104      	movs	r1, #4
 8006488:	f7ff ff94 	bl	80063b4 <std>
 800648c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006490:	2201      	movs	r2, #1
 8006492:	2109      	movs	r1, #9
 8006494:	f7ff ff8e 	bl	80063b4 <std>
 8006498:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800649c:	2202      	movs	r2, #2
 800649e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064a2:	2112      	movs	r1, #18
 80064a4:	f7ff bf86 	b.w	80063b4 <std>
 80064a8:	20004dc8 	.word	0x20004dc8
 80064ac:	20004c90 	.word	0x20004c90
 80064b0:	08006421 	.word	0x08006421

080064b4 <__sfp_lock_acquire>:
 80064b4:	4801      	ldr	r0, [pc, #4]	@ (80064bc <__sfp_lock_acquire+0x8>)
 80064b6:	f000 b980 	b.w	80067ba <__retarget_lock_acquire_recursive>
 80064ba:	bf00      	nop
 80064bc:	20004dd1 	.word	0x20004dd1

080064c0 <__sfp_lock_release>:
 80064c0:	4801      	ldr	r0, [pc, #4]	@ (80064c8 <__sfp_lock_release+0x8>)
 80064c2:	f000 b97b 	b.w	80067bc <__retarget_lock_release_recursive>
 80064c6:	bf00      	nop
 80064c8:	20004dd1 	.word	0x20004dd1

080064cc <__sinit>:
 80064cc:	b510      	push	{r4, lr}
 80064ce:	4604      	mov	r4, r0
 80064d0:	f7ff fff0 	bl	80064b4 <__sfp_lock_acquire>
 80064d4:	6a23      	ldr	r3, [r4, #32]
 80064d6:	b11b      	cbz	r3, 80064e0 <__sinit+0x14>
 80064d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064dc:	f7ff bff0 	b.w	80064c0 <__sfp_lock_release>
 80064e0:	4b04      	ldr	r3, [pc, #16]	@ (80064f4 <__sinit+0x28>)
 80064e2:	6223      	str	r3, [r4, #32]
 80064e4:	4b04      	ldr	r3, [pc, #16]	@ (80064f8 <__sinit+0x2c>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1f5      	bne.n	80064d8 <__sinit+0xc>
 80064ec:	f7ff ffc4 	bl	8006478 <global_stdio_init.part.0>
 80064f0:	e7f2      	b.n	80064d8 <__sinit+0xc>
 80064f2:	bf00      	nop
 80064f4:	08006439 	.word	0x08006439
 80064f8:	20004dc8 	.word	0x20004dc8

080064fc <_fwalk_sglue>:
 80064fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006500:	4607      	mov	r7, r0
 8006502:	4688      	mov	r8, r1
 8006504:	4614      	mov	r4, r2
 8006506:	2600      	movs	r6, #0
 8006508:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800650c:	f1b9 0901 	subs.w	r9, r9, #1
 8006510:	d505      	bpl.n	800651e <_fwalk_sglue+0x22>
 8006512:	6824      	ldr	r4, [r4, #0]
 8006514:	2c00      	cmp	r4, #0
 8006516:	d1f7      	bne.n	8006508 <_fwalk_sglue+0xc>
 8006518:	4630      	mov	r0, r6
 800651a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800651e:	89ab      	ldrh	r3, [r5, #12]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d907      	bls.n	8006534 <_fwalk_sglue+0x38>
 8006524:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006528:	3301      	adds	r3, #1
 800652a:	d003      	beq.n	8006534 <_fwalk_sglue+0x38>
 800652c:	4629      	mov	r1, r5
 800652e:	4638      	mov	r0, r7
 8006530:	47c0      	blx	r8
 8006532:	4306      	orrs	r6, r0
 8006534:	3568      	adds	r5, #104	@ 0x68
 8006536:	e7e9      	b.n	800650c <_fwalk_sglue+0x10>

08006538 <siprintf>:
 8006538:	b40e      	push	{r1, r2, r3}
 800653a:	b510      	push	{r4, lr}
 800653c:	b09d      	sub	sp, #116	@ 0x74
 800653e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006540:	9002      	str	r0, [sp, #8]
 8006542:	9006      	str	r0, [sp, #24]
 8006544:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006548:	480a      	ldr	r0, [pc, #40]	@ (8006574 <siprintf+0x3c>)
 800654a:	9107      	str	r1, [sp, #28]
 800654c:	9104      	str	r1, [sp, #16]
 800654e:	490a      	ldr	r1, [pc, #40]	@ (8006578 <siprintf+0x40>)
 8006550:	f853 2b04 	ldr.w	r2, [r3], #4
 8006554:	9105      	str	r1, [sp, #20]
 8006556:	2400      	movs	r4, #0
 8006558:	a902      	add	r1, sp, #8
 800655a:	6800      	ldr	r0, [r0, #0]
 800655c:	9301      	str	r3, [sp, #4]
 800655e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006560:	f001 fc6c 	bl	8007e3c <_svfiprintf_r>
 8006564:	9b02      	ldr	r3, [sp, #8]
 8006566:	701c      	strb	r4, [r3, #0]
 8006568:	b01d      	add	sp, #116	@ 0x74
 800656a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800656e:	b003      	add	sp, #12
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	2000002c 	.word	0x2000002c
 8006578:	ffff0208 	.word	0xffff0208

0800657c <__sread>:
 800657c:	b510      	push	{r4, lr}
 800657e:	460c      	mov	r4, r1
 8006580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006584:	f000 f8ca 	bl	800671c <_read_r>
 8006588:	2800      	cmp	r0, #0
 800658a:	bfab      	itete	ge
 800658c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800658e:	89a3      	ldrhlt	r3, [r4, #12]
 8006590:	181b      	addge	r3, r3, r0
 8006592:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006596:	bfac      	ite	ge
 8006598:	6563      	strge	r3, [r4, #84]	@ 0x54
 800659a:	81a3      	strhlt	r3, [r4, #12]
 800659c:	bd10      	pop	{r4, pc}

0800659e <__swrite>:
 800659e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065a2:	461f      	mov	r7, r3
 80065a4:	898b      	ldrh	r3, [r1, #12]
 80065a6:	05db      	lsls	r3, r3, #23
 80065a8:	4605      	mov	r5, r0
 80065aa:	460c      	mov	r4, r1
 80065ac:	4616      	mov	r6, r2
 80065ae:	d505      	bpl.n	80065bc <__swrite+0x1e>
 80065b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b4:	2302      	movs	r3, #2
 80065b6:	2200      	movs	r2, #0
 80065b8:	f000 f89e 	bl	80066f8 <_lseek_r>
 80065bc:	89a3      	ldrh	r3, [r4, #12]
 80065be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065c6:	81a3      	strh	r3, [r4, #12]
 80065c8:	4632      	mov	r2, r6
 80065ca:	463b      	mov	r3, r7
 80065cc:	4628      	mov	r0, r5
 80065ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065d2:	f000 b8b5 	b.w	8006740 <_write_r>

080065d6 <__sseek>:
 80065d6:	b510      	push	{r4, lr}
 80065d8:	460c      	mov	r4, r1
 80065da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065de:	f000 f88b 	bl	80066f8 <_lseek_r>
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	bf15      	itete	ne
 80065e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065f2:	81a3      	strheq	r3, [r4, #12]
 80065f4:	bf18      	it	ne
 80065f6:	81a3      	strhne	r3, [r4, #12]
 80065f8:	bd10      	pop	{r4, pc}

080065fa <__sclose>:
 80065fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065fe:	f000 b80d 	b.w	800661c <_close_r>

08006602 <memset>:
 8006602:	4402      	add	r2, r0
 8006604:	4603      	mov	r3, r0
 8006606:	4293      	cmp	r3, r2
 8006608:	d100      	bne.n	800660c <memset+0xa>
 800660a:	4770      	bx	lr
 800660c:	f803 1b01 	strb.w	r1, [r3], #1
 8006610:	e7f9      	b.n	8006606 <memset+0x4>
	...

08006614 <_localeconv_r>:
 8006614:	4800      	ldr	r0, [pc, #0]	@ (8006618 <_localeconv_r+0x4>)
 8006616:	4770      	bx	lr
 8006618:	2000016c 	.word	0x2000016c

0800661c <_close_r>:
 800661c:	b538      	push	{r3, r4, r5, lr}
 800661e:	4d06      	ldr	r5, [pc, #24]	@ (8006638 <_close_r+0x1c>)
 8006620:	2300      	movs	r3, #0
 8006622:	4604      	mov	r4, r0
 8006624:	4608      	mov	r0, r1
 8006626:	602b      	str	r3, [r5, #0]
 8006628:	f7fb f94a 	bl	80018c0 <_close>
 800662c:	1c43      	adds	r3, r0, #1
 800662e:	d102      	bne.n	8006636 <_close_r+0x1a>
 8006630:	682b      	ldr	r3, [r5, #0]
 8006632:	b103      	cbz	r3, 8006636 <_close_r+0x1a>
 8006634:	6023      	str	r3, [r4, #0]
 8006636:	bd38      	pop	{r3, r4, r5, pc}
 8006638:	20004dcc 	.word	0x20004dcc

0800663c <_reclaim_reent>:
 800663c:	4b2d      	ldr	r3, [pc, #180]	@ (80066f4 <_reclaim_reent+0xb8>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4283      	cmp	r3, r0
 8006642:	b570      	push	{r4, r5, r6, lr}
 8006644:	4604      	mov	r4, r0
 8006646:	d053      	beq.n	80066f0 <_reclaim_reent+0xb4>
 8006648:	69c3      	ldr	r3, [r0, #28]
 800664a:	b31b      	cbz	r3, 8006694 <_reclaim_reent+0x58>
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	b163      	cbz	r3, 800666a <_reclaim_reent+0x2e>
 8006650:	2500      	movs	r5, #0
 8006652:	69e3      	ldr	r3, [r4, #28]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	5959      	ldr	r1, [r3, r5]
 8006658:	b9b1      	cbnz	r1, 8006688 <_reclaim_reent+0x4c>
 800665a:	3504      	adds	r5, #4
 800665c:	2d80      	cmp	r5, #128	@ 0x80
 800665e:	d1f8      	bne.n	8006652 <_reclaim_reent+0x16>
 8006660:	69e3      	ldr	r3, [r4, #28]
 8006662:	4620      	mov	r0, r4
 8006664:	68d9      	ldr	r1, [r3, #12]
 8006666:	f000 ff13 	bl	8007490 <_free_r>
 800666a:	69e3      	ldr	r3, [r4, #28]
 800666c:	6819      	ldr	r1, [r3, #0]
 800666e:	b111      	cbz	r1, 8006676 <_reclaim_reent+0x3a>
 8006670:	4620      	mov	r0, r4
 8006672:	f000 ff0d 	bl	8007490 <_free_r>
 8006676:	69e3      	ldr	r3, [r4, #28]
 8006678:	689d      	ldr	r5, [r3, #8]
 800667a:	b15d      	cbz	r5, 8006694 <_reclaim_reent+0x58>
 800667c:	4629      	mov	r1, r5
 800667e:	4620      	mov	r0, r4
 8006680:	682d      	ldr	r5, [r5, #0]
 8006682:	f000 ff05 	bl	8007490 <_free_r>
 8006686:	e7f8      	b.n	800667a <_reclaim_reent+0x3e>
 8006688:	680e      	ldr	r6, [r1, #0]
 800668a:	4620      	mov	r0, r4
 800668c:	f000 ff00 	bl	8007490 <_free_r>
 8006690:	4631      	mov	r1, r6
 8006692:	e7e1      	b.n	8006658 <_reclaim_reent+0x1c>
 8006694:	6961      	ldr	r1, [r4, #20]
 8006696:	b111      	cbz	r1, 800669e <_reclaim_reent+0x62>
 8006698:	4620      	mov	r0, r4
 800669a:	f000 fef9 	bl	8007490 <_free_r>
 800669e:	69e1      	ldr	r1, [r4, #28]
 80066a0:	b111      	cbz	r1, 80066a8 <_reclaim_reent+0x6c>
 80066a2:	4620      	mov	r0, r4
 80066a4:	f000 fef4 	bl	8007490 <_free_r>
 80066a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80066aa:	b111      	cbz	r1, 80066b2 <_reclaim_reent+0x76>
 80066ac:	4620      	mov	r0, r4
 80066ae:	f000 feef 	bl	8007490 <_free_r>
 80066b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066b4:	b111      	cbz	r1, 80066bc <_reclaim_reent+0x80>
 80066b6:	4620      	mov	r0, r4
 80066b8:	f000 feea 	bl	8007490 <_free_r>
 80066bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80066be:	b111      	cbz	r1, 80066c6 <_reclaim_reent+0x8a>
 80066c0:	4620      	mov	r0, r4
 80066c2:	f000 fee5 	bl	8007490 <_free_r>
 80066c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80066c8:	b111      	cbz	r1, 80066d0 <_reclaim_reent+0x94>
 80066ca:	4620      	mov	r0, r4
 80066cc:	f000 fee0 	bl	8007490 <_free_r>
 80066d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80066d2:	b111      	cbz	r1, 80066da <_reclaim_reent+0x9e>
 80066d4:	4620      	mov	r0, r4
 80066d6:	f000 fedb 	bl	8007490 <_free_r>
 80066da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80066dc:	b111      	cbz	r1, 80066e4 <_reclaim_reent+0xa8>
 80066de:	4620      	mov	r0, r4
 80066e0:	f000 fed6 	bl	8007490 <_free_r>
 80066e4:	6a23      	ldr	r3, [r4, #32]
 80066e6:	b11b      	cbz	r3, 80066f0 <_reclaim_reent+0xb4>
 80066e8:	4620      	mov	r0, r4
 80066ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80066ee:	4718      	bx	r3
 80066f0:	bd70      	pop	{r4, r5, r6, pc}
 80066f2:	bf00      	nop
 80066f4:	2000002c 	.word	0x2000002c

080066f8 <_lseek_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	4d07      	ldr	r5, [pc, #28]	@ (8006718 <_lseek_r+0x20>)
 80066fc:	4604      	mov	r4, r0
 80066fe:	4608      	mov	r0, r1
 8006700:	4611      	mov	r1, r2
 8006702:	2200      	movs	r2, #0
 8006704:	602a      	str	r2, [r5, #0]
 8006706:	461a      	mov	r2, r3
 8006708:	f7fb f901 	bl	800190e <_lseek>
 800670c:	1c43      	adds	r3, r0, #1
 800670e:	d102      	bne.n	8006716 <_lseek_r+0x1e>
 8006710:	682b      	ldr	r3, [r5, #0]
 8006712:	b103      	cbz	r3, 8006716 <_lseek_r+0x1e>
 8006714:	6023      	str	r3, [r4, #0]
 8006716:	bd38      	pop	{r3, r4, r5, pc}
 8006718:	20004dcc 	.word	0x20004dcc

0800671c <_read_r>:
 800671c:	b538      	push	{r3, r4, r5, lr}
 800671e:	4d07      	ldr	r5, [pc, #28]	@ (800673c <_read_r+0x20>)
 8006720:	4604      	mov	r4, r0
 8006722:	4608      	mov	r0, r1
 8006724:	4611      	mov	r1, r2
 8006726:	2200      	movs	r2, #0
 8006728:	602a      	str	r2, [r5, #0]
 800672a:	461a      	mov	r2, r3
 800672c:	f7fb f8ab 	bl	8001886 <_read>
 8006730:	1c43      	adds	r3, r0, #1
 8006732:	d102      	bne.n	800673a <_read_r+0x1e>
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	b103      	cbz	r3, 800673a <_read_r+0x1e>
 8006738:	6023      	str	r3, [r4, #0]
 800673a:	bd38      	pop	{r3, r4, r5, pc}
 800673c:	20004dcc 	.word	0x20004dcc

08006740 <_write_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4d07      	ldr	r5, [pc, #28]	@ (8006760 <_write_r+0x20>)
 8006744:	4604      	mov	r4, r0
 8006746:	4608      	mov	r0, r1
 8006748:	4611      	mov	r1, r2
 800674a:	2200      	movs	r2, #0
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	f7fb f9e8 	bl	8001b24 <_write>
 8006754:	1c43      	adds	r3, r0, #1
 8006756:	d102      	bne.n	800675e <_write_r+0x1e>
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	b103      	cbz	r3, 800675e <_write_r+0x1e>
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	bd38      	pop	{r3, r4, r5, pc}
 8006760:	20004dcc 	.word	0x20004dcc

08006764 <__errno>:
 8006764:	4b01      	ldr	r3, [pc, #4]	@ (800676c <__errno+0x8>)
 8006766:	6818      	ldr	r0, [r3, #0]
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	2000002c 	.word	0x2000002c

08006770 <__libc_init_array>:
 8006770:	b570      	push	{r4, r5, r6, lr}
 8006772:	4d0d      	ldr	r5, [pc, #52]	@ (80067a8 <__libc_init_array+0x38>)
 8006774:	4c0d      	ldr	r4, [pc, #52]	@ (80067ac <__libc_init_array+0x3c>)
 8006776:	1b64      	subs	r4, r4, r5
 8006778:	10a4      	asrs	r4, r4, #2
 800677a:	2600      	movs	r6, #0
 800677c:	42a6      	cmp	r6, r4
 800677e:	d109      	bne.n	8006794 <__libc_init_array+0x24>
 8006780:	4d0b      	ldr	r5, [pc, #44]	@ (80067b0 <__libc_init_array+0x40>)
 8006782:	4c0c      	ldr	r4, [pc, #48]	@ (80067b4 <__libc_init_array+0x44>)
 8006784:	f002 f86a 	bl	800885c <_init>
 8006788:	1b64      	subs	r4, r4, r5
 800678a:	10a4      	asrs	r4, r4, #2
 800678c:	2600      	movs	r6, #0
 800678e:	42a6      	cmp	r6, r4
 8006790:	d105      	bne.n	800679e <__libc_init_array+0x2e>
 8006792:	bd70      	pop	{r4, r5, r6, pc}
 8006794:	f855 3b04 	ldr.w	r3, [r5], #4
 8006798:	4798      	blx	r3
 800679a:	3601      	adds	r6, #1
 800679c:	e7ee      	b.n	800677c <__libc_init_array+0xc>
 800679e:	f855 3b04 	ldr.w	r3, [r5], #4
 80067a2:	4798      	blx	r3
 80067a4:	3601      	adds	r6, #1
 80067a6:	e7f2      	b.n	800678e <__libc_init_array+0x1e>
 80067a8:	08008ccc 	.word	0x08008ccc
 80067ac:	08008ccc 	.word	0x08008ccc
 80067b0:	08008ccc 	.word	0x08008ccc
 80067b4:	08008cd0 	.word	0x08008cd0

080067b8 <__retarget_lock_init_recursive>:
 80067b8:	4770      	bx	lr

080067ba <__retarget_lock_acquire_recursive>:
 80067ba:	4770      	bx	lr

080067bc <__retarget_lock_release_recursive>:
 80067bc:	4770      	bx	lr

080067be <memcpy>:
 80067be:	440a      	add	r2, r1
 80067c0:	4291      	cmp	r1, r2
 80067c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80067c6:	d100      	bne.n	80067ca <memcpy+0xc>
 80067c8:	4770      	bx	lr
 80067ca:	b510      	push	{r4, lr}
 80067cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067d4:	4291      	cmp	r1, r2
 80067d6:	d1f9      	bne.n	80067cc <memcpy+0xe>
 80067d8:	bd10      	pop	{r4, pc}

080067da <quorem>:
 80067da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067de:	6903      	ldr	r3, [r0, #16]
 80067e0:	690c      	ldr	r4, [r1, #16]
 80067e2:	42a3      	cmp	r3, r4
 80067e4:	4607      	mov	r7, r0
 80067e6:	db7e      	blt.n	80068e6 <quorem+0x10c>
 80067e8:	3c01      	subs	r4, #1
 80067ea:	f101 0814 	add.w	r8, r1, #20
 80067ee:	00a3      	lsls	r3, r4, #2
 80067f0:	f100 0514 	add.w	r5, r0, #20
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067fa:	9301      	str	r3, [sp, #4]
 80067fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006800:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006804:	3301      	adds	r3, #1
 8006806:	429a      	cmp	r2, r3
 8006808:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800680c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006810:	d32e      	bcc.n	8006870 <quorem+0x96>
 8006812:	f04f 0a00 	mov.w	sl, #0
 8006816:	46c4      	mov	ip, r8
 8006818:	46ae      	mov	lr, r5
 800681a:	46d3      	mov	fp, sl
 800681c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006820:	b298      	uxth	r0, r3
 8006822:	fb06 a000 	mla	r0, r6, r0, sl
 8006826:	0c02      	lsrs	r2, r0, #16
 8006828:	0c1b      	lsrs	r3, r3, #16
 800682a:	fb06 2303 	mla	r3, r6, r3, r2
 800682e:	f8de 2000 	ldr.w	r2, [lr]
 8006832:	b280      	uxth	r0, r0
 8006834:	b292      	uxth	r2, r2
 8006836:	1a12      	subs	r2, r2, r0
 8006838:	445a      	add	r2, fp
 800683a:	f8de 0000 	ldr.w	r0, [lr]
 800683e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006842:	b29b      	uxth	r3, r3
 8006844:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006848:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800684c:	b292      	uxth	r2, r2
 800684e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006852:	45e1      	cmp	r9, ip
 8006854:	f84e 2b04 	str.w	r2, [lr], #4
 8006858:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800685c:	d2de      	bcs.n	800681c <quorem+0x42>
 800685e:	9b00      	ldr	r3, [sp, #0]
 8006860:	58eb      	ldr	r3, [r5, r3]
 8006862:	b92b      	cbnz	r3, 8006870 <quorem+0x96>
 8006864:	9b01      	ldr	r3, [sp, #4]
 8006866:	3b04      	subs	r3, #4
 8006868:	429d      	cmp	r5, r3
 800686a:	461a      	mov	r2, r3
 800686c:	d32f      	bcc.n	80068ce <quorem+0xf4>
 800686e:	613c      	str	r4, [r7, #16]
 8006870:	4638      	mov	r0, r7
 8006872:	f001 f97f 	bl	8007b74 <__mcmp>
 8006876:	2800      	cmp	r0, #0
 8006878:	db25      	blt.n	80068c6 <quorem+0xec>
 800687a:	4629      	mov	r1, r5
 800687c:	2000      	movs	r0, #0
 800687e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006882:	f8d1 c000 	ldr.w	ip, [r1]
 8006886:	fa1f fe82 	uxth.w	lr, r2
 800688a:	fa1f f38c 	uxth.w	r3, ip
 800688e:	eba3 030e 	sub.w	r3, r3, lr
 8006892:	4403      	add	r3, r0
 8006894:	0c12      	lsrs	r2, r2, #16
 8006896:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800689a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800689e:	b29b      	uxth	r3, r3
 80068a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068a4:	45c1      	cmp	r9, r8
 80068a6:	f841 3b04 	str.w	r3, [r1], #4
 80068aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80068ae:	d2e6      	bcs.n	800687e <quorem+0xa4>
 80068b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068b8:	b922      	cbnz	r2, 80068c4 <quorem+0xea>
 80068ba:	3b04      	subs	r3, #4
 80068bc:	429d      	cmp	r5, r3
 80068be:	461a      	mov	r2, r3
 80068c0:	d30b      	bcc.n	80068da <quorem+0x100>
 80068c2:	613c      	str	r4, [r7, #16]
 80068c4:	3601      	adds	r6, #1
 80068c6:	4630      	mov	r0, r6
 80068c8:	b003      	add	sp, #12
 80068ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ce:	6812      	ldr	r2, [r2, #0]
 80068d0:	3b04      	subs	r3, #4
 80068d2:	2a00      	cmp	r2, #0
 80068d4:	d1cb      	bne.n	800686e <quorem+0x94>
 80068d6:	3c01      	subs	r4, #1
 80068d8:	e7c6      	b.n	8006868 <quorem+0x8e>
 80068da:	6812      	ldr	r2, [r2, #0]
 80068dc:	3b04      	subs	r3, #4
 80068de:	2a00      	cmp	r2, #0
 80068e0:	d1ef      	bne.n	80068c2 <quorem+0xe8>
 80068e2:	3c01      	subs	r4, #1
 80068e4:	e7ea      	b.n	80068bc <quorem+0xe2>
 80068e6:	2000      	movs	r0, #0
 80068e8:	e7ee      	b.n	80068c8 <quorem+0xee>
 80068ea:	0000      	movs	r0, r0
 80068ec:	0000      	movs	r0, r0
	...

080068f0 <_dtoa_r>:
 80068f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f4:	69c7      	ldr	r7, [r0, #28]
 80068f6:	b097      	sub	sp, #92	@ 0x5c
 80068f8:	4614      	mov	r4, r2
 80068fa:	461d      	mov	r5, r3
 80068fc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006900:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006902:	4681      	mov	r9, r0
 8006904:	b97f      	cbnz	r7, 8006926 <_dtoa_r+0x36>
 8006906:	2010      	movs	r0, #16
 8006908:	f000 fe0c 	bl	8007524 <malloc>
 800690c:	4602      	mov	r2, r0
 800690e:	f8c9 001c 	str.w	r0, [r9, #28]
 8006912:	b920      	cbnz	r0, 800691e <_dtoa_r+0x2e>
 8006914:	4baa      	ldr	r3, [pc, #680]	@ (8006bc0 <_dtoa_r+0x2d0>)
 8006916:	21ef      	movs	r1, #239	@ 0xef
 8006918:	48aa      	ldr	r0, [pc, #680]	@ (8006bc4 <_dtoa_r+0x2d4>)
 800691a:	f001 fc61 	bl	80081e0 <__assert_func>
 800691e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006922:	6007      	str	r7, [r0, #0]
 8006924:	60c7      	str	r7, [r0, #12]
 8006926:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800692a:	6819      	ldr	r1, [r3, #0]
 800692c:	b159      	cbz	r1, 8006946 <_dtoa_r+0x56>
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	604a      	str	r2, [r1, #4]
 8006932:	2301      	movs	r3, #1
 8006934:	4093      	lsls	r3, r2
 8006936:	608b      	str	r3, [r1, #8]
 8006938:	4648      	mov	r0, r9
 800693a:	f000 fee9 	bl	8007710 <_Bfree>
 800693e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006942:	2200      	movs	r2, #0
 8006944:	601a      	str	r2, [r3, #0]
 8006946:	1e2b      	subs	r3, r5, #0
 8006948:	bfb9      	ittee	lt
 800694a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800694e:	9307      	strlt	r3, [sp, #28]
 8006950:	2300      	movge	r3, #0
 8006952:	6033      	strge	r3, [r6, #0]
 8006954:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006958:	4b9b      	ldr	r3, [pc, #620]	@ (8006bc8 <_dtoa_r+0x2d8>)
 800695a:	bfbc      	itt	lt
 800695c:	2201      	movlt	r2, #1
 800695e:	6032      	strlt	r2, [r6, #0]
 8006960:	ea33 0308 	bics.w	r3, r3, r8
 8006964:	d112      	bne.n	800698c <_dtoa_r+0x9c>
 8006966:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006968:	f242 730f 	movw	r3, #9999	@ 0x270f
 800696c:	6013      	str	r3, [r2, #0]
 800696e:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006972:	4323      	orrs	r3, r4
 8006974:	f000 855b 	beq.w	800742e <_dtoa_r+0xb3e>
 8006978:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800697a:	f8df a260 	ldr.w	sl, [pc, #608]	@ 8006bdc <_dtoa_r+0x2ec>
 800697e:	2b00      	cmp	r3, #0
 8006980:	f000 855d 	beq.w	800743e <_dtoa_r+0xb4e>
 8006984:	f10a 0303 	add.w	r3, sl, #3
 8006988:	f000 bd57 	b.w	800743a <_dtoa_r+0xb4a>
 800698c:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006990:	2200      	movs	r2, #0
 8006992:	ec51 0b17 	vmov	r0, r1, d7
 8006996:	2300      	movs	r3, #0
 8006998:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800699c:	f7fa f89c 	bl	8000ad8 <__aeabi_dcmpeq>
 80069a0:	4607      	mov	r7, r0
 80069a2:	b158      	cbz	r0, 80069bc <_dtoa_r+0xcc>
 80069a4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80069a6:	2301      	movs	r3, #1
 80069a8:	6013      	str	r3, [r2, #0]
 80069aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80069ac:	b113      	cbz	r3, 80069b4 <_dtoa_r+0xc4>
 80069ae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80069b0:	4b86      	ldr	r3, [pc, #536]	@ (8006bcc <_dtoa_r+0x2dc>)
 80069b2:	6013      	str	r3, [r2, #0]
 80069b4:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006be0 <_dtoa_r+0x2f0>
 80069b8:	f000 bd41 	b.w	800743e <_dtoa_r+0xb4e>
 80069bc:	ab14      	add	r3, sp, #80	@ 0x50
 80069be:	9301      	str	r3, [sp, #4]
 80069c0:	ab15      	add	r3, sp, #84	@ 0x54
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	4648      	mov	r0, r9
 80069c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80069ca:	f001 f983 	bl	8007cd4 <__d2b>
 80069ce:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80069d2:	9003      	str	r0, [sp, #12]
 80069d4:	2e00      	cmp	r6, #0
 80069d6:	d077      	beq.n	8006ac8 <_dtoa_r+0x1d8>
 80069d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069da:	9712      	str	r7, [sp, #72]	@ 0x48
 80069dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80069e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80069ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80069f0:	4619      	mov	r1, r3
 80069f2:	2200      	movs	r2, #0
 80069f4:	4b76      	ldr	r3, [pc, #472]	@ (8006bd0 <_dtoa_r+0x2e0>)
 80069f6:	f7f9 fc4f 	bl	8000298 <__aeabi_dsub>
 80069fa:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ba8 <_dtoa_r+0x2b8>)
 80069fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a00:	f7f9 fe02 	bl	8000608 <__aeabi_dmul>
 8006a04:	a36a      	add	r3, pc, #424	@ (adr r3, 8006bb0 <_dtoa_r+0x2c0>)
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f7f9 fc47 	bl	800029c <__adddf3>
 8006a0e:	4604      	mov	r4, r0
 8006a10:	4630      	mov	r0, r6
 8006a12:	460d      	mov	r5, r1
 8006a14:	f7f9 fd8e 	bl	8000534 <__aeabi_i2d>
 8006a18:	a367      	add	r3, pc, #412	@ (adr r3, 8006bb8 <_dtoa_r+0x2c8>)
 8006a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1e:	f7f9 fdf3 	bl	8000608 <__aeabi_dmul>
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	4620      	mov	r0, r4
 8006a28:	4629      	mov	r1, r5
 8006a2a:	f7f9 fc37 	bl	800029c <__adddf3>
 8006a2e:	4604      	mov	r4, r0
 8006a30:	460d      	mov	r5, r1
 8006a32:	f7fa f899 	bl	8000b68 <__aeabi_d2iz>
 8006a36:	2200      	movs	r2, #0
 8006a38:	4607      	mov	r7, r0
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	4629      	mov	r1, r5
 8006a40:	f7fa f854 	bl	8000aec <__aeabi_dcmplt>
 8006a44:	b140      	cbz	r0, 8006a58 <_dtoa_r+0x168>
 8006a46:	4638      	mov	r0, r7
 8006a48:	f7f9 fd74 	bl	8000534 <__aeabi_i2d>
 8006a4c:	4622      	mov	r2, r4
 8006a4e:	462b      	mov	r3, r5
 8006a50:	f7fa f842 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a54:	b900      	cbnz	r0, 8006a58 <_dtoa_r+0x168>
 8006a56:	3f01      	subs	r7, #1
 8006a58:	2f16      	cmp	r7, #22
 8006a5a:	d853      	bhi.n	8006b04 <_dtoa_r+0x214>
 8006a5c:	4b5d      	ldr	r3, [pc, #372]	@ (8006bd4 <_dtoa_r+0x2e4>)
 8006a5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a6a:	f7fa f83f 	bl	8000aec <__aeabi_dcmplt>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	d04a      	beq.n	8006b08 <_dtoa_r+0x218>
 8006a72:	3f01      	subs	r7, #1
 8006a74:	2300      	movs	r3, #0
 8006a76:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a78:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a7a:	1b9b      	subs	r3, r3, r6
 8006a7c:	1e5a      	subs	r2, r3, #1
 8006a7e:	bf45      	ittet	mi
 8006a80:	f1c3 0301 	rsbmi	r3, r3, #1
 8006a84:	9304      	strmi	r3, [sp, #16]
 8006a86:	2300      	movpl	r3, #0
 8006a88:	2300      	movmi	r3, #0
 8006a8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a8c:	bf54      	ite	pl
 8006a8e:	9304      	strpl	r3, [sp, #16]
 8006a90:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006a92:	2f00      	cmp	r7, #0
 8006a94:	db3a      	blt.n	8006b0c <_dtoa_r+0x21c>
 8006a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a98:	970e      	str	r7, [sp, #56]	@ 0x38
 8006a9a:	443b      	add	r3, r7
 8006a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006aa2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006aa4:	2b09      	cmp	r3, #9
 8006aa6:	d864      	bhi.n	8006b72 <_dtoa_r+0x282>
 8006aa8:	2b05      	cmp	r3, #5
 8006aaa:	bfc4      	itt	gt
 8006aac:	3b04      	subgt	r3, #4
 8006aae:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006ab0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006ab2:	f1a3 0302 	sub.w	r3, r3, #2
 8006ab6:	bfcc      	ite	gt
 8006ab8:	2400      	movgt	r4, #0
 8006aba:	2401      	movle	r4, #1
 8006abc:	2b03      	cmp	r3, #3
 8006abe:	d864      	bhi.n	8006b8a <_dtoa_r+0x29a>
 8006ac0:	e8df f003 	tbb	[pc, r3]
 8006ac4:	2c385553 	.word	0x2c385553
 8006ac8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006acc:	441e      	add	r6, r3
 8006ace:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006ad2:	2b20      	cmp	r3, #32
 8006ad4:	bfc1      	itttt	gt
 8006ad6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ada:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ade:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ae2:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ae6:	bfd6      	itet	le
 8006ae8:	f1c3 0320 	rsble	r3, r3, #32
 8006aec:	ea48 0003 	orrgt.w	r0, r8, r3
 8006af0:	fa04 f003 	lslle.w	r0, r4, r3
 8006af4:	f7f9 fd0e 	bl	8000514 <__aeabi_ui2d>
 8006af8:	2201      	movs	r2, #1
 8006afa:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006afe:	3e01      	subs	r6, #1
 8006b00:	9212      	str	r2, [sp, #72]	@ 0x48
 8006b02:	e775      	b.n	80069f0 <_dtoa_r+0x100>
 8006b04:	2301      	movs	r3, #1
 8006b06:	e7b6      	b.n	8006a76 <_dtoa_r+0x186>
 8006b08:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006b0a:	e7b5      	b.n	8006a78 <_dtoa_r+0x188>
 8006b0c:	9b04      	ldr	r3, [sp, #16]
 8006b0e:	1bdb      	subs	r3, r3, r7
 8006b10:	9304      	str	r3, [sp, #16]
 8006b12:	427b      	negs	r3, r7
 8006b14:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b16:	2300      	movs	r3, #0
 8006b18:	930e      	str	r3, [sp, #56]	@ 0x38
 8006b1a:	e7c2      	b.n	8006aa2 <_dtoa_r+0x1b2>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b22:	eb07 0b03 	add.w	fp, r7, r3
 8006b26:	f10b 0301 	add.w	r3, fp, #1
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	9308      	str	r3, [sp, #32]
 8006b2e:	bfb8      	it	lt
 8006b30:	2301      	movlt	r3, #1
 8006b32:	e006      	b.n	8006b42 <_dtoa_r+0x252>
 8006b34:	2301      	movs	r3, #1
 8006b36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	dd28      	ble.n	8006b90 <_dtoa_r+0x2a0>
 8006b3e:	469b      	mov	fp, r3
 8006b40:	9308      	str	r3, [sp, #32]
 8006b42:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006b46:	2100      	movs	r1, #0
 8006b48:	2204      	movs	r2, #4
 8006b4a:	f102 0514 	add.w	r5, r2, #20
 8006b4e:	429d      	cmp	r5, r3
 8006b50:	d926      	bls.n	8006ba0 <_dtoa_r+0x2b0>
 8006b52:	6041      	str	r1, [r0, #4]
 8006b54:	4648      	mov	r0, r9
 8006b56:	f000 fd9b 	bl	8007690 <_Balloc>
 8006b5a:	4682      	mov	sl, r0
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d141      	bne.n	8006be4 <_dtoa_r+0x2f4>
 8006b60:	4b1d      	ldr	r3, [pc, #116]	@ (8006bd8 <_dtoa_r+0x2e8>)
 8006b62:	4602      	mov	r2, r0
 8006b64:	f240 11af 	movw	r1, #431	@ 0x1af
 8006b68:	e6d6      	b.n	8006918 <_dtoa_r+0x28>
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	e7e3      	b.n	8006b36 <_dtoa_r+0x246>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	e7d5      	b.n	8006b1e <_dtoa_r+0x22e>
 8006b72:	2401      	movs	r4, #1
 8006b74:	2300      	movs	r3, #0
 8006b76:	9320      	str	r3, [sp, #128]	@ 0x80
 8006b78:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006b7a:	f04f 3bff 	mov.w	fp, #4294967295
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f8cd b020 	str.w	fp, [sp, #32]
 8006b84:	2312      	movs	r3, #18
 8006b86:	9221      	str	r2, [sp, #132]	@ 0x84
 8006b88:	e7db      	b.n	8006b42 <_dtoa_r+0x252>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b8e:	e7f4      	b.n	8006b7a <_dtoa_r+0x28a>
 8006b90:	f04f 0b01 	mov.w	fp, #1
 8006b94:	f8cd b020 	str.w	fp, [sp, #32]
 8006b98:	465b      	mov	r3, fp
 8006b9a:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006b9e:	e7d0      	b.n	8006b42 <_dtoa_r+0x252>
 8006ba0:	3101      	adds	r1, #1
 8006ba2:	0052      	lsls	r2, r2, #1
 8006ba4:	e7d1      	b.n	8006b4a <_dtoa_r+0x25a>
 8006ba6:	bf00      	nop
 8006ba8:	636f4361 	.word	0x636f4361
 8006bac:	3fd287a7 	.word	0x3fd287a7
 8006bb0:	8b60c8b3 	.word	0x8b60c8b3
 8006bb4:	3fc68a28 	.word	0x3fc68a28
 8006bb8:	509f79fb 	.word	0x509f79fb
 8006bbc:	3fd34413 	.word	0x3fd34413
 8006bc0:	08008991 	.word	0x08008991
 8006bc4:	080089a8 	.word	0x080089a8
 8006bc8:	7ff00000 	.word	0x7ff00000
 8006bcc:	08008961 	.word	0x08008961
 8006bd0:	3ff80000 	.word	0x3ff80000
 8006bd4:	08008af8 	.word	0x08008af8
 8006bd8:	08008a00 	.word	0x08008a00
 8006bdc:	0800898d 	.word	0x0800898d
 8006be0:	08008960 	.word	0x08008960
 8006be4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006be8:	6018      	str	r0, [r3, #0]
 8006bea:	9b08      	ldr	r3, [sp, #32]
 8006bec:	2b0e      	cmp	r3, #14
 8006bee:	f200 80a1 	bhi.w	8006d34 <_dtoa_r+0x444>
 8006bf2:	2c00      	cmp	r4, #0
 8006bf4:	f000 809e 	beq.w	8006d34 <_dtoa_r+0x444>
 8006bf8:	2f00      	cmp	r7, #0
 8006bfa:	dd33      	ble.n	8006c64 <_dtoa_r+0x374>
 8006bfc:	4b9c      	ldr	r3, [pc, #624]	@ (8006e70 <_dtoa_r+0x580>)
 8006bfe:	f007 020f 	and.w	r2, r7, #15
 8006c02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c06:	ed93 7b00 	vldr	d7, [r3]
 8006c0a:	05f8      	lsls	r0, r7, #23
 8006c0c:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8006c10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006c14:	d516      	bpl.n	8006c44 <_dtoa_r+0x354>
 8006c16:	4b97      	ldr	r3, [pc, #604]	@ (8006e74 <_dtoa_r+0x584>)
 8006c18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c20:	f7f9 fe1c 	bl	800085c <__aeabi_ddiv>
 8006c24:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c28:	f004 040f 	and.w	r4, r4, #15
 8006c2c:	2603      	movs	r6, #3
 8006c2e:	4d91      	ldr	r5, [pc, #580]	@ (8006e74 <_dtoa_r+0x584>)
 8006c30:	b954      	cbnz	r4, 8006c48 <_dtoa_r+0x358>
 8006c32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006c36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c3a:	f7f9 fe0f 	bl	800085c <__aeabi_ddiv>
 8006c3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c42:	e028      	b.n	8006c96 <_dtoa_r+0x3a6>
 8006c44:	2602      	movs	r6, #2
 8006c46:	e7f2      	b.n	8006c2e <_dtoa_r+0x33e>
 8006c48:	07e1      	lsls	r1, r4, #31
 8006c4a:	d508      	bpl.n	8006c5e <_dtoa_r+0x36e>
 8006c4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006c50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c54:	f7f9 fcd8 	bl	8000608 <__aeabi_dmul>
 8006c58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006c5c:	3601      	adds	r6, #1
 8006c5e:	1064      	asrs	r4, r4, #1
 8006c60:	3508      	adds	r5, #8
 8006c62:	e7e5      	b.n	8006c30 <_dtoa_r+0x340>
 8006c64:	f000 80af 	beq.w	8006dc6 <_dtoa_r+0x4d6>
 8006c68:	427c      	negs	r4, r7
 8006c6a:	4b81      	ldr	r3, [pc, #516]	@ (8006e70 <_dtoa_r+0x580>)
 8006c6c:	4d81      	ldr	r5, [pc, #516]	@ (8006e74 <_dtoa_r+0x584>)
 8006c6e:	f004 020f 	and.w	r2, r4, #15
 8006c72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c7e:	f7f9 fcc3 	bl	8000608 <__aeabi_dmul>
 8006c82:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c86:	1124      	asrs	r4, r4, #4
 8006c88:	2300      	movs	r3, #0
 8006c8a:	2602      	movs	r6, #2
 8006c8c:	2c00      	cmp	r4, #0
 8006c8e:	f040 808f 	bne.w	8006db0 <_dtoa_r+0x4c0>
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1d3      	bne.n	8006c3e <_dtoa_r+0x34e>
 8006c96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c98:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	f000 8094 	beq.w	8006dca <_dtoa_r+0x4da>
 8006ca2:	4b75      	ldr	r3, [pc, #468]	@ (8006e78 <_dtoa_r+0x588>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	4629      	mov	r1, r5
 8006caa:	f7f9 ff1f 	bl	8000aec <__aeabi_dcmplt>
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	f000 808b 	beq.w	8006dca <_dtoa_r+0x4da>
 8006cb4:	9b08      	ldr	r3, [sp, #32]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f000 8087 	beq.w	8006dca <_dtoa_r+0x4da>
 8006cbc:	f1bb 0f00 	cmp.w	fp, #0
 8006cc0:	dd34      	ble.n	8006d2c <_dtoa_r+0x43c>
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	4b6d      	ldr	r3, [pc, #436]	@ (8006e7c <_dtoa_r+0x58c>)
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	4629      	mov	r1, r5
 8006cca:	f7f9 fc9d 	bl	8000608 <__aeabi_dmul>
 8006cce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006cd2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006cd6:	3601      	adds	r6, #1
 8006cd8:	465c      	mov	r4, fp
 8006cda:	4630      	mov	r0, r6
 8006cdc:	f7f9 fc2a 	bl	8000534 <__aeabi_i2d>
 8006ce0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ce4:	f7f9 fc90 	bl	8000608 <__aeabi_dmul>
 8006ce8:	4b65      	ldr	r3, [pc, #404]	@ (8006e80 <_dtoa_r+0x590>)
 8006cea:	2200      	movs	r2, #0
 8006cec:	f7f9 fad6 	bl	800029c <__adddf3>
 8006cf0:	4605      	mov	r5, r0
 8006cf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006cf6:	2c00      	cmp	r4, #0
 8006cf8:	d16a      	bne.n	8006dd0 <_dtoa_r+0x4e0>
 8006cfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cfe:	4b61      	ldr	r3, [pc, #388]	@ (8006e84 <_dtoa_r+0x594>)
 8006d00:	2200      	movs	r2, #0
 8006d02:	f7f9 fac9 	bl	8000298 <__aeabi_dsub>
 8006d06:	4602      	mov	r2, r0
 8006d08:	460b      	mov	r3, r1
 8006d0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006d0e:	462a      	mov	r2, r5
 8006d10:	4633      	mov	r3, r6
 8006d12:	f7f9 ff09 	bl	8000b28 <__aeabi_dcmpgt>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	f040 8298 	bne.w	800724c <_dtoa_r+0x95c>
 8006d1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d20:	462a      	mov	r2, r5
 8006d22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006d26:	f7f9 fee1 	bl	8000aec <__aeabi_dcmplt>
 8006d2a:	bb38      	cbnz	r0, 8006d7c <_dtoa_r+0x48c>
 8006d2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006d30:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006d34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f2c0 8157 	blt.w	8006fea <_dtoa_r+0x6fa>
 8006d3c:	2f0e      	cmp	r7, #14
 8006d3e:	f300 8154 	bgt.w	8006fea <_dtoa_r+0x6fa>
 8006d42:	4b4b      	ldr	r3, [pc, #300]	@ (8006e70 <_dtoa_r+0x580>)
 8006d44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d48:	ed93 7b00 	vldr	d7, [r3]
 8006d4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006d54:	f280 80e5 	bge.w	8006f22 <_dtoa_r+0x632>
 8006d58:	9b08      	ldr	r3, [sp, #32]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f300 80e1 	bgt.w	8006f22 <_dtoa_r+0x632>
 8006d60:	d10c      	bne.n	8006d7c <_dtoa_r+0x48c>
 8006d62:	4b48      	ldr	r3, [pc, #288]	@ (8006e84 <_dtoa_r+0x594>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	ec51 0b17 	vmov	r0, r1, d7
 8006d6a:	f7f9 fc4d 	bl	8000608 <__aeabi_dmul>
 8006d6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d72:	f7f9 fecf 	bl	8000b14 <__aeabi_dcmpge>
 8006d76:	2800      	cmp	r0, #0
 8006d78:	f000 8266 	beq.w	8007248 <_dtoa_r+0x958>
 8006d7c:	2400      	movs	r4, #0
 8006d7e:	4625      	mov	r5, r4
 8006d80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d82:	4656      	mov	r6, sl
 8006d84:	ea6f 0803 	mvn.w	r8, r3
 8006d88:	2700      	movs	r7, #0
 8006d8a:	4621      	mov	r1, r4
 8006d8c:	4648      	mov	r0, r9
 8006d8e:	f000 fcbf 	bl	8007710 <_Bfree>
 8006d92:	2d00      	cmp	r5, #0
 8006d94:	f000 80bd 	beq.w	8006f12 <_dtoa_r+0x622>
 8006d98:	b12f      	cbz	r7, 8006da6 <_dtoa_r+0x4b6>
 8006d9a:	42af      	cmp	r7, r5
 8006d9c:	d003      	beq.n	8006da6 <_dtoa_r+0x4b6>
 8006d9e:	4639      	mov	r1, r7
 8006da0:	4648      	mov	r0, r9
 8006da2:	f000 fcb5 	bl	8007710 <_Bfree>
 8006da6:	4629      	mov	r1, r5
 8006da8:	4648      	mov	r0, r9
 8006daa:	f000 fcb1 	bl	8007710 <_Bfree>
 8006dae:	e0b0      	b.n	8006f12 <_dtoa_r+0x622>
 8006db0:	07e2      	lsls	r2, r4, #31
 8006db2:	d505      	bpl.n	8006dc0 <_dtoa_r+0x4d0>
 8006db4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006db8:	f7f9 fc26 	bl	8000608 <__aeabi_dmul>
 8006dbc:	3601      	adds	r6, #1
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	1064      	asrs	r4, r4, #1
 8006dc2:	3508      	adds	r5, #8
 8006dc4:	e762      	b.n	8006c8c <_dtoa_r+0x39c>
 8006dc6:	2602      	movs	r6, #2
 8006dc8:	e765      	b.n	8006c96 <_dtoa_r+0x3a6>
 8006dca:	9c08      	ldr	r4, [sp, #32]
 8006dcc:	46b8      	mov	r8, r7
 8006dce:	e784      	b.n	8006cda <_dtoa_r+0x3ea>
 8006dd0:	4b27      	ldr	r3, [pc, #156]	@ (8006e70 <_dtoa_r+0x580>)
 8006dd2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006dd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ddc:	4454      	add	r4, sl
 8006dde:	2900      	cmp	r1, #0
 8006de0:	d054      	beq.n	8006e8c <_dtoa_r+0x59c>
 8006de2:	4929      	ldr	r1, [pc, #164]	@ (8006e88 <_dtoa_r+0x598>)
 8006de4:	2000      	movs	r0, #0
 8006de6:	f7f9 fd39 	bl	800085c <__aeabi_ddiv>
 8006dea:	4633      	mov	r3, r6
 8006dec:	462a      	mov	r2, r5
 8006dee:	f7f9 fa53 	bl	8000298 <__aeabi_dsub>
 8006df2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006df6:	4656      	mov	r6, sl
 8006df8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dfc:	f7f9 feb4 	bl	8000b68 <__aeabi_d2iz>
 8006e00:	4605      	mov	r5, r0
 8006e02:	f7f9 fb97 	bl	8000534 <__aeabi_i2d>
 8006e06:	4602      	mov	r2, r0
 8006e08:	460b      	mov	r3, r1
 8006e0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e0e:	f7f9 fa43 	bl	8000298 <__aeabi_dsub>
 8006e12:	3530      	adds	r5, #48	@ 0x30
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e1c:	f806 5b01 	strb.w	r5, [r6], #1
 8006e20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e24:	f7f9 fe62 	bl	8000aec <__aeabi_dcmplt>
 8006e28:	2800      	cmp	r0, #0
 8006e2a:	d172      	bne.n	8006f12 <_dtoa_r+0x622>
 8006e2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e30:	4911      	ldr	r1, [pc, #68]	@ (8006e78 <_dtoa_r+0x588>)
 8006e32:	2000      	movs	r0, #0
 8006e34:	f7f9 fa30 	bl	8000298 <__aeabi_dsub>
 8006e38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e3c:	f7f9 fe56 	bl	8000aec <__aeabi_dcmplt>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	f040 80b4 	bne.w	8006fae <_dtoa_r+0x6be>
 8006e46:	42a6      	cmp	r6, r4
 8006e48:	f43f af70 	beq.w	8006d2c <_dtoa_r+0x43c>
 8006e4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006e50:	4b0a      	ldr	r3, [pc, #40]	@ (8006e7c <_dtoa_r+0x58c>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	f7f9 fbd8 	bl	8000608 <__aeabi_dmul>
 8006e58:	4b08      	ldr	r3, [pc, #32]	@ (8006e7c <_dtoa_r+0x58c>)
 8006e5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e5e:	2200      	movs	r2, #0
 8006e60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e64:	f7f9 fbd0 	bl	8000608 <__aeabi_dmul>
 8006e68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e6c:	e7c4      	b.n	8006df8 <_dtoa_r+0x508>
 8006e6e:	bf00      	nop
 8006e70:	08008af8 	.word	0x08008af8
 8006e74:	08008ad0 	.word	0x08008ad0
 8006e78:	3ff00000 	.word	0x3ff00000
 8006e7c:	40240000 	.word	0x40240000
 8006e80:	401c0000 	.word	0x401c0000
 8006e84:	40140000 	.word	0x40140000
 8006e88:	3fe00000 	.word	0x3fe00000
 8006e8c:	4631      	mov	r1, r6
 8006e8e:	4628      	mov	r0, r5
 8006e90:	f7f9 fbba 	bl	8000608 <__aeabi_dmul>
 8006e94:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e98:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006e9a:	4656      	mov	r6, sl
 8006e9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ea0:	f7f9 fe62 	bl	8000b68 <__aeabi_d2iz>
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	f7f9 fb45 	bl	8000534 <__aeabi_i2d>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006eb2:	f7f9 f9f1 	bl	8000298 <__aeabi_dsub>
 8006eb6:	3530      	adds	r5, #48	@ 0x30
 8006eb8:	f806 5b01 	strb.w	r5, [r6], #1
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	460b      	mov	r3, r1
 8006ec0:	42a6      	cmp	r6, r4
 8006ec2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006ec6:	f04f 0200 	mov.w	r2, #0
 8006eca:	d124      	bne.n	8006f16 <_dtoa_r+0x626>
 8006ecc:	4baf      	ldr	r3, [pc, #700]	@ (800718c <_dtoa_r+0x89c>)
 8006ece:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006ed2:	f7f9 f9e3 	bl	800029c <__adddf3>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ede:	f7f9 fe23 	bl	8000b28 <__aeabi_dcmpgt>
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	d163      	bne.n	8006fae <_dtoa_r+0x6be>
 8006ee6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006eea:	49a8      	ldr	r1, [pc, #672]	@ (800718c <_dtoa_r+0x89c>)
 8006eec:	2000      	movs	r0, #0
 8006eee:	f7f9 f9d3 	bl	8000298 <__aeabi_dsub>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006efa:	f7f9 fdf7 	bl	8000aec <__aeabi_dcmplt>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	f43f af14 	beq.w	8006d2c <_dtoa_r+0x43c>
 8006f04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006f06:	1e73      	subs	r3, r6, #1
 8006f08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f0e:	2b30      	cmp	r3, #48	@ 0x30
 8006f10:	d0f8      	beq.n	8006f04 <_dtoa_r+0x614>
 8006f12:	4647      	mov	r7, r8
 8006f14:	e03b      	b.n	8006f8e <_dtoa_r+0x69e>
 8006f16:	4b9e      	ldr	r3, [pc, #632]	@ (8007190 <_dtoa_r+0x8a0>)
 8006f18:	f7f9 fb76 	bl	8000608 <__aeabi_dmul>
 8006f1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f20:	e7bc      	b.n	8006e9c <_dtoa_r+0x5ac>
 8006f22:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006f26:	4656      	mov	r6, sl
 8006f28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	4629      	mov	r1, r5
 8006f30:	f7f9 fc94 	bl	800085c <__aeabi_ddiv>
 8006f34:	f7f9 fe18 	bl	8000b68 <__aeabi_d2iz>
 8006f38:	4680      	mov	r8, r0
 8006f3a:	f7f9 fafb 	bl	8000534 <__aeabi_i2d>
 8006f3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f42:	f7f9 fb61 	bl	8000608 <__aeabi_dmul>
 8006f46:	4602      	mov	r2, r0
 8006f48:	460b      	mov	r3, r1
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	4629      	mov	r1, r5
 8006f4e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006f52:	f7f9 f9a1 	bl	8000298 <__aeabi_dsub>
 8006f56:	f806 4b01 	strb.w	r4, [r6], #1
 8006f5a:	9d08      	ldr	r5, [sp, #32]
 8006f5c:	eba6 040a 	sub.w	r4, r6, sl
 8006f60:	42a5      	cmp	r5, r4
 8006f62:	4602      	mov	r2, r0
 8006f64:	460b      	mov	r3, r1
 8006f66:	d133      	bne.n	8006fd0 <_dtoa_r+0x6e0>
 8006f68:	f7f9 f998 	bl	800029c <__adddf3>
 8006f6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f70:	4604      	mov	r4, r0
 8006f72:	460d      	mov	r5, r1
 8006f74:	f7f9 fdd8 	bl	8000b28 <__aeabi_dcmpgt>
 8006f78:	b9c0      	cbnz	r0, 8006fac <_dtoa_r+0x6bc>
 8006f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f7e:	4620      	mov	r0, r4
 8006f80:	4629      	mov	r1, r5
 8006f82:	f7f9 fda9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f86:	b110      	cbz	r0, 8006f8e <_dtoa_r+0x69e>
 8006f88:	f018 0f01 	tst.w	r8, #1
 8006f8c:	d10e      	bne.n	8006fac <_dtoa_r+0x6bc>
 8006f8e:	9903      	ldr	r1, [sp, #12]
 8006f90:	4648      	mov	r0, r9
 8006f92:	f000 fbbd 	bl	8007710 <_Bfree>
 8006f96:	2300      	movs	r3, #0
 8006f98:	7033      	strb	r3, [r6, #0]
 8006f9a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006f9c:	3701      	adds	r7, #1
 8006f9e:	601f      	str	r7, [r3, #0]
 8006fa0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	f000 824b 	beq.w	800743e <_dtoa_r+0xb4e>
 8006fa8:	601e      	str	r6, [r3, #0]
 8006faa:	e248      	b.n	800743e <_dtoa_r+0xb4e>
 8006fac:	46b8      	mov	r8, r7
 8006fae:	4633      	mov	r3, r6
 8006fb0:	461e      	mov	r6, r3
 8006fb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fb6:	2a39      	cmp	r2, #57	@ 0x39
 8006fb8:	d106      	bne.n	8006fc8 <_dtoa_r+0x6d8>
 8006fba:	459a      	cmp	sl, r3
 8006fbc:	d1f8      	bne.n	8006fb0 <_dtoa_r+0x6c0>
 8006fbe:	2230      	movs	r2, #48	@ 0x30
 8006fc0:	f108 0801 	add.w	r8, r8, #1
 8006fc4:	f88a 2000 	strb.w	r2, [sl]
 8006fc8:	781a      	ldrb	r2, [r3, #0]
 8006fca:	3201      	adds	r2, #1
 8006fcc:	701a      	strb	r2, [r3, #0]
 8006fce:	e7a0      	b.n	8006f12 <_dtoa_r+0x622>
 8006fd0:	4b6f      	ldr	r3, [pc, #444]	@ (8007190 <_dtoa_r+0x8a0>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f7f9 fb18 	bl	8000608 <__aeabi_dmul>
 8006fd8:	2200      	movs	r2, #0
 8006fda:	2300      	movs	r3, #0
 8006fdc:	4604      	mov	r4, r0
 8006fde:	460d      	mov	r5, r1
 8006fe0:	f7f9 fd7a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	d09f      	beq.n	8006f28 <_dtoa_r+0x638>
 8006fe8:	e7d1      	b.n	8006f8e <_dtoa_r+0x69e>
 8006fea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006fec:	2a00      	cmp	r2, #0
 8006fee:	f000 80ea 	beq.w	80071c6 <_dtoa_r+0x8d6>
 8006ff2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006ff4:	2a01      	cmp	r2, #1
 8006ff6:	f300 80cd 	bgt.w	8007194 <_dtoa_r+0x8a4>
 8006ffa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006ffc:	2a00      	cmp	r2, #0
 8006ffe:	f000 80c1 	beq.w	8007184 <_dtoa_r+0x894>
 8007002:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007006:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007008:	9e04      	ldr	r6, [sp, #16]
 800700a:	9a04      	ldr	r2, [sp, #16]
 800700c:	441a      	add	r2, r3
 800700e:	9204      	str	r2, [sp, #16]
 8007010:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007012:	2101      	movs	r1, #1
 8007014:	441a      	add	r2, r3
 8007016:	4648      	mov	r0, r9
 8007018:	9209      	str	r2, [sp, #36]	@ 0x24
 800701a:	f000 fc2d 	bl	8007878 <__i2b>
 800701e:	4605      	mov	r5, r0
 8007020:	b166      	cbz	r6, 800703c <_dtoa_r+0x74c>
 8007022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007024:	2b00      	cmp	r3, #0
 8007026:	dd09      	ble.n	800703c <_dtoa_r+0x74c>
 8007028:	42b3      	cmp	r3, r6
 800702a:	9a04      	ldr	r2, [sp, #16]
 800702c:	bfa8      	it	ge
 800702e:	4633      	movge	r3, r6
 8007030:	1ad2      	subs	r2, r2, r3
 8007032:	9204      	str	r2, [sp, #16]
 8007034:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007036:	1af6      	subs	r6, r6, r3
 8007038:	1ad3      	subs	r3, r2, r3
 800703a:	9309      	str	r3, [sp, #36]	@ 0x24
 800703c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800703e:	b30b      	cbz	r3, 8007084 <_dtoa_r+0x794>
 8007040:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007042:	2b00      	cmp	r3, #0
 8007044:	f000 80c6 	beq.w	80071d4 <_dtoa_r+0x8e4>
 8007048:	2c00      	cmp	r4, #0
 800704a:	f000 80c0 	beq.w	80071ce <_dtoa_r+0x8de>
 800704e:	4629      	mov	r1, r5
 8007050:	4622      	mov	r2, r4
 8007052:	4648      	mov	r0, r9
 8007054:	f000 fcc8 	bl	80079e8 <__pow5mult>
 8007058:	9a03      	ldr	r2, [sp, #12]
 800705a:	4601      	mov	r1, r0
 800705c:	4605      	mov	r5, r0
 800705e:	4648      	mov	r0, r9
 8007060:	f000 fc20 	bl	80078a4 <__multiply>
 8007064:	9903      	ldr	r1, [sp, #12]
 8007066:	4680      	mov	r8, r0
 8007068:	4648      	mov	r0, r9
 800706a:	f000 fb51 	bl	8007710 <_Bfree>
 800706e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007070:	1b1b      	subs	r3, r3, r4
 8007072:	930a      	str	r3, [sp, #40]	@ 0x28
 8007074:	f000 80b1 	beq.w	80071da <_dtoa_r+0x8ea>
 8007078:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800707a:	4641      	mov	r1, r8
 800707c:	4648      	mov	r0, r9
 800707e:	f000 fcb3 	bl	80079e8 <__pow5mult>
 8007082:	9003      	str	r0, [sp, #12]
 8007084:	2101      	movs	r1, #1
 8007086:	4648      	mov	r0, r9
 8007088:	f000 fbf6 	bl	8007878 <__i2b>
 800708c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800708e:	4604      	mov	r4, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	f000 81d8 	beq.w	8007446 <_dtoa_r+0xb56>
 8007096:	461a      	mov	r2, r3
 8007098:	4601      	mov	r1, r0
 800709a:	4648      	mov	r0, r9
 800709c:	f000 fca4 	bl	80079e8 <__pow5mult>
 80070a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	4604      	mov	r4, r0
 80070a6:	f300 809f 	bgt.w	80071e8 <_dtoa_r+0x8f8>
 80070aa:	9b06      	ldr	r3, [sp, #24]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f040 8097 	bne.w	80071e0 <_dtoa_r+0x8f0>
 80070b2:	9b07      	ldr	r3, [sp, #28]
 80070b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f040 8093 	bne.w	80071e4 <_dtoa_r+0x8f4>
 80070be:	9b07      	ldr	r3, [sp, #28]
 80070c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070c4:	0d1b      	lsrs	r3, r3, #20
 80070c6:	051b      	lsls	r3, r3, #20
 80070c8:	b133      	cbz	r3, 80070d8 <_dtoa_r+0x7e8>
 80070ca:	9b04      	ldr	r3, [sp, #16]
 80070cc:	3301      	adds	r3, #1
 80070ce:	9304      	str	r3, [sp, #16]
 80070d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d2:	3301      	adds	r3, #1
 80070d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80070d6:	2301      	movs	r3, #1
 80070d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80070da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f000 81b8 	beq.w	8007452 <_dtoa_r+0xb62>
 80070e2:	6923      	ldr	r3, [r4, #16]
 80070e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80070e8:	6918      	ldr	r0, [r3, #16]
 80070ea:	f000 fb79 	bl	80077e0 <__hi0bits>
 80070ee:	f1c0 0020 	rsb	r0, r0, #32
 80070f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f4:	4418      	add	r0, r3
 80070f6:	f010 001f 	ands.w	r0, r0, #31
 80070fa:	f000 8082 	beq.w	8007202 <_dtoa_r+0x912>
 80070fe:	f1c0 0320 	rsb	r3, r0, #32
 8007102:	2b04      	cmp	r3, #4
 8007104:	dd73      	ble.n	80071ee <_dtoa_r+0x8fe>
 8007106:	9b04      	ldr	r3, [sp, #16]
 8007108:	f1c0 001c 	rsb	r0, r0, #28
 800710c:	4403      	add	r3, r0
 800710e:	9304      	str	r3, [sp, #16]
 8007110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007112:	4403      	add	r3, r0
 8007114:	4406      	add	r6, r0
 8007116:	9309      	str	r3, [sp, #36]	@ 0x24
 8007118:	9b04      	ldr	r3, [sp, #16]
 800711a:	2b00      	cmp	r3, #0
 800711c:	dd05      	ble.n	800712a <_dtoa_r+0x83a>
 800711e:	9903      	ldr	r1, [sp, #12]
 8007120:	461a      	mov	r2, r3
 8007122:	4648      	mov	r0, r9
 8007124:	f000 fcba 	bl	8007a9c <__lshift>
 8007128:	9003      	str	r0, [sp, #12]
 800712a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800712c:	2b00      	cmp	r3, #0
 800712e:	dd05      	ble.n	800713c <_dtoa_r+0x84c>
 8007130:	4621      	mov	r1, r4
 8007132:	461a      	mov	r2, r3
 8007134:	4648      	mov	r0, r9
 8007136:	f000 fcb1 	bl	8007a9c <__lshift>
 800713a:	4604      	mov	r4, r0
 800713c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800713e:	2b00      	cmp	r3, #0
 8007140:	d061      	beq.n	8007206 <_dtoa_r+0x916>
 8007142:	9803      	ldr	r0, [sp, #12]
 8007144:	4621      	mov	r1, r4
 8007146:	f000 fd15 	bl	8007b74 <__mcmp>
 800714a:	2800      	cmp	r0, #0
 800714c:	da5b      	bge.n	8007206 <_dtoa_r+0x916>
 800714e:	2300      	movs	r3, #0
 8007150:	9903      	ldr	r1, [sp, #12]
 8007152:	220a      	movs	r2, #10
 8007154:	4648      	mov	r0, r9
 8007156:	f000 fafd 	bl	8007754 <__multadd>
 800715a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800715c:	9003      	str	r0, [sp, #12]
 800715e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007162:	2b00      	cmp	r3, #0
 8007164:	f000 8177 	beq.w	8007456 <_dtoa_r+0xb66>
 8007168:	4629      	mov	r1, r5
 800716a:	2300      	movs	r3, #0
 800716c:	220a      	movs	r2, #10
 800716e:	4648      	mov	r0, r9
 8007170:	f000 faf0 	bl	8007754 <__multadd>
 8007174:	f1bb 0f00 	cmp.w	fp, #0
 8007178:	4605      	mov	r5, r0
 800717a:	dc6f      	bgt.n	800725c <_dtoa_r+0x96c>
 800717c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800717e:	2b02      	cmp	r3, #2
 8007180:	dc49      	bgt.n	8007216 <_dtoa_r+0x926>
 8007182:	e06b      	b.n	800725c <_dtoa_r+0x96c>
 8007184:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007186:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800718a:	e73c      	b.n	8007006 <_dtoa_r+0x716>
 800718c:	3fe00000 	.word	0x3fe00000
 8007190:	40240000 	.word	0x40240000
 8007194:	9b08      	ldr	r3, [sp, #32]
 8007196:	1e5c      	subs	r4, r3, #1
 8007198:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800719a:	42a3      	cmp	r3, r4
 800719c:	db09      	blt.n	80071b2 <_dtoa_r+0x8c2>
 800719e:	1b1c      	subs	r4, r3, r4
 80071a0:	9b08      	ldr	r3, [sp, #32]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f6bf af30 	bge.w	8007008 <_dtoa_r+0x718>
 80071a8:	9b04      	ldr	r3, [sp, #16]
 80071aa:	9a08      	ldr	r2, [sp, #32]
 80071ac:	1a9e      	subs	r6, r3, r2
 80071ae:	2300      	movs	r3, #0
 80071b0:	e72b      	b.n	800700a <_dtoa_r+0x71a>
 80071b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071b6:	940a      	str	r4, [sp, #40]	@ 0x28
 80071b8:	1ae3      	subs	r3, r4, r3
 80071ba:	441a      	add	r2, r3
 80071bc:	9e04      	ldr	r6, [sp, #16]
 80071be:	9b08      	ldr	r3, [sp, #32]
 80071c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80071c2:	2400      	movs	r4, #0
 80071c4:	e721      	b.n	800700a <_dtoa_r+0x71a>
 80071c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80071c8:	9e04      	ldr	r6, [sp, #16]
 80071ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80071cc:	e728      	b.n	8007020 <_dtoa_r+0x730>
 80071ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80071d2:	e751      	b.n	8007078 <_dtoa_r+0x788>
 80071d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071d6:	9903      	ldr	r1, [sp, #12]
 80071d8:	e750      	b.n	800707c <_dtoa_r+0x78c>
 80071da:	f8cd 800c 	str.w	r8, [sp, #12]
 80071de:	e751      	b.n	8007084 <_dtoa_r+0x794>
 80071e0:	2300      	movs	r3, #0
 80071e2:	e779      	b.n	80070d8 <_dtoa_r+0x7e8>
 80071e4:	9b06      	ldr	r3, [sp, #24]
 80071e6:	e777      	b.n	80070d8 <_dtoa_r+0x7e8>
 80071e8:	2300      	movs	r3, #0
 80071ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80071ec:	e779      	b.n	80070e2 <_dtoa_r+0x7f2>
 80071ee:	d093      	beq.n	8007118 <_dtoa_r+0x828>
 80071f0:	9a04      	ldr	r2, [sp, #16]
 80071f2:	331c      	adds	r3, #28
 80071f4:	441a      	add	r2, r3
 80071f6:	9204      	str	r2, [sp, #16]
 80071f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071fa:	441a      	add	r2, r3
 80071fc:	441e      	add	r6, r3
 80071fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8007200:	e78a      	b.n	8007118 <_dtoa_r+0x828>
 8007202:	4603      	mov	r3, r0
 8007204:	e7f4      	b.n	80071f0 <_dtoa_r+0x900>
 8007206:	9b08      	ldr	r3, [sp, #32]
 8007208:	2b00      	cmp	r3, #0
 800720a:	46b8      	mov	r8, r7
 800720c:	dc20      	bgt.n	8007250 <_dtoa_r+0x960>
 800720e:	469b      	mov	fp, r3
 8007210:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007212:	2b02      	cmp	r3, #2
 8007214:	dd1e      	ble.n	8007254 <_dtoa_r+0x964>
 8007216:	f1bb 0f00 	cmp.w	fp, #0
 800721a:	f47f adb1 	bne.w	8006d80 <_dtoa_r+0x490>
 800721e:	4621      	mov	r1, r4
 8007220:	465b      	mov	r3, fp
 8007222:	2205      	movs	r2, #5
 8007224:	4648      	mov	r0, r9
 8007226:	f000 fa95 	bl	8007754 <__multadd>
 800722a:	4601      	mov	r1, r0
 800722c:	4604      	mov	r4, r0
 800722e:	9803      	ldr	r0, [sp, #12]
 8007230:	f000 fca0 	bl	8007b74 <__mcmp>
 8007234:	2800      	cmp	r0, #0
 8007236:	f77f ada3 	ble.w	8006d80 <_dtoa_r+0x490>
 800723a:	4656      	mov	r6, sl
 800723c:	2331      	movs	r3, #49	@ 0x31
 800723e:	f806 3b01 	strb.w	r3, [r6], #1
 8007242:	f108 0801 	add.w	r8, r8, #1
 8007246:	e59f      	b.n	8006d88 <_dtoa_r+0x498>
 8007248:	9c08      	ldr	r4, [sp, #32]
 800724a:	46b8      	mov	r8, r7
 800724c:	4625      	mov	r5, r4
 800724e:	e7f4      	b.n	800723a <_dtoa_r+0x94a>
 8007250:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007254:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007256:	2b00      	cmp	r3, #0
 8007258:	f000 8101 	beq.w	800745e <_dtoa_r+0xb6e>
 800725c:	2e00      	cmp	r6, #0
 800725e:	dd05      	ble.n	800726c <_dtoa_r+0x97c>
 8007260:	4629      	mov	r1, r5
 8007262:	4632      	mov	r2, r6
 8007264:	4648      	mov	r0, r9
 8007266:	f000 fc19 	bl	8007a9c <__lshift>
 800726a:	4605      	mov	r5, r0
 800726c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800726e:	2b00      	cmp	r3, #0
 8007270:	d05c      	beq.n	800732c <_dtoa_r+0xa3c>
 8007272:	6869      	ldr	r1, [r5, #4]
 8007274:	4648      	mov	r0, r9
 8007276:	f000 fa0b 	bl	8007690 <_Balloc>
 800727a:	4606      	mov	r6, r0
 800727c:	b928      	cbnz	r0, 800728a <_dtoa_r+0x99a>
 800727e:	4b82      	ldr	r3, [pc, #520]	@ (8007488 <_dtoa_r+0xb98>)
 8007280:	4602      	mov	r2, r0
 8007282:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007286:	f7ff bb47 	b.w	8006918 <_dtoa_r+0x28>
 800728a:	692a      	ldr	r2, [r5, #16]
 800728c:	3202      	adds	r2, #2
 800728e:	0092      	lsls	r2, r2, #2
 8007290:	f105 010c 	add.w	r1, r5, #12
 8007294:	300c      	adds	r0, #12
 8007296:	f7ff fa92 	bl	80067be <memcpy>
 800729a:	2201      	movs	r2, #1
 800729c:	4631      	mov	r1, r6
 800729e:	4648      	mov	r0, r9
 80072a0:	f000 fbfc 	bl	8007a9c <__lshift>
 80072a4:	f10a 0301 	add.w	r3, sl, #1
 80072a8:	9304      	str	r3, [sp, #16]
 80072aa:	eb0a 030b 	add.w	r3, sl, fp
 80072ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80072b0:	9b06      	ldr	r3, [sp, #24]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	462f      	mov	r7, r5
 80072b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ba:	4605      	mov	r5, r0
 80072bc:	9b04      	ldr	r3, [sp, #16]
 80072be:	9803      	ldr	r0, [sp, #12]
 80072c0:	4621      	mov	r1, r4
 80072c2:	f103 3bff 	add.w	fp, r3, #4294967295
 80072c6:	f7ff fa88 	bl	80067da <quorem>
 80072ca:	4603      	mov	r3, r0
 80072cc:	3330      	adds	r3, #48	@ 0x30
 80072ce:	9008      	str	r0, [sp, #32]
 80072d0:	4639      	mov	r1, r7
 80072d2:	9803      	ldr	r0, [sp, #12]
 80072d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072d6:	f000 fc4d 	bl	8007b74 <__mcmp>
 80072da:	462a      	mov	r2, r5
 80072dc:	9006      	str	r0, [sp, #24]
 80072de:	4621      	mov	r1, r4
 80072e0:	4648      	mov	r0, r9
 80072e2:	f000 fc63 	bl	8007bac <__mdiff>
 80072e6:	68c2      	ldr	r2, [r0, #12]
 80072e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072ea:	4606      	mov	r6, r0
 80072ec:	bb02      	cbnz	r2, 8007330 <_dtoa_r+0xa40>
 80072ee:	4601      	mov	r1, r0
 80072f0:	9803      	ldr	r0, [sp, #12]
 80072f2:	f000 fc3f 	bl	8007b74 <__mcmp>
 80072f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072f8:	4602      	mov	r2, r0
 80072fa:	4631      	mov	r1, r6
 80072fc:	4648      	mov	r0, r9
 80072fe:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007302:	f000 fa05 	bl	8007710 <_Bfree>
 8007306:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007308:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800730a:	9e04      	ldr	r6, [sp, #16]
 800730c:	ea42 0103 	orr.w	r1, r2, r3
 8007310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007312:	4319      	orrs	r1, r3
 8007314:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007316:	d10d      	bne.n	8007334 <_dtoa_r+0xa44>
 8007318:	2b39      	cmp	r3, #57	@ 0x39
 800731a:	d027      	beq.n	800736c <_dtoa_r+0xa7c>
 800731c:	9a06      	ldr	r2, [sp, #24]
 800731e:	2a00      	cmp	r2, #0
 8007320:	dd01      	ble.n	8007326 <_dtoa_r+0xa36>
 8007322:	9b08      	ldr	r3, [sp, #32]
 8007324:	3331      	adds	r3, #49	@ 0x31
 8007326:	f88b 3000 	strb.w	r3, [fp]
 800732a:	e52e      	b.n	8006d8a <_dtoa_r+0x49a>
 800732c:	4628      	mov	r0, r5
 800732e:	e7b9      	b.n	80072a4 <_dtoa_r+0x9b4>
 8007330:	2201      	movs	r2, #1
 8007332:	e7e2      	b.n	80072fa <_dtoa_r+0xa0a>
 8007334:	9906      	ldr	r1, [sp, #24]
 8007336:	2900      	cmp	r1, #0
 8007338:	db04      	blt.n	8007344 <_dtoa_r+0xa54>
 800733a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800733c:	4301      	orrs	r1, r0
 800733e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007340:	4301      	orrs	r1, r0
 8007342:	d120      	bne.n	8007386 <_dtoa_r+0xa96>
 8007344:	2a00      	cmp	r2, #0
 8007346:	ddee      	ble.n	8007326 <_dtoa_r+0xa36>
 8007348:	9903      	ldr	r1, [sp, #12]
 800734a:	9304      	str	r3, [sp, #16]
 800734c:	2201      	movs	r2, #1
 800734e:	4648      	mov	r0, r9
 8007350:	f000 fba4 	bl	8007a9c <__lshift>
 8007354:	4621      	mov	r1, r4
 8007356:	9003      	str	r0, [sp, #12]
 8007358:	f000 fc0c 	bl	8007b74 <__mcmp>
 800735c:	2800      	cmp	r0, #0
 800735e:	9b04      	ldr	r3, [sp, #16]
 8007360:	dc02      	bgt.n	8007368 <_dtoa_r+0xa78>
 8007362:	d1e0      	bne.n	8007326 <_dtoa_r+0xa36>
 8007364:	07da      	lsls	r2, r3, #31
 8007366:	d5de      	bpl.n	8007326 <_dtoa_r+0xa36>
 8007368:	2b39      	cmp	r3, #57	@ 0x39
 800736a:	d1da      	bne.n	8007322 <_dtoa_r+0xa32>
 800736c:	2339      	movs	r3, #57	@ 0x39
 800736e:	f88b 3000 	strb.w	r3, [fp]
 8007372:	4633      	mov	r3, r6
 8007374:	461e      	mov	r6, r3
 8007376:	3b01      	subs	r3, #1
 8007378:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800737c:	2a39      	cmp	r2, #57	@ 0x39
 800737e:	d04e      	beq.n	800741e <_dtoa_r+0xb2e>
 8007380:	3201      	adds	r2, #1
 8007382:	701a      	strb	r2, [r3, #0]
 8007384:	e501      	b.n	8006d8a <_dtoa_r+0x49a>
 8007386:	2a00      	cmp	r2, #0
 8007388:	dd03      	ble.n	8007392 <_dtoa_r+0xaa2>
 800738a:	2b39      	cmp	r3, #57	@ 0x39
 800738c:	d0ee      	beq.n	800736c <_dtoa_r+0xa7c>
 800738e:	3301      	adds	r3, #1
 8007390:	e7c9      	b.n	8007326 <_dtoa_r+0xa36>
 8007392:	9a04      	ldr	r2, [sp, #16]
 8007394:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007396:	f802 3c01 	strb.w	r3, [r2, #-1]
 800739a:	428a      	cmp	r2, r1
 800739c:	d028      	beq.n	80073f0 <_dtoa_r+0xb00>
 800739e:	9903      	ldr	r1, [sp, #12]
 80073a0:	2300      	movs	r3, #0
 80073a2:	220a      	movs	r2, #10
 80073a4:	4648      	mov	r0, r9
 80073a6:	f000 f9d5 	bl	8007754 <__multadd>
 80073aa:	42af      	cmp	r7, r5
 80073ac:	9003      	str	r0, [sp, #12]
 80073ae:	f04f 0300 	mov.w	r3, #0
 80073b2:	f04f 020a 	mov.w	r2, #10
 80073b6:	4639      	mov	r1, r7
 80073b8:	4648      	mov	r0, r9
 80073ba:	d107      	bne.n	80073cc <_dtoa_r+0xadc>
 80073bc:	f000 f9ca 	bl	8007754 <__multadd>
 80073c0:	4607      	mov	r7, r0
 80073c2:	4605      	mov	r5, r0
 80073c4:	9b04      	ldr	r3, [sp, #16]
 80073c6:	3301      	adds	r3, #1
 80073c8:	9304      	str	r3, [sp, #16]
 80073ca:	e777      	b.n	80072bc <_dtoa_r+0x9cc>
 80073cc:	f000 f9c2 	bl	8007754 <__multadd>
 80073d0:	4629      	mov	r1, r5
 80073d2:	4607      	mov	r7, r0
 80073d4:	2300      	movs	r3, #0
 80073d6:	220a      	movs	r2, #10
 80073d8:	4648      	mov	r0, r9
 80073da:	f000 f9bb 	bl	8007754 <__multadd>
 80073de:	4605      	mov	r5, r0
 80073e0:	e7f0      	b.n	80073c4 <_dtoa_r+0xad4>
 80073e2:	f1bb 0f00 	cmp.w	fp, #0
 80073e6:	bfcc      	ite	gt
 80073e8:	465e      	movgt	r6, fp
 80073ea:	2601      	movle	r6, #1
 80073ec:	4456      	add	r6, sl
 80073ee:	2700      	movs	r7, #0
 80073f0:	9903      	ldr	r1, [sp, #12]
 80073f2:	9304      	str	r3, [sp, #16]
 80073f4:	2201      	movs	r2, #1
 80073f6:	4648      	mov	r0, r9
 80073f8:	f000 fb50 	bl	8007a9c <__lshift>
 80073fc:	4621      	mov	r1, r4
 80073fe:	9003      	str	r0, [sp, #12]
 8007400:	f000 fbb8 	bl	8007b74 <__mcmp>
 8007404:	2800      	cmp	r0, #0
 8007406:	dcb4      	bgt.n	8007372 <_dtoa_r+0xa82>
 8007408:	d102      	bne.n	8007410 <_dtoa_r+0xb20>
 800740a:	9b04      	ldr	r3, [sp, #16]
 800740c:	07db      	lsls	r3, r3, #31
 800740e:	d4b0      	bmi.n	8007372 <_dtoa_r+0xa82>
 8007410:	4633      	mov	r3, r6
 8007412:	461e      	mov	r6, r3
 8007414:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007418:	2a30      	cmp	r2, #48	@ 0x30
 800741a:	d0fa      	beq.n	8007412 <_dtoa_r+0xb22>
 800741c:	e4b5      	b.n	8006d8a <_dtoa_r+0x49a>
 800741e:	459a      	cmp	sl, r3
 8007420:	d1a8      	bne.n	8007374 <_dtoa_r+0xa84>
 8007422:	2331      	movs	r3, #49	@ 0x31
 8007424:	f108 0801 	add.w	r8, r8, #1
 8007428:	f88a 3000 	strb.w	r3, [sl]
 800742c:	e4ad      	b.n	8006d8a <_dtoa_r+0x49a>
 800742e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007430:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800748c <_dtoa_r+0xb9c>
 8007434:	b11b      	cbz	r3, 800743e <_dtoa_r+0xb4e>
 8007436:	f10a 0308 	add.w	r3, sl, #8
 800743a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800743c:	6013      	str	r3, [r2, #0]
 800743e:	4650      	mov	r0, sl
 8007440:	b017      	add	sp, #92	@ 0x5c
 8007442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007446:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007448:	2b01      	cmp	r3, #1
 800744a:	f77f ae2e 	ble.w	80070aa <_dtoa_r+0x7ba>
 800744e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007450:	930a      	str	r3, [sp, #40]	@ 0x28
 8007452:	2001      	movs	r0, #1
 8007454:	e64d      	b.n	80070f2 <_dtoa_r+0x802>
 8007456:	f1bb 0f00 	cmp.w	fp, #0
 800745a:	f77f aed9 	ble.w	8007210 <_dtoa_r+0x920>
 800745e:	4656      	mov	r6, sl
 8007460:	9803      	ldr	r0, [sp, #12]
 8007462:	4621      	mov	r1, r4
 8007464:	f7ff f9b9 	bl	80067da <quorem>
 8007468:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800746c:	f806 3b01 	strb.w	r3, [r6], #1
 8007470:	eba6 020a 	sub.w	r2, r6, sl
 8007474:	4593      	cmp	fp, r2
 8007476:	ddb4      	ble.n	80073e2 <_dtoa_r+0xaf2>
 8007478:	9903      	ldr	r1, [sp, #12]
 800747a:	2300      	movs	r3, #0
 800747c:	220a      	movs	r2, #10
 800747e:	4648      	mov	r0, r9
 8007480:	f000 f968 	bl	8007754 <__multadd>
 8007484:	9003      	str	r0, [sp, #12]
 8007486:	e7eb      	b.n	8007460 <_dtoa_r+0xb70>
 8007488:	08008a00 	.word	0x08008a00
 800748c:	08008984 	.word	0x08008984

08007490 <_free_r>:
 8007490:	b538      	push	{r3, r4, r5, lr}
 8007492:	4605      	mov	r5, r0
 8007494:	2900      	cmp	r1, #0
 8007496:	d041      	beq.n	800751c <_free_r+0x8c>
 8007498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800749c:	1f0c      	subs	r4, r1, #4
 800749e:	2b00      	cmp	r3, #0
 80074a0:	bfb8      	it	lt
 80074a2:	18e4      	addlt	r4, r4, r3
 80074a4:	f000 f8e8 	bl	8007678 <__malloc_lock>
 80074a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007520 <_free_r+0x90>)
 80074aa:	6813      	ldr	r3, [r2, #0]
 80074ac:	b933      	cbnz	r3, 80074bc <_free_r+0x2c>
 80074ae:	6063      	str	r3, [r4, #4]
 80074b0:	6014      	str	r4, [r2, #0]
 80074b2:	4628      	mov	r0, r5
 80074b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074b8:	f000 b8e4 	b.w	8007684 <__malloc_unlock>
 80074bc:	42a3      	cmp	r3, r4
 80074be:	d908      	bls.n	80074d2 <_free_r+0x42>
 80074c0:	6820      	ldr	r0, [r4, #0]
 80074c2:	1821      	adds	r1, r4, r0
 80074c4:	428b      	cmp	r3, r1
 80074c6:	bf01      	itttt	eq
 80074c8:	6819      	ldreq	r1, [r3, #0]
 80074ca:	685b      	ldreq	r3, [r3, #4]
 80074cc:	1809      	addeq	r1, r1, r0
 80074ce:	6021      	streq	r1, [r4, #0]
 80074d0:	e7ed      	b.n	80074ae <_free_r+0x1e>
 80074d2:	461a      	mov	r2, r3
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	b10b      	cbz	r3, 80074dc <_free_r+0x4c>
 80074d8:	42a3      	cmp	r3, r4
 80074da:	d9fa      	bls.n	80074d2 <_free_r+0x42>
 80074dc:	6811      	ldr	r1, [r2, #0]
 80074de:	1850      	adds	r0, r2, r1
 80074e0:	42a0      	cmp	r0, r4
 80074e2:	d10b      	bne.n	80074fc <_free_r+0x6c>
 80074e4:	6820      	ldr	r0, [r4, #0]
 80074e6:	4401      	add	r1, r0
 80074e8:	1850      	adds	r0, r2, r1
 80074ea:	4283      	cmp	r3, r0
 80074ec:	6011      	str	r1, [r2, #0]
 80074ee:	d1e0      	bne.n	80074b2 <_free_r+0x22>
 80074f0:	6818      	ldr	r0, [r3, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	6053      	str	r3, [r2, #4]
 80074f6:	4408      	add	r0, r1
 80074f8:	6010      	str	r0, [r2, #0]
 80074fa:	e7da      	b.n	80074b2 <_free_r+0x22>
 80074fc:	d902      	bls.n	8007504 <_free_r+0x74>
 80074fe:	230c      	movs	r3, #12
 8007500:	602b      	str	r3, [r5, #0]
 8007502:	e7d6      	b.n	80074b2 <_free_r+0x22>
 8007504:	6820      	ldr	r0, [r4, #0]
 8007506:	1821      	adds	r1, r4, r0
 8007508:	428b      	cmp	r3, r1
 800750a:	bf04      	itt	eq
 800750c:	6819      	ldreq	r1, [r3, #0]
 800750e:	685b      	ldreq	r3, [r3, #4]
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	bf04      	itt	eq
 8007514:	1809      	addeq	r1, r1, r0
 8007516:	6021      	streq	r1, [r4, #0]
 8007518:	6054      	str	r4, [r2, #4]
 800751a:	e7ca      	b.n	80074b2 <_free_r+0x22>
 800751c:	bd38      	pop	{r3, r4, r5, pc}
 800751e:	bf00      	nop
 8007520:	20004dd8 	.word	0x20004dd8

08007524 <malloc>:
 8007524:	4b02      	ldr	r3, [pc, #8]	@ (8007530 <malloc+0xc>)
 8007526:	4601      	mov	r1, r0
 8007528:	6818      	ldr	r0, [r3, #0]
 800752a:	f000 b825 	b.w	8007578 <_malloc_r>
 800752e:	bf00      	nop
 8007530:	2000002c 	.word	0x2000002c

08007534 <sbrk_aligned>:
 8007534:	b570      	push	{r4, r5, r6, lr}
 8007536:	4e0f      	ldr	r6, [pc, #60]	@ (8007574 <sbrk_aligned+0x40>)
 8007538:	460c      	mov	r4, r1
 800753a:	6831      	ldr	r1, [r6, #0]
 800753c:	4605      	mov	r5, r0
 800753e:	b911      	cbnz	r1, 8007546 <sbrk_aligned+0x12>
 8007540:	f000 fe3e 	bl	80081c0 <_sbrk_r>
 8007544:	6030      	str	r0, [r6, #0]
 8007546:	4621      	mov	r1, r4
 8007548:	4628      	mov	r0, r5
 800754a:	f000 fe39 	bl	80081c0 <_sbrk_r>
 800754e:	1c43      	adds	r3, r0, #1
 8007550:	d103      	bne.n	800755a <sbrk_aligned+0x26>
 8007552:	f04f 34ff 	mov.w	r4, #4294967295
 8007556:	4620      	mov	r0, r4
 8007558:	bd70      	pop	{r4, r5, r6, pc}
 800755a:	1cc4      	adds	r4, r0, #3
 800755c:	f024 0403 	bic.w	r4, r4, #3
 8007560:	42a0      	cmp	r0, r4
 8007562:	d0f8      	beq.n	8007556 <sbrk_aligned+0x22>
 8007564:	1a21      	subs	r1, r4, r0
 8007566:	4628      	mov	r0, r5
 8007568:	f000 fe2a 	bl	80081c0 <_sbrk_r>
 800756c:	3001      	adds	r0, #1
 800756e:	d1f2      	bne.n	8007556 <sbrk_aligned+0x22>
 8007570:	e7ef      	b.n	8007552 <sbrk_aligned+0x1e>
 8007572:	bf00      	nop
 8007574:	20004dd4 	.word	0x20004dd4

08007578 <_malloc_r>:
 8007578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800757c:	1ccd      	adds	r5, r1, #3
 800757e:	f025 0503 	bic.w	r5, r5, #3
 8007582:	3508      	adds	r5, #8
 8007584:	2d0c      	cmp	r5, #12
 8007586:	bf38      	it	cc
 8007588:	250c      	movcc	r5, #12
 800758a:	2d00      	cmp	r5, #0
 800758c:	4606      	mov	r6, r0
 800758e:	db01      	blt.n	8007594 <_malloc_r+0x1c>
 8007590:	42a9      	cmp	r1, r5
 8007592:	d904      	bls.n	800759e <_malloc_r+0x26>
 8007594:	230c      	movs	r3, #12
 8007596:	6033      	str	r3, [r6, #0]
 8007598:	2000      	movs	r0, #0
 800759a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800759e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007674 <_malloc_r+0xfc>
 80075a2:	f000 f869 	bl	8007678 <__malloc_lock>
 80075a6:	f8d8 3000 	ldr.w	r3, [r8]
 80075aa:	461c      	mov	r4, r3
 80075ac:	bb44      	cbnz	r4, 8007600 <_malloc_r+0x88>
 80075ae:	4629      	mov	r1, r5
 80075b0:	4630      	mov	r0, r6
 80075b2:	f7ff ffbf 	bl	8007534 <sbrk_aligned>
 80075b6:	1c43      	adds	r3, r0, #1
 80075b8:	4604      	mov	r4, r0
 80075ba:	d158      	bne.n	800766e <_malloc_r+0xf6>
 80075bc:	f8d8 4000 	ldr.w	r4, [r8]
 80075c0:	4627      	mov	r7, r4
 80075c2:	2f00      	cmp	r7, #0
 80075c4:	d143      	bne.n	800764e <_malloc_r+0xd6>
 80075c6:	2c00      	cmp	r4, #0
 80075c8:	d04b      	beq.n	8007662 <_malloc_r+0xea>
 80075ca:	6823      	ldr	r3, [r4, #0]
 80075cc:	4639      	mov	r1, r7
 80075ce:	4630      	mov	r0, r6
 80075d0:	eb04 0903 	add.w	r9, r4, r3
 80075d4:	f000 fdf4 	bl	80081c0 <_sbrk_r>
 80075d8:	4581      	cmp	r9, r0
 80075da:	d142      	bne.n	8007662 <_malloc_r+0xea>
 80075dc:	6821      	ldr	r1, [r4, #0]
 80075de:	1a6d      	subs	r5, r5, r1
 80075e0:	4629      	mov	r1, r5
 80075e2:	4630      	mov	r0, r6
 80075e4:	f7ff ffa6 	bl	8007534 <sbrk_aligned>
 80075e8:	3001      	adds	r0, #1
 80075ea:	d03a      	beq.n	8007662 <_malloc_r+0xea>
 80075ec:	6823      	ldr	r3, [r4, #0]
 80075ee:	442b      	add	r3, r5
 80075f0:	6023      	str	r3, [r4, #0]
 80075f2:	f8d8 3000 	ldr.w	r3, [r8]
 80075f6:	685a      	ldr	r2, [r3, #4]
 80075f8:	bb62      	cbnz	r2, 8007654 <_malloc_r+0xdc>
 80075fa:	f8c8 7000 	str.w	r7, [r8]
 80075fe:	e00f      	b.n	8007620 <_malloc_r+0xa8>
 8007600:	6822      	ldr	r2, [r4, #0]
 8007602:	1b52      	subs	r2, r2, r5
 8007604:	d420      	bmi.n	8007648 <_malloc_r+0xd0>
 8007606:	2a0b      	cmp	r2, #11
 8007608:	d917      	bls.n	800763a <_malloc_r+0xc2>
 800760a:	1961      	adds	r1, r4, r5
 800760c:	42a3      	cmp	r3, r4
 800760e:	6025      	str	r5, [r4, #0]
 8007610:	bf18      	it	ne
 8007612:	6059      	strne	r1, [r3, #4]
 8007614:	6863      	ldr	r3, [r4, #4]
 8007616:	bf08      	it	eq
 8007618:	f8c8 1000 	streq.w	r1, [r8]
 800761c:	5162      	str	r2, [r4, r5]
 800761e:	604b      	str	r3, [r1, #4]
 8007620:	4630      	mov	r0, r6
 8007622:	f000 f82f 	bl	8007684 <__malloc_unlock>
 8007626:	f104 000b 	add.w	r0, r4, #11
 800762a:	1d23      	adds	r3, r4, #4
 800762c:	f020 0007 	bic.w	r0, r0, #7
 8007630:	1ac2      	subs	r2, r0, r3
 8007632:	bf1c      	itt	ne
 8007634:	1a1b      	subne	r3, r3, r0
 8007636:	50a3      	strne	r3, [r4, r2]
 8007638:	e7af      	b.n	800759a <_malloc_r+0x22>
 800763a:	6862      	ldr	r2, [r4, #4]
 800763c:	42a3      	cmp	r3, r4
 800763e:	bf0c      	ite	eq
 8007640:	f8c8 2000 	streq.w	r2, [r8]
 8007644:	605a      	strne	r2, [r3, #4]
 8007646:	e7eb      	b.n	8007620 <_malloc_r+0xa8>
 8007648:	4623      	mov	r3, r4
 800764a:	6864      	ldr	r4, [r4, #4]
 800764c:	e7ae      	b.n	80075ac <_malloc_r+0x34>
 800764e:	463c      	mov	r4, r7
 8007650:	687f      	ldr	r7, [r7, #4]
 8007652:	e7b6      	b.n	80075c2 <_malloc_r+0x4a>
 8007654:	461a      	mov	r2, r3
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	42a3      	cmp	r3, r4
 800765a:	d1fb      	bne.n	8007654 <_malloc_r+0xdc>
 800765c:	2300      	movs	r3, #0
 800765e:	6053      	str	r3, [r2, #4]
 8007660:	e7de      	b.n	8007620 <_malloc_r+0xa8>
 8007662:	230c      	movs	r3, #12
 8007664:	6033      	str	r3, [r6, #0]
 8007666:	4630      	mov	r0, r6
 8007668:	f000 f80c 	bl	8007684 <__malloc_unlock>
 800766c:	e794      	b.n	8007598 <_malloc_r+0x20>
 800766e:	6005      	str	r5, [r0, #0]
 8007670:	e7d6      	b.n	8007620 <_malloc_r+0xa8>
 8007672:	bf00      	nop
 8007674:	20004dd8 	.word	0x20004dd8

08007678 <__malloc_lock>:
 8007678:	4801      	ldr	r0, [pc, #4]	@ (8007680 <__malloc_lock+0x8>)
 800767a:	f7ff b89e 	b.w	80067ba <__retarget_lock_acquire_recursive>
 800767e:	bf00      	nop
 8007680:	20004dd0 	.word	0x20004dd0

08007684 <__malloc_unlock>:
 8007684:	4801      	ldr	r0, [pc, #4]	@ (800768c <__malloc_unlock+0x8>)
 8007686:	f7ff b899 	b.w	80067bc <__retarget_lock_release_recursive>
 800768a:	bf00      	nop
 800768c:	20004dd0 	.word	0x20004dd0

08007690 <_Balloc>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	69c6      	ldr	r6, [r0, #28]
 8007694:	4604      	mov	r4, r0
 8007696:	460d      	mov	r5, r1
 8007698:	b976      	cbnz	r6, 80076b8 <_Balloc+0x28>
 800769a:	2010      	movs	r0, #16
 800769c:	f7ff ff42 	bl	8007524 <malloc>
 80076a0:	4602      	mov	r2, r0
 80076a2:	61e0      	str	r0, [r4, #28]
 80076a4:	b920      	cbnz	r0, 80076b0 <_Balloc+0x20>
 80076a6:	4b18      	ldr	r3, [pc, #96]	@ (8007708 <_Balloc+0x78>)
 80076a8:	4818      	ldr	r0, [pc, #96]	@ (800770c <_Balloc+0x7c>)
 80076aa:	216b      	movs	r1, #107	@ 0x6b
 80076ac:	f000 fd98 	bl	80081e0 <__assert_func>
 80076b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076b4:	6006      	str	r6, [r0, #0]
 80076b6:	60c6      	str	r6, [r0, #12]
 80076b8:	69e6      	ldr	r6, [r4, #28]
 80076ba:	68f3      	ldr	r3, [r6, #12]
 80076bc:	b183      	cbz	r3, 80076e0 <_Balloc+0x50>
 80076be:	69e3      	ldr	r3, [r4, #28]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80076c6:	b9b8      	cbnz	r0, 80076f8 <_Balloc+0x68>
 80076c8:	2101      	movs	r1, #1
 80076ca:	fa01 f605 	lsl.w	r6, r1, r5
 80076ce:	1d72      	adds	r2, r6, #5
 80076d0:	0092      	lsls	r2, r2, #2
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 fda2 	bl	800821c <_calloc_r>
 80076d8:	b160      	cbz	r0, 80076f4 <_Balloc+0x64>
 80076da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076de:	e00e      	b.n	80076fe <_Balloc+0x6e>
 80076e0:	2221      	movs	r2, #33	@ 0x21
 80076e2:	2104      	movs	r1, #4
 80076e4:	4620      	mov	r0, r4
 80076e6:	f000 fd99 	bl	800821c <_calloc_r>
 80076ea:	69e3      	ldr	r3, [r4, #28]
 80076ec:	60f0      	str	r0, [r6, #12]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1e4      	bne.n	80076be <_Balloc+0x2e>
 80076f4:	2000      	movs	r0, #0
 80076f6:	bd70      	pop	{r4, r5, r6, pc}
 80076f8:	6802      	ldr	r2, [r0, #0]
 80076fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80076fe:	2300      	movs	r3, #0
 8007700:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007704:	e7f7      	b.n	80076f6 <_Balloc+0x66>
 8007706:	bf00      	nop
 8007708:	08008991 	.word	0x08008991
 800770c:	08008a11 	.word	0x08008a11

08007710 <_Bfree>:
 8007710:	b570      	push	{r4, r5, r6, lr}
 8007712:	69c6      	ldr	r6, [r0, #28]
 8007714:	4605      	mov	r5, r0
 8007716:	460c      	mov	r4, r1
 8007718:	b976      	cbnz	r6, 8007738 <_Bfree+0x28>
 800771a:	2010      	movs	r0, #16
 800771c:	f7ff ff02 	bl	8007524 <malloc>
 8007720:	4602      	mov	r2, r0
 8007722:	61e8      	str	r0, [r5, #28]
 8007724:	b920      	cbnz	r0, 8007730 <_Bfree+0x20>
 8007726:	4b09      	ldr	r3, [pc, #36]	@ (800774c <_Bfree+0x3c>)
 8007728:	4809      	ldr	r0, [pc, #36]	@ (8007750 <_Bfree+0x40>)
 800772a:	218f      	movs	r1, #143	@ 0x8f
 800772c:	f000 fd58 	bl	80081e0 <__assert_func>
 8007730:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007734:	6006      	str	r6, [r0, #0]
 8007736:	60c6      	str	r6, [r0, #12]
 8007738:	b13c      	cbz	r4, 800774a <_Bfree+0x3a>
 800773a:	69eb      	ldr	r3, [r5, #28]
 800773c:	6862      	ldr	r2, [r4, #4]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007744:	6021      	str	r1, [r4, #0]
 8007746:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800774a:	bd70      	pop	{r4, r5, r6, pc}
 800774c:	08008991 	.word	0x08008991
 8007750:	08008a11 	.word	0x08008a11

08007754 <__multadd>:
 8007754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007758:	690d      	ldr	r5, [r1, #16]
 800775a:	4607      	mov	r7, r0
 800775c:	460c      	mov	r4, r1
 800775e:	461e      	mov	r6, r3
 8007760:	f101 0c14 	add.w	ip, r1, #20
 8007764:	2000      	movs	r0, #0
 8007766:	f8dc 3000 	ldr.w	r3, [ip]
 800776a:	b299      	uxth	r1, r3
 800776c:	fb02 6101 	mla	r1, r2, r1, r6
 8007770:	0c1e      	lsrs	r6, r3, #16
 8007772:	0c0b      	lsrs	r3, r1, #16
 8007774:	fb02 3306 	mla	r3, r2, r6, r3
 8007778:	b289      	uxth	r1, r1
 800777a:	3001      	adds	r0, #1
 800777c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007780:	4285      	cmp	r5, r0
 8007782:	f84c 1b04 	str.w	r1, [ip], #4
 8007786:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800778a:	dcec      	bgt.n	8007766 <__multadd+0x12>
 800778c:	b30e      	cbz	r6, 80077d2 <__multadd+0x7e>
 800778e:	68a3      	ldr	r3, [r4, #8]
 8007790:	42ab      	cmp	r3, r5
 8007792:	dc19      	bgt.n	80077c8 <__multadd+0x74>
 8007794:	6861      	ldr	r1, [r4, #4]
 8007796:	4638      	mov	r0, r7
 8007798:	3101      	adds	r1, #1
 800779a:	f7ff ff79 	bl	8007690 <_Balloc>
 800779e:	4680      	mov	r8, r0
 80077a0:	b928      	cbnz	r0, 80077ae <__multadd+0x5a>
 80077a2:	4602      	mov	r2, r0
 80077a4:	4b0c      	ldr	r3, [pc, #48]	@ (80077d8 <__multadd+0x84>)
 80077a6:	480d      	ldr	r0, [pc, #52]	@ (80077dc <__multadd+0x88>)
 80077a8:	21ba      	movs	r1, #186	@ 0xba
 80077aa:	f000 fd19 	bl	80081e0 <__assert_func>
 80077ae:	6922      	ldr	r2, [r4, #16]
 80077b0:	3202      	adds	r2, #2
 80077b2:	f104 010c 	add.w	r1, r4, #12
 80077b6:	0092      	lsls	r2, r2, #2
 80077b8:	300c      	adds	r0, #12
 80077ba:	f7ff f800 	bl	80067be <memcpy>
 80077be:	4621      	mov	r1, r4
 80077c0:	4638      	mov	r0, r7
 80077c2:	f7ff ffa5 	bl	8007710 <_Bfree>
 80077c6:	4644      	mov	r4, r8
 80077c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077cc:	3501      	adds	r5, #1
 80077ce:	615e      	str	r6, [r3, #20]
 80077d0:	6125      	str	r5, [r4, #16]
 80077d2:	4620      	mov	r0, r4
 80077d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077d8:	08008a00 	.word	0x08008a00
 80077dc:	08008a11 	.word	0x08008a11

080077e0 <__hi0bits>:
 80077e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80077e4:	4603      	mov	r3, r0
 80077e6:	bf36      	itet	cc
 80077e8:	0403      	lslcc	r3, r0, #16
 80077ea:	2000      	movcs	r0, #0
 80077ec:	2010      	movcc	r0, #16
 80077ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077f2:	bf3c      	itt	cc
 80077f4:	021b      	lslcc	r3, r3, #8
 80077f6:	3008      	addcc	r0, #8
 80077f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077fc:	bf3c      	itt	cc
 80077fe:	011b      	lslcc	r3, r3, #4
 8007800:	3004      	addcc	r0, #4
 8007802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007806:	bf3c      	itt	cc
 8007808:	009b      	lslcc	r3, r3, #2
 800780a:	3002      	addcc	r0, #2
 800780c:	2b00      	cmp	r3, #0
 800780e:	db05      	blt.n	800781c <__hi0bits+0x3c>
 8007810:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007814:	f100 0001 	add.w	r0, r0, #1
 8007818:	bf08      	it	eq
 800781a:	2020      	moveq	r0, #32
 800781c:	4770      	bx	lr

0800781e <__lo0bits>:
 800781e:	6803      	ldr	r3, [r0, #0]
 8007820:	4602      	mov	r2, r0
 8007822:	f013 0007 	ands.w	r0, r3, #7
 8007826:	d00b      	beq.n	8007840 <__lo0bits+0x22>
 8007828:	07d9      	lsls	r1, r3, #31
 800782a:	d421      	bmi.n	8007870 <__lo0bits+0x52>
 800782c:	0798      	lsls	r0, r3, #30
 800782e:	bf49      	itett	mi
 8007830:	085b      	lsrmi	r3, r3, #1
 8007832:	089b      	lsrpl	r3, r3, #2
 8007834:	2001      	movmi	r0, #1
 8007836:	6013      	strmi	r3, [r2, #0]
 8007838:	bf5c      	itt	pl
 800783a:	6013      	strpl	r3, [r2, #0]
 800783c:	2002      	movpl	r0, #2
 800783e:	4770      	bx	lr
 8007840:	b299      	uxth	r1, r3
 8007842:	b909      	cbnz	r1, 8007848 <__lo0bits+0x2a>
 8007844:	0c1b      	lsrs	r3, r3, #16
 8007846:	2010      	movs	r0, #16
 8007848:	b2d9      	uxtb	r1, r3
 800784a:	b909      	cbnz	r1, 8007850 <__lo0bits+0x32>
 800784c:	3008      	adds	r0, #8
 800784e:	0a1b      	lsrs	r3, r3, #8
 8007850:	0719      	lsls	r1, r3, #28
 8007852:	bf04      	itt	eq
 8007854:	091b      	lsreq	r3, r3, #4
 8007856:	3004      	addeq	r0, #4
 8007858:	0799      	lsls	r1, r3, #30
 800785a:	bf04      	itt	eq
 800785c:	089b      	lsreq	r3, r3, #2
 800785e:	3002      	addeq	r0, #2
 8007860:	07d9      	lsls	r1, r3, #31
 8007862:	d403      	bmi.n	800786c <__lo0bits+0x4e>
 8007864:	085b      	lsrs	r3, r3, #1
 8007866:	f100 0001 	add.w	r0, r0, #1
 800786a:	d003      	beq.n	8007874 <__lo0bits+0x56>
 800786c:	6013      	str	r3, [r2, #0]
 800786e:	4770      	bx	lr
 8007870:	2000      	movs	r0, #0
 8007872:	4770      	bx	lr
 8007874:	2020      	movs	r0, #32
 8007876:	4770      	bx	lr

08007878 <__i2b>:
 8007878:	b510      	push	{r4, lr}
 800787a:	460c      	mov	r4, r1
 800787c:	2101      	movs	r1, #1
 800787e:	f7ff ff07 	bl	8007690 <_Balloc>
 8007882:	4602      	mov	r2, r0
 8007884:	b928      	cbnz	r0, 8007892 <__i2b+0x1a>
 8007886:	4b05      	ldr	r3, [pc, #20]	@ (800789c <__i2b+0x24>)
 8007888:	4805      	ldr	r0, [pc, #20]	@ (80078a0 <__i2b+0x28>)
 800788a:	f240 1145 	movw	r1, #325	@ 0x145
 800788e:	f000 fca7 	bl	80081e0 <__assert_func>
 8007892:	2301      	movs	r3, #1
 8007894:	6144      	str	r4, [r0, #20]
 8007896:	6103      	str	r3, [r0, #16]
 8007898:	bd10      	pop	{r4, pc}
 800789a:	bf00      	nop
 800789c:	08008a00 	.word	0x08008a00
 80078a0:	08008a11 	.word	0x08008a11

080078a4 <__multiply>:
 80078a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078a8:	4617      	mov	r7, r2
 80078aa:	690a      	ldr	r2, [r1, #16]
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	bfa8      	it	ge
 80078b2:	463b      	movge	r3, r7
 80078b4:	4689      	mov	r9, r1
 80078b6:	bfa4      	itt	ge
 80078b8:	460f      	movge	r7, r1
 80078ba:	4699      	movge	r9, r3
 80078bc:	693d      	ldr	r5, [r7, #16]
 80078be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	6879      	ldr	r1, [r7, #4]
 80078c6:	eb05 060a 	add.w	r6, r5, sl
 80078ca:	42b3      	cmp	r3, r6
 80078cc:	b085      	sub	sp, #20
 80078ce:	bfb8      	it	lt
 80078d0:	3101      	addlt	r1, #1
 80078d2:	f7ff fedd 	bl	8007690 <_Balloc>
 80078d6:	b930      	cbnz	r0, 80078e6 <__multiply+0x42>
 80078d8:	4602      	mov	r2, r0
 80078da:	4b41      	ldr	r3, [pc, #260]	@ (80079e0 <__multiply+0x13c>)
 80078dc:	4841      	ldr	r0, [pc, #260]	@ (80079e4 <__multiply+0x140>)
 80078de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80078e2:	f000 fc7d 	bl	80081e0 <__assert_func>
 80078e6:	f100 0414 	add.w	r4, r0, #20
 80078ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80078ee:	4623      	mov	r3, r4
 80078f0:	2200      	movs	r2, #0
 80078f2:	4573      	cmp	r3, lr
 80078f4:	d320      	bcc.n	8007938 <__multiply+0x94>
 80078f6:	f107 0814 	add.w	r8, r7, #20
 80078fa:	f109 0114 	add.w	r1, r9, #20
 80078fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007902:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007906:	9302      	str	r3, [sp, #8]
 8007908:	1beb      	subs	r3, r5, r7
 800790a:	3b15      	subs	r3, #21
 800790c:	f023 0303 	bic.w	r3, r3, #3
 8007910:	3304      	adds	r3, #4
 8007912:	3715      	adds	r7, #21
 8007914:	42bd      	cmp	r5, r7
 8007916:	bf38      	it	cc
 8007918:	2304      	movcc	r3, #4
 800791a:	9301      	str	r3, [sp, #4]
 800791c:	9b02      	ldr	r3, [sp, #8]
 800791e:	9103      	str	r1, [sp, #12]
 8007920:	428b      	cmp	r3, r1
 8007922:	d80c      	bhi.n	800793e <__multiply+0x9a>
 8007924:	2e00      	cmp	r6, #0
 8007926:	dd03      	ble.n	8007930 <__multiply+0x8c>
 8007928:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800792c:	2b00      	cmp	r3, #0
 800792e:	d055      	beq.n	80079dc <__multiply+0x138>
 8007930:	6106      	str	r6, [r0, #16]
 8007932:	b005      	add	sp, #20
 8007934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007938:	f843 2b04 	str.w	r2, [r3], #4
 800793c:	e7d9      	b.n	80078f2 <__multiply+0x4e>
 800793e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007942:	f1ba 0f00 	cmp.w	sl, #0
 8007946:	d01f      	beq.n	8007988 <__multiply+0xe4>
 8007948:	46c4      	mov	ip, r8
 800794a:	46a1      	mov	r9, r4
 800794c:	2700      	movs	r7, #0
 800794e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007952:	f8d9 3000 	ldr.w	r3, [r9]
 8007956:	fa1f fb82 	uxth.w	fp, r2
 800795a:	b29b      	uxth	r3, r3
 800795c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007960:	443b      	add	r3, r7
 8007962:	f8d9 7000 	ldr.w	r7, [r9]
 8007966:	0c12      	lsrs	r2, r2, #16
 8007968:	0c3f      	lsrs	r7, r7, #16
 800796a:	fb0a 7202 	mla	r2, sl, r2, r7
 800796e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007972:	b29b      	uxth	r3, r3
 8007974:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007978:	4565      	cmp	r5, ip
 800797a:	f849 3b04 	str.w	r3, [r9], #4
 800797e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007982:	d8e4      	bhi.n	800794e <__multiply+0xaa>
 8007984:	9b01      	ldr	r3, [sp, #4]
 8007986:	50e7      	str	r7, [r4, r3]
 8007988:	9b03      	ldr	r3, [sp, #12]
 800798a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800798e:	3104      	adds	r1, #4
 8007990:	f1b9 0f00 	cmp.w	r9, #0
 8007994:	d020      	beq.n	80079d8 <__multiply+0x134>
 8007996:	6823      	ldr	r3, [r4, #0]
 8007998:	4647      	mov	r7, r8
 800799a:	46a4      	mov	ip, r4
 800799c:	f04f 0a00 	mov.w	sl, #0
 80079a0:	f8b7 b000 	ldrh.w	fp, [r7]
 80079a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80079a8:	fb09 220b 	mla	r2, r9, fp, r2
 80079ac:	4452      	add	r2, sl
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079b4:	f84c 3b04 	str.w	r3, [ip], #4
 80079b8:	f857 3b04 	ldr.w	r3, [r7], #4
 80079bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079c0:	f8bc 3000 	ldrh.w	r3, [ip]
 80079c4:	fb09 330a 	mla	r3, r9, sl, r3
 80079c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80079cc:	42bd      	cmp	r5, r7
 80079ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079d2:	d8e5      	bhi.n	80079a0 <__multiply+0xfc>
 80079d4:	9a01      	ldr	r2, [sp, #4]
 80079d6:	50a3      	str	r3, [r4, r2]
 80079d8:	3404      	adds	r4, #4
 80079da:	e79f      	b.n	800791c <__multiply+0x78>
 80079dc:	3e01      	subs	r6, #1
 80079de:	e7a1      	b.n	8007924 <__multiply+0x80>
 80079e0:	08008a00 	.word	0x08008a00
 80079e4:	08008a11 	.word	0x08008a11

080079e8 <__pow5mult>:
 80079e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079ec:	4615      	mov	r5, r2
 80079ee:	f012 0203 	ands.w	r2, r2, #3
 80079f2:	4607      	mov	r7, r0
 80079f4:	460e      	mov	r6, r1
 80079f6:	d007      	beq.n	8007a08 <__pow5mult+0x20>
 80079f8:	4c25      	ldr	r4, [pc, #148]	@ (8007a90 <__pow5mult+0xa8>)
 80079fa:	3a01      	subs	r2, #1
 80079fc:	2300      	movs	r3, #0
 80079fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a02:	f7ff fea7 	bl	8007754 <__multadd>
 8007a06:	4606      	mov	r6, r0
 8007a08:	10ad      	asrs	r5, r5, #2
 8007a0a:	d03d      	beq.n	8007a88 <__pow5mult+0xa0>
 8007a0c:	69fc      	ldr	r4, [r7, #28]
 8007a0e:	b97c      	cbnz	r4, 8007a30 <__pow5mult+0x48>
 8007a10:	2010      	movs	r0, #16
 8007a12:	f7ff fd87 	bl	8007524 <malloc>
 8007a16:	4602      	mov	r2, r0
 8007a18:	61f8      	str	r0, [r7, #28]
 8007a1a:	b928      	cbnz	r0, 8007a28 <__pow5mult+0x40>
 8007a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8007a94 <__pow5mult+0xac>)
 8007a1e:	481e      	ldr	r0, [pc, #120]	@ (8007a98 <__pow5mult+0xb0>)
 8007a20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007a24:	f000 fbdc 	bl	80081e0 <__assert_func>
 8007a28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a2c:	6004      	str	r4, [r0, #0]
 8007a2e:	60c4      	str	r4, [r0, #12]
 8007a30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007a34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a38:	b94c      	cbnz	r4, 8007a4e <__pow5mult+0x66>
 8007a3a:	f240 2171 	movw	r1, #625	@ 0x271
 8007a3e:	4638      	mov	r0, r7
 8007a40:	f7ff ff1a 	bl	8007878 <__i2b>
 8007a44:	2300      	movs	r3, #0
 8007a46:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	6003      	str	r3, [r0, #0]
 8007a4e:	f04f 0900 	mov.w	r9, #0
 8007a52:	07eb      	lsls	r3, r5, #31
 8007a54:	d50a      	bpl.n	8007a6c <__pow5mult+0x84>
 8007a56:	4631      	mov	r1, r6
 8007a58:	4622      	mov	r2, r4
 8007a5a:	4638      	mov	r0, r7
 8007a5c:	f7ff ff22 	bl	80078a4 <__multiply>
 8007a60:	4631      	mov	r1, r6
 8007a62:	4680      	mov	r8, r0
 8007a64:	4638      	mov	r0, r7
 8007a66:	f7ff fe53 	bl	8007710 <_Bfree>
 8007a6a:	4646      	mov	r6, r8
 8007a6c:	106d      	asrs	r5, r5, #1
 8007a6e:	d00b      	beq.n	8007a88 <__pow5mult+0xa0>
 8007a70:	6820      	ldr	r0, [r4, #0]
 8007a72:	b938      	cbnz	r0, 8007a84 <__pow5mult+0x9c>
 8007a74:	4622      	mov	r2, r4
 8007a76:	4621      	mov	r1, r4
 8007a78:	4638      	mov	r0, r7
 8007a7a:	f7ff ff13 	bl	80078a4 <__multiply>
 8007a7e:	6020      	str	r0, [r4, #0]
 8007a80:	f8c0 9000 	str.w	r9, [r0]
 8007a84:	4604      	mov	r4, r0
 8007a86:	e7e4      	b.n	8007a52 <__pow5mult+0x6a>
 8007a88:	4630      	mov	r0, r6
 8007a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a8e:	bf00      	nop
 8007a90:	08008ac4 	.word	0x08008ac4
 8007a94:	08008991 	.word	0x08008991
 8007a98:	08008a11 	.word	0x08008a11

08007a9c <__lshift>:
 8007a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007aa0:	460c      	mov	r4, r1
 8007aa2:	6849      	ldr	r1, [r1, #4]
 8007aa4:	6923      	ldr	r3, [r4, #16]
 8007aa6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007aaa:	68a3      	ldr	r3, [r4, #8]
 8007aac:	4607      	mov	r7, r0
 8007aae:	4691      	mov	r9, r2
 8007ab0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ab4:	f108 0601 	add.w	r6, r8, #1
 8007ab8:	42b3      	cmp	r3, r6
 8007aba:	db0b      	blt.n	8007ad4 <__lshift+0x38>
 8007abc:	4638      	mov	r0, r7
 8007abe:	f7ff fde7 	bl	8007690 <_Balloc>
 8007ac2:	4605      	mov	r5, r0
 8007ac4:	b948      	cbnz	r0, 8007ada <__lshift+0x3e>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	4b28      	ldr	r3, [pc, #160]	@ (8007b6c <__lshift+0xd0>)
 8007aca:	4829      	ldr	r0, [pc, #164]	@ (8007b70 <__lshift+0xd4>)
 8007acc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007ad0:	f000 fb86 	bl	80081e0 <__assert_func>
 8007ad4:	3101      	adds	r1, #1
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	e7ee      	b.n	8007ab8 <__lshift+0x1c>
 8007ada:	2300      	movs	r3, #0
 8007adc:	f100 0114 	add.w	r1, r0, #20
 8007ae0:	f100 0210 	add.w	r2, r0, #16
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	4553      	cmp	r3, sl
 8007ae8:	db33      	blt.n	8007b52 <__lshift+0xb6>
 8007aea:	6920      	ldr	r0, [r4, #16]
 8007aec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007af0:	f104 0314 	add.w	r3, r4, #20
 8007af4:	f019 091f 	ands.w	r9, r9, #31
 8007af8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007afc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007b00:	d02b      	beq.n	8007b5a <__lshift+0xbe>
 8007b02:	f1c9 0e20 	rsb	lr, r9, #32
 8007b06:	468a      	mov	sl, r1
 8007b08:	2200      	movs	r2, #0
 8007b0a:	6818      	ldr	r0, [r3, #0]
 8007b0c:	fa00 f009 	lsl.w	r0, r0, r9
 8007b10:	4310      	orrs	r0, r2
 8007b12:	f84a 0b04 	str.w	r0, [sl], #4
 8007b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b1a:	459c      	cmp	ip, r3
 8007b1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b20:	d8f3      	bhi.n	8007b0a <__lshift+0x6e>
 8007b22:	ebac 0304 	sub.w	r3, ip, r4
 8007b26:	3b15      	subs	r3, #21
 8007b28:	f023 0303 	bic.w	r3, r3, #3
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	f104 0015 	add.w	r0, r4, #21
 8007b32:	4560      	cmp	r0, ip
 8007b34:	bf88      	it	hi
 8007b36:	2304      	movhi	r3, #4
 8007b38:	50ca      	str	r2, [r1, r3]
 8007b3a:	b10a      	cbz	r2, 8007b40 <__lshift+0xa4>
 8007b3c:	f108 0602 	add.w	r6, r8, #2
 8007b40:	3e01      	subs	r6, #1
 8007b42:	4638      	mov	r0, r7
 8007b44:	612e      	str	r6, [r5, #16]
 8007b46:	4621      	mov	r1, r4
 8007b48:	f7ff fde2 	bl	8007710 <_Bfree>
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b52:	f842 0f04 	str.w	r0, [r2, #4]!
 8007b56:	3301      	adds	r3, #1
 8007b58:	e7c5      	b.n	8007ae6 <__lshift+0x4a>
 8007b5a:	3904      	subs	r1, #4
 8007b5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b60:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b64:	459c      	cmp	ip, r3
 8007b66:	d8f9      	bhi.n	8007b5c <__lshift+0xc0>
 8007b68:	e7ea      	b.n	8007b40 <__lshift+0xa4>
 8007b6a:	bf00      	nop
 8007b6c:	08008a00 	.word	0x08008a00
 8007b70:	08008a11 	.word	0x08008a11

08007b74 <__mcmp>:
 8007b74:	690a      	ldr	r2, [r1, #16]
 8007b76:	4603      	mov	r3, r0
 8007b78:	6900      	ldr	r0, [r0, #16]
 8007b7a:	1a80      	subs	r0, r0, r2
 8007b7c:	b530      	push	{r4, r5, lr}
 8007b7e:	d10e      	bne.n	8007b9e <__mcmp+0x2a>
 8007b80:	3314      	adds	r3, #20
 8007b82:	3114      	adds	r1, #20
 8007b84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b94:	4295      	cmp	r5, r2
 8007b96:	d003      	beq.n	8007ba0 <__mcmp+0x2c>
 8007b98:	d205      	bcs.n	8007ba6 <__mcmp+0x32>
 8007b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9e:	bd30      	pop	{r4, r5, pc}
 8007ba0:	42a3      	cmp	r3, r4
 8007ba2:	d3f3      	bcc.n	8007b8c <__mcmp+0x18>
 8007ba4:	e7fb      	b.n	8007b9e <__mcmp+0x2a>
 8007ba6:	2001      	movs	r0, #1
 8007ba8:	e7f9      	b.n	8007b9e <__mcmp+0x2a>
	...

08007bac <__mdiff>:
 8007bac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb0:	4689      	mov	r9, r1
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	4611      	mov	r1, r2
 8007bb6:	4648      	mov	r0, r9
 8007bb8:	4614      	mov	r4, r2
 8007bba:	f7ff ffdb 	bl	8007b74 <__mcmp>
 8007bbe:	1e05      	subs	r5, r0, #0
 8007bc0:	d112      	bne.n	8007be8 <__mdiff+0x3c>
 8007bc2:	4629      	mov	r1, r5
 8007bc4:	4630      	mov	r0, r6
 8007bc6:	f7ff fd63 	bl	8007690 <_Balloc>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	b928      	cbnz	r0, 8007bda <__mdiff+0x2e>
 8007bce:	4b3f      	ldr	r3, [pc, #252]	@ (8007ccc <__mdiff+0x120>)
 8007bd0:	f240 2137 	movw	r1, #567	@ 0x237
 8007bd4:	483e      	ldr	r0, [pc, #248]	@ (8007cd0 <__mdiff+0x124>)
 8007bd6:	f000 fb03 	bl	80081e0 <__assert_func>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007be0:	4610      	mov	r0, r2
 8007be2:	b003      	add	sp, #12
 8007be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be8:	bfbc      	itt	lt
 8007bea:	464b      	movlt	r3, r9
 8007bec:	46a1      	movlt	r9, r4
 8007bee:	4630      	mov	r0, r6
 8007bf0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007bf4:	bfba      	itte	lt
 8007bf6:	461c      	movlt	r4, r3
 8007bf8:	2501      	movlt	r5, #1
 8007bfa:	2500      	movge	r5, #0
 8007bfc:	f7ff fd48 	bl	8007690 <_Balloc>
 8007c00:	4602      	mov	r2, r0
 8007c02:	b918      	cbnz	r0, 8007c0c <__mdiff+0x60>
 8007c04:	4b31      	ldr	r3, [pc, #196]	@ (8007ccc <__mdiff+0x120>)
 8007c06:	f240 2145 	movw	r1, #581	@ 0x245
 8007c0a:	e7e3      	b.n	8007bd4 <__mdiff+0x28>
 8007c0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007c10:	6926      	ldr	r6, [r4, #16]
 8007c12:	60c5      	str	r5, [r0, #12]
 8007c14:	f109 0310 	add.w	r3, r9, #16
 8007c18:	f109 0514 	add.w	r5, r9, #20
 8007c1c:	f104 0e14 	add.w	lr, r4, #20
 8007c20:	f100 0b14 	add.w	fp, r0, #20
 8007c24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007c28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007c2c:	9301      	str	r3, [sp, #4]
 8007c2e:	46d9      	mov	r9, fp
 8007c30:	f04f 0c00 	mov.w	ip, #0
 8007c34:	9b01      	ldr	r3, [sp, #4]
 8007c36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007c3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007c3e:	9301      	str	r3, [sp, #4]
 8007c40:	fa1f f38a 	uxth.w	r3, sl
 8007c44:	4619      	mov	r1, r3
 8007c46:	b283      	uxth	r3, r0
 8007c48:	1acb      	subs	r3, r1, r3
 8007c4a:	0c00      	lsrs	r0, r0, #16
 8007c4c:	4463      	add	r3, ip
 8007c4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007c52:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007c5c:	4576      	cmp	r6, lr
 8007c5e:	f849 3b04 	str.w	r3, [r9], #4
 8007c62:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c66:	d8e5      	bhi.n	8007c34 <__mdiff+0x88>
 8007c68:	1b33      	subs	r3, r6, r4
 8007c6a:	3b15      	subs	r3, #21
 8007c6c:	f023 0303 	bic.w	r3, r3, #3
 8007c70:	3415      	adds	r4, #21
 8007c72:	3304      	adds	r3, #4
 8007c74:	42a6      	cmp	r6, r4
 8007c76:	bf38      	it	cc
 8007c78:	2304      	movcc	r3, #4
 8007c7a:	441d      	add	r5, r3
 8007c7c:	445b      	add	r3, fp
 8007c7e:	461e      	mov	r6, r3
 8007c80:	462c      	mov	r4, r5
 8007c82:	4544      	cmp	r4, r8
 8007c84:	d30e      	bcc.n	8007ca4 <__mdiff+0xf8>
 8007c86:	f108 0103 	add.w	r1, r8, #3
 8007c8a:	1b49      	subs	r1, r1, r5
 8007c8c:	f021 0103 	bic.w	r1, r1, #3
 8007c90:	3d03      	subs	r5, #3
 8007c92:	45a8      	cmp	r8, r5
 8007c94:	bf38      	it	cc
 8007c96:	2100      	movcc	r1, #0
 8007c98:	440b      	add	r3, r1
 8007c9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c9e:	b191      	cbz	r1, 8007cc6 <__mdiff+0x11a>
 8007ca0:	6117      	str	r7, [r2, #16]
 8007ca2:	e79d      	b.n	8007be0 <__mdiff+0x34>
 8007ca4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007ca8:	46e6      	mov	lr, ip
 8007caa:	0c08      	lsrs	r0, r1, #16
 8007cac:	fa1c fc81 	uxtah	ip, ip, r1
 8007cb0:	4471      	add	r1, lr
 8007cb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007cb6:	b289      	uxth	r1, r1
 8007cb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007cbc:	f846 1b04 	str.w	r1, [r6], #4
 8007cc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007cc4:	e7dd      	b.n	8007c82 <__mdiff+0xd6>
 8007cc6:	3f01      	subs	r7, #1
 8007cc8:	e7e7      	b.n	8007c9a <__mdiff+0xee>
 8007cca:	bf00      	nop
 8007ccc:	08008a00 	.word	0x08008a00
 8007cd0:	08008a11 	.word	0x08008a11

08007cd4 <__d2b>:
 8007cd4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007cd8:	2101      	movs	r1, #1
 8007cda:	9e08      	ldr	r6, [sp, #32]
 8007cdc:	4690      	mov	r8, r2
 8007cde:	4699      	mov	r9, r3
 8007ce0:	f7ff fcd6 	bl	8007690 <_Balloc>
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	b930      	cbnz	r0, 8007cf6 <__d2b+0x22>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	4b24      	ldr	r3, [pc, #144]	@ (8007d7c <__d2b+0xa8>)
 8007cec:	4824      	ldr	r0, [pc, #144]	@ (8007d80 <__d2b+0xac>)
 8007cee:	f240 310f 	movw	r1, #783	@ 0x30f
 8007cf2:	f000 fa75 	bl	80081e0 <__assert_func>
 8007cf6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007cfa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cfe:	b10d      	cbz	r5, 8007d04 <__d2b+0x30>
 8007d00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d04:	9301      	str	r3, [sp, #4]
 8007d06:	f1b8 0300 	subs.w	r3, r8, #0
 8007d0a:	d024      	beq.n	8007d56 <__d2b+0x82>
 8007d0c:	4668      	mov	r0, sp
 8007d0e:	9300      	str	r3, [sp, #0]
 8007d10:	f7ff fd85 	bl	800781e <__lo0bits>
 8007d14:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d18:	b1d8      	cbz	r0, 8007d52 <__d2b+0x7e>
 8007d1a:	f1c0 0320 	rsb	r3, r0, #32
 8007d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d22:	430b      	orrs	r3, r1
 8007d24:	40c2      	lsrs	r2, r0
 8007d26:	6163      	str	r3, [r4, #20]
 8007d28:	9201      	str	r2, [sp, #4]
 8007d2a:	9b01      	ldr	r3, [sp, #4]
 8007d2c:	61a3      	str	r3, [r4, #24]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	bf0c      	ite	eq
 8007d32:	2201      	moveq	r2, #1
 8007d34:	2202      	movne	r2, #2
 8007d36:	6122      	str	r2, [r4, #16]
 8007d38:	b1ad      	cbz	r5, 8007d66 <__d2b+0x92>
 8007d3a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007d3e:	4405      	add	r5, r0
 8007d40:	6035      	str	r5, [r6, #0]
 8007d42:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d48:	6018      	str	r0, [r3, #0]
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	b002      	add	sp, #8
 8007d4e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007d52:	6161      	str	r1, [r4, #20]
 8007d54:	e7e9      	b.n	8007d2a <__d2b+0x56>
 8007d56:	a801      	add	r0, sp, #4
 8007d58:	f7ff fd61 	bl	800781e <__lo0bits>
 8007d5c:	9b01      	ldr	r3, [sp, #4]
 8007d5e:	6163      	str	r3, [r4, #20]
 8007d60:	3020      	adds	r0, #32
 8007d62:	2201      	movs	r2, #1
 8007d64:	e7e7      	b.n	8007d36 <__d2b+0x62>
 8007d66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007d6e:	6030      	str	r0, [r6, #0]
 8007d70:	6918      	ldr	r0, [r3, #16]
 8007d72:	f7ff fd35 	bl	80077e0 <__hi0bits>
 8007d76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d7a:	e7e4      	b.n	8007d46 <__d2b+0x72>
 8007d7c:	08008a00 	.word	0x08008a00
 8007d80:	08008a11 	.word	0x08008a11

08007d84 <__ssputs_r>:
 8007d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d88:	688e      	ldr	r6, [r1, #8]
 8007d8a:	461f      	mov	r7, r3
 8007d8c:	42be      	cmp	r6, r7
 8007d8e:	680b      	ldr	r3, [r1, #0]
 8007d90:	4682      	mov	sl, r0
 8007d92:	460c      	mov	r4, r1
 8007d94:	4690      	mov	r8, r2
 8007d96:	d82d      	bhi.n	8007df4 <__ssputs_r+0x70>
 8007d98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007da0:	d026      	beq.n	8007df0 <__ssputs_r+0x6c>
 8007da2:	6965      	ldr	r5, [r4, #20]
 8007da4:	6909      	ldr	r1, [r1, #16]
 8007da6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007daa:	eba3 0901 	sub.w	r9, r3, r1
 8007dae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007db2:	1c7b      	adds	r3, r7, #1
 8007db4:	444b      	add	r3, r9
 8007db6:	106d      	asrs	r5, r5, #1
 8007db8:	429d      	cmp	r5, r3
 8007dba:	bf38      	it	cc
 8007dbc:	461d      	movcc	r5, r3
 8007dbe:	0553      	lsls	r3, r2, #21
 8007dc0:	d527      	bpl.n	8007e12 <__ssputs_r+0x8e>
 8007dc2:	4629      	mov	r1, r5
 8007dc4:	f7ff fbd8 	bl	8007578 <_malloc_r>
 8007dc8:	4606      	mov	r6, r0
 8007dca:	b360      	cbz	r0, 8007e26 <__ssputs_r+0xa2>
 8007dcc:	6921      	ldr	r1, [r4, #16]
 8007dce:	464a      	mov	r2, r9
 8007dd0:	f7fe fcf5 	bl	80067be <memcpy>
 8007dd4:	89a3      	ldrh	r3, [r4, #12]
 8007dd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dde:	81a3      	strh	r3, [r4, #12]
 8007de0:	6126      	str	r6, [r4, #16]
 8007de2:	6165      	str	r5, [r4, #20]
 8007de4:	444e      	add	r6, r9
 8007de6:	eba5 0509 	sub.w	r5, r5, r9
 8007dea:	6026      	str	r6, [r4, #0]
 8007dec:	60a5      	str	r5, [r4, #8]
 8007dee:	463e      	mov	r6, r7
 8007df0:	42be      	cmp	r6, r7
 8007df2:	d900      	bls.n	8007df6 <__ssputs_r+0x72>
 8007df4:	463e      	mov	r6, r7
 8007df6:	6820      	ldr	r0, [r4, #0]
 8007df8:	4632      	mov	r2, r6
 8007dfa:	4641      	mov	r1, r8
 8007dfc:	f000 f9c6 	bl	800818c <memmove>
 8007e00:	68a3      	ldr	r3, [r4, #8]
 8007e02:	1b9b      	subs	r3, r3, r6
 8007e04:	60a3      	str	r3, [r4, #8]
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	4433      	add	r3, r6
 8007e0a:	6023      	str	r3, [r4, #0]
 8007e0c:	2000      	movs	r0, #0
 8007e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e12:	462a      	mov	r2, r5
 8007e14:	f000 fa28 	bl	8008268 <_realloc_r>
 8007e18:	4606      	mov	r6, r0
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	d1e0      	bne.n	8007de0 <__ssputs_r+0x5c>
 8007e1e:	6921      	ldr	r1, [r4, #16]
 8007e20:	4650      	mov	r0, sl
 8007e22:	f7ff fb35 	bl	8007490 <_free_r>
 8007e26:	230c      	movs	r3, #12
 8007e28:	f8ca 3000 	str.w	r3, [sl]
 8007e2c:	89a3      	ldrh	r3, [r4, #12]
 8007e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e32:	81a3      	strh	r3, [r4, #12]
 8007e34:	f04f 30ff 	mov.w	r0, #4294967295
 8007e38:	e7e9      	b.n	8007e0e <__ssputs_r+0x8a>
	...

08007e3c <_svfiprintf_r>:
 8007e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e40:	4698      	mov	r8, r3
 8007e42:	898b      	ldrh	r3, [r1, #12]
 8007e44:	061b      	lsls	r3, r3, #24
 8007e46:	b09d      	sub	sp, #116	@ 0x74
 8007e48:	4607      	mov	r7, r0
 8007e4a:	460d      	mov	r5, r1
 8007e4c:	4614      	mov	r4, r2
 8007e4e:	d510      	bpl.n	8007e72 <_svfiprintf_r+0x36>
 8007e50:	690b      	ldr	r3, [r1, #16]
 8007e52:	b973      	cbnz	r3, 8007e72 <_svfiprintf_r+0x36>
 8007e54:	2140      	movs	r1, #64	@ 0x40
 8007e56:	f7ff fb8f 	bl	8007578 <_malloc_r>
 8007e5a:	6028      	str	r0, [r5, #0]
 8007e5c:	6128      	str	r0, [r5, #16]
 8007e5e:	b930      	cbnz	r0, 8007e6e <_svfiprintf_r+0x32>
 8007e60:	230c      	movs	r3, #12
 8007e62:	603b      	str	r3, [r7, #0]
 8007e64:	f04f 30ff 	mov.w	r0, #4294967295
 8007e68:	b01d      	add	sp, #116	@ 0x74
 8007e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6e:	2340      	movs	r3, #64	@ 0x40
 8007e70:	616b      	str	r3, [r5, #20]
 8007e72:	2300      	movs	r3, #0
 8007e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e76:	2320      	movs	r3, #32
 8007e78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e80:	2330      	movs	r3, #48	@ 0x30
 8007e82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008020 <_svfiprintf_r+0x1e4>
 8007e86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e8a:	f04f 0901 	mov.w	r9, #1
 8007e8e:	4623      	mov	r3, r4
 8007e90:	469a      	mov	sl, r3
 8007e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e96:	b10a      	cbz	r2, 8007e9c <_svfiprintf_r+0x60>
 8007e98:	2a25      	cmp	r2, #37	@ 0x25
 8007e9a:	d1f9      	bne.n	8007e90 <_svfiprintf_r+0x54>
 8007e9c:	ebba 0b04 	subs.w	fp, sl, r4
 8007ea0:	d00b      	beq.n	8007eba <_svfiprintf_r+0x7e>
 8007ea2:	465b      	mov	r3, fp
 8007ea4:	4622      	mov	r2, r4
 8007ea6:	4629      	mov	r1, r5
 8007ea8:	4638      	mov	r0, r7
 8007eaa:	f7ff ff6b 	bl	8007d84 <__ssputs_r>
 8007eae:	3001      	adds	r0, #1
 8007eb0:	f000 80a7 	beq.w	8008002 <_svfiprintf_r+0x1c6>
 8007eb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eb6:	445a      	add	r2, fp
 8007eb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007eba:	f89a 3000 	ldrb.w	r3, [sl]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	f000 809f 	beq.w	8008002 <_svfiprintf_r+0x1c6>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ece:	f10a 0a01 	add.w	sl, sl, #1
 8007ed2:	9304      	str	r3, [sp, #16]
 8007ed4:	9307      	str	r3, [sp, #28]
 8007ed6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eda:	931a      	str	r3, [sp, #104]	@ 0x68
 8007edc:	4654      	mov	r4, sl
 8007ede:	2205      	movs	r2, #5
 8007ee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ee4:	484e      	ldr	r0, [pc, #312]	@ (8008020 <_svfiprintf_r+0x1e4>)
 8007ee6:	f7f8 f97b 	bl	80001e0 <memchr>
 8007eea:	9a04      	ldr	r2, [sp, #16]
 8007eec:	b9d8      	cbnz	r0, 8007f26 <_svfiprintf_r+0xea>
 8007eee:	06d0      	lsls	r0, r2, #27
 8007ef0:	bf44      	itt	mi
 8007ef2:	2320      	movmi	r3, #32
 8007ef4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ef8:	0711      	lsls	r1, r2, #28
 8007efa:	bf44      	itt	mi
 8007efc:	232b      	movmi	r3, #43	@ 0x2b
 8007efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f02:	f89a 3000 	ldrb.w	r3, [sl]
 8007f06:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f08:	d015      	beq.n	8007f36 <_svfiprintf_r+0xfa>
 8007f0a:	9a07      	ldr	r2, [sp, #28]
 8007f0c:	4654      	mov	r4, sl
 8007f0e:	2000      	movs	r0, #0
 8007f10:	f04f 0c0a 	mov.w	ip, #10
 8007f14:	4621      	mov	r1, r4
 8007f16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f1a:	3b30      	subs	r3, #48	@ 0x30
 8007f1c:	2b09      	cmp	r3, #9
 8007f1e:	d94b      	bls.n	8007fb8 <_svfiprintf_r+0x17c>
 8007f20:	b1b0      	cbz	r0, 8007f50 <_svfiprintf_r+0x114>
 8007f22:	9207      	str	r2, [sp, #28]
 8007f24:	e014      	b.n	8007f50 <_svfiprintf_r+0x114>
 8007f26:	eba0 0308 	sub.w	r3, r0, r8
 8007f2a:	fa09 f303 	lsl.w	r3, r9, r3
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	9304      	str	r3, [sp, #16]
 8007f32:	46a2      	mov	sl, r4
 8007f34:	e7d2      	b.n	8007edc <_svfiprintf_r+0xa0>
 8007f36:	9b03      	ldr	r3, [sp, #12]
 8007f38:	1d19      	adds	r1, r3, #4
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	9103      	str	r1, [sp, #12]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	bfbb      	ittet	lt
 8007f42:	425b      	neglt	r3, r3
 8007f44:	f042 0202 	orrlt.w	r2, r2, #2
 8007f48:	9307      	strge	r3, [sp, #28]
 8007f4a:	9307      	strlt	r3, [sp, #28]
 8007f4c:	bfb8      	it	lt
 8007f4e:	9204      	strlt	r2, [sp, #16]
 8007f50:	7823      	ldrb	r3, [r4, #0]
 8007f52:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f54:	d10a      	bne.n	8007f6c <_svfiprintf_r+0x130>
 8007f56:	7863      	ldrb	r3, [r4, #1]
 8007f58:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f5a:	d132      	bne.n	8007fc2 <_svfiprintf_r+0x186>
 8007f5c:	9b03      	ldr	r3, [sp, #12]
 8007f5e:	1d1a      	adds	r2, r3, #4
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	9203      	str	r2, [sp, #12]
 8007f64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f68:	3402      	adds	r4, #2
 8007f6a:	9305      	str	r3, [sp, #20]
 8007f6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008030 <_svfiprintf_r+0x1f4>
 8007f70:	7821      	ldrb	r1, [r4, #0]
 8007f72:	2203      	movs	r2, #3
 8007f74:	4650      	mov	r0, sl
 8007f76:	f7f8 f933 	bl	80001e0 <memchr>
 8007f7a:	b138      	cbz	r0, 8007f8c <_svfiprintf_r+0x150>
 8007f7c:	9b04      	ldr	r3, [sp, #16]
 8007f7e:	eba0 000a 	sub.w	r0, r0, sl
 8007f82:	2240      	movs	r2, #64	@ 0x40
 8007f84:	4082      	lsls	r2, r0
 8007f86:	4313      	orrs	r3, r2
 8007f88:	3401      	adds	r4, #1
 8007f8a:	9304      	str	r3, [sp, #16]
 8007f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f90:	4824      	ldr	r0, [pc, #144]	@ (8008024 <_svfiprintf_r+0x1e8>)
 8007f92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f96:	2206      	movs	r2, #6
 8007f98:	f7f8 f922 	bl	80001e0 <memchr>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	d036      	beq.n	800800e <_svfiprintf_r+0x1d2>
 8007fa0:	4b21      	ldr	r3, [pc, #132]	@ (8008028 <_svfiprintf_r+0x1ec>)
 8007fa2:	bb1b      	cbnz	r3, 8007fec <_svfiprintf_r+0x1b0>
 8007fa4:	9b03      	ldr	r3, [sp, #12]
 8007fa6:	3307      	adds	r3, #7
 8007fa8:	f023 0307 	bic.w	r3, r3, #7
 8007fac:	3308      	adds	r3, #8
 8007fae:	9303      	str	r3, [sp, #12]
 8007fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb2:	4433      	add	r3, r6
 8007fb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fb6:	e76a      	b.n	8007e8e <_svfiprintf_r+0x52>
 8007fb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fbc:	460c      	mov	r4, r1
 8007fbe:	2001      	movs	r0, #1
 8007fc0:	e7a8      	b.n	8007f14 <_svfiprintf_r+0xd8>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	3401      	adds	r4, #1
 8007fc6:	9305      	str	r3, [sp, #20]
 8007fc8:	4619      	mov	r1, r3
 8007fca:	f04f 0c0a 	mov.w	ip, #10
 8007fce:	4620      	mov	r0, r4
 8007fd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fd4:	3a30      	subs	r2, #48	@ 0x30
 8007fd6:	2a09      	cmp	r2, #9
 8007fd8:	d903      	bls.n	8007fe2 <_svfiprintf_r+0x1a6>
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d0c6      	beq.n	8007f6c <_svfiprintf_r+0x130>
 8007fde:	9105      	str	r1, [sp, #20]
 8007fe0:	e7c4      	b.n	8007f6c <_svfiprintf_r+0x130>
 8007fe2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fe6:	4604      	mov	r4, r0
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e7f0      	b.n	8007fce <_svfiprintf_r+0x192>
 8007fec:	ab03      	add	r3, sp, #12
 8007fee:	9300      	str	r3, [sp, #0]
 8007ff0:	462a      	mov	r2, r5
 8007ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800802c <_svfiprintf_r+0x1f0>)
 8007ff4:	a904      	add	r1, sp, #16
 8007ff6:	4638      	mov	r0, r7
 8007ff8:	f7fd fe24 	bl	8005c44 <_printf_float>
 8007ffc:	1c42      	adds	r2, r0, #1
 8007ffe:	4606      	mov	r6, r0
 8008000:	d1d6      	bne.n	8007fb0 <_svfiprintf_r+0x174>
 8008002:	89ab      	ldrh	r3, [r5, #12]
 8008004:	065b      	lsls	r3, r3, #25
 8008006:	f53f af2d 	bmi.w	8007e64 <_svfiprintf_r+0x28>
 800800a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800800c:	e72c      	b.n	8007e68 <_svfiprintf_r+0x2c>
 800800e:	ab03      	add	r3, sp, #12
 8008010:	9300      	str	r3, [sp, #0]
 8008012:	462a      	mov	r2, r5
 8008014:	4b05      	ldr	r3, [pc, #20]	@ (800802c <_svfiprintf_r+0x1f0>)
 8008016:	a904      	add	r1, sp, #16
 8008018:	4638      	mov	r0, r7
 800801a:	f7fe f8ad 	bl	8006178 <_printf_i>
 800801e:	e7ed      	b.n	8007ffc <_svfiprintf_r+0x1c0>
 8008020:	08008a6a 	.word	0x08008a6a
 8008024:	08008a74 	.word	0x08008a74
 8008028:	08005c45 	.word	0x08005c45
 800802c:	08007d85 	.word	0x08007d85
 8008030:	08008a70 	.word	0x08008a70

08008034 <__sflush_r>:
 8008034:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800803c:	0716      	lsls	r6, r2, #28
 800803e:	4605      	mov	r5, r0
 8008040:	460c      	mov	r4, r1
 8008042:	d454      	bmi.n	80080ee <__sflush_r+0xba>
 8008044:	684b      	ldr	r3, [r1, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	dc02      	bgt.n	8008050 <__sflush_r+0x1c>
 800804a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800804c:	2b00      	cmp	r3, #0
 800804e:	dd48      	ble.n	80080e2 <__sflush_r+0xae>
 8008050:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008052:	2e00      	cmp	r6, #0
 8008054:	d045      	beq.n	80080e2 <__sflush_r+0xae>
 8008056:	2300      	movs	r3, #0
 8008058:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800805c:	682f      	ldr	r7, [r5, #0]
 800805e:	6a21      	ldr	r1, [r4, #32]
 8008060:	602b      	str	r3, [r5, #0]
 8008062:	d030      	beq.n	80080c6 <__sflush_r+0x92>
 8008064:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008066:	89a3      	ldrh	r3, [r4, #12]
 8008068:	0759      	lsls	r1, r3, #29
 800806a:	d505      	bpl.n	8008078 <__sflush_r+0x44>
 800806c:	6863      	ldr	r3, [r4, #4]
 800806e:	1ad2      	subs	r2, r2, r3
 8008070:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008072:	b10b      	cbz	r3, 8008078 <__sflush_r+0x44>
 8008074:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008076:	1ad2      	subs	r2, r2, r3
 8008078:	2300      	movs	r3, #0
 800807a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800807c:	6a21      	ldr	r1, [r4, #32]
 800807e:	4628      	mov	r0, r5
 8008080:	47b0      	blx	r6
 8008082:	1c43      	adds	r3, r0, #1
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	d106      	bne.n	8008096 <__sflush_r+0x62>
 8008088:	6829      	ldr	r1, [r5, #0]
 800808a:	291d      	cmp	r1, #29
 800808c:	d82b      	bhi.n	80080e6 <__sflush_r+0xb2>
 800808e:	4a2a      	ldr	r2, [pc, #168]	@ (8008138 <__sflush_r+0x104>)
 8008090:	40ca      	lsrs	r2, r1
 8008092:	07d6      	lsls	r6, r2, #31
 8008094:	d527      	bpl.n	80080e6 <__sflush_r+0xb2>
 8008096:	2200      	movs	r2, #0
 8008098:	6062      	str	r2, [r4, #4]
 800809a:	04d9      	lsls	r1, r3, #19
 800809c:	6922      	ldr	r2, [r4, #16]
 800809e:	6022      	str	r2, [r4, #0]
 80080a0:	d504      	bpl.n	80080ac <__sflush_r+0x78>
 80080a2:	1c42      	adds	r2, r0, #1
 80080a4:	d101      	bne.n	80080aa <__sflush_r+0x76>
 80080a6:	682b      	ldr	r3, [r5, #0]
 80080a8:	b903      	cbnz	r3, 80080ac <__sflush_r+0x78>
 80080aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80080ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080ae:	602f      	str	r7, [r5, #0]
 80080b0:	b1b9      	cbz	r1, 80080e2 <__sflush_r+0xae>
 80080b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080b6:	4299      	cmp	r1, r3
 80080b8:	d002      	beq.n	80080c0 <__sflush_r+0x8c>
 80080ba:	4628      	mov	r0, r5
 80080bc:	f7ff f9e8 	bl	8007490 <_free_r>
 80080c0:	2300      	movs	r3, #0
 80080c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80080c4:	e00d      	b.n	80080e2 <__sflush_r+0xae>
 80080c6:	2301      	movs	r3, #1
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b0      	blx	r6
 80080cc:	4602      	mov	r2, r0
 80080ce:	1c50      	adds	r0, r2, #1
 80080d0:	d1c9      	bne.n	8008066 <__sflush_r+0x32>
 80080d2:	682b      	ldr	r3, [r5, #0]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d0c6      	beq.n	8008066 <__sflush_r+0x32>
 80080d8:	2b1d      	cmp	r3, #29
 80080da:	d001      	beq.n	80080e0 <__sflush_r+0xac>
 80080dc:	2b16      	cmp	r3, #22
 80080de:	d11e      	bne.n	800811e <__sflush_r+0xea>
 80080e0:	602f      	str	r7, [r5, #0]
 80080e2:	2000      	movs	r0, #0
 80080e4:	e022      	b.n	800812c <__sflush_r+0xf8>
 80080e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080ea:	b21b      	sxth	r3, r3
 80080ec:	e01b      	b.n	8008126 <__sflush_r+0xf2>
 80080ee:	690f      	ldr	r7, [r1, #16]
 80080f0:	2f00      	cmp	r7, #0
 80080f2:	d0f6      	beq.n	80080e2 <__sflush_r+0xae>
 80080f4:	0793      	lsls	r3, r2, #30
 80080f6:	680e      	ldr	r6, [r1, #0]
 80080f8:	bf08      	it	eq
 80080fa:	694b      	ldreq	r3, [r1, #20]
 80080fc:	600f      	str	r7, [r1, #0]
 80080fe:	bf18      	it	ne
 8008100:	2300      	movne	r3, #0
 8008102:	eba6 0807 	sub.w	r8, r6, r7
 8008106:	608b      	str	r3, [r1, #8]
 8008108:	f1b8 0f00 	cmp.w	r8, #0
 800810c:	dde9      	ble.n	80080e2 <__sflush_r+0xae>
 800810e:	6a21      	ldr	r1, [r4, #32]
 8008110:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008112:	4643      	mov	r3, r8
 8008114:	463a      	mov	r2, r7
 8008116:	4628      	mov	r0, r5
 8008118:	47b0      	blx	r6
 800811a:	2800      	cmp	r0, #0
 800811c:	dc08      	bgt.n	8008130 <__sflush_r+0xfc>
 800811e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008126:	81a3      	strh	r3, [r4, #12]
 8008128:	f04f 30ff 	mov.w	r0, #4294967295
 800812c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008130:	4407      	add	r7, r0
 8008132:	eba8 0800 	sub.w	r8, r8, r0
 8008136:	e7e7      	b.n	8008108 <__sflush_r+0xd4>
 8008138:	20400001 	.word	0x20400001

0800813c <_fflush_r>:
 800813c:	b538      	push	{r3, r4, r5, lr}
 800813e:	690b      	ldr	r3, [r1, #16]
 8008140:	4605      	mov	r5, r0
 8008142:	460c      	mov	r4, r1
 8008144:	b913      	cbnz	r3, 800814c <_fflush_r+0x10>
 8008146:	2500      	movs	r5, #0
 8008148:	4628      	mov	r0, r5
 800814a:	bd38      	pop	{r3, r4, r5, pc}
 800814c:	b118      	cbz	r0, 8008156 <_fflush_r+0x1a>
 800814e:	6a03      	ldr	r3, [r0, #32]
 8008150:	b90b      	cbnz	r3, 8008156 <_fflush_r+0x1a>
 8008152:	f7fe f9bb 	bl	80064cc <__sinit>
 8008156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d0f3      	beq.n	8008146 <_fflush_r+0xa>
 800815e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008160:	07d0      	lsls	r0, r2, #31
 8008162:	d404      	bmi.n	800816e <_fflush_r+0x32>
 8008164:	0599      	lsls	r1, r3, #22
 8008166:	d402      	bmi.n	800816e <_fflush_r+0x32>
 8008168:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800816a:	f7fe fb26 	bl	80067ba <__retarget_lock_acquire_recursive>
 800816e:	4628      	mov	r0, r5
 8008170:	4621      	mov	r1, r4
 8008172:	f7ff ff5f 	bl	8008034 <__sflush_r>
 8008176:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008178:	07da      	lsls	r2, r3, #31
 800817a:	4605      	mov	r5, r0
 800817c:	d4e4      	bmi.n	8008148 <_fflush_r+0xc>
 800817e:	89a3      	ldrh	r3, [r4, #12]
 8008180:	059b      	lsls	r3, r3, #22
 8008182:	d4e1      	bmi.n	8008148 <_fflush_r+0xc>
 8008184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008186:	f7fe fb19 	bl	80067bc <__retarget_lock_release_recursive>
 800818a:	e7dd      	b.n	8008148 <_fflush_r+0xc>

0800818c <memmove>:
 800818c:	4288      	cmp	r0, r1
 800818e:	b510      	push	{r4, lr}
 8008190:	eb01 0402 	add.w	r4, r1, r2
 8008194:	d902      	bls.n	800819c <memmove+0x10>
 8008196:	4284      	cmp	r4, r0
 8008198:	4623      	mov	r3, r4
 800819a:	d807      	bhi.n	80081ac <memmove+0x20>
 800819c:	1e43      	subs	r3, r0, #1
 800819e:	42a1      	cmp	r1, r4
 80081a0:	d008      	beq.n	80081b4 <memmove+0x28>
 80081a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081aa:	e7f8      	b.n	800819e <memmove+0x12>
 80081ac:	4402      	add	r2, r0
 80081ae:	4601      	mov	r1, r0
 80081b0:	428a      	cmp	r2, r1
 80081b2:	d100      	bne.n	80081b6 <memmove+0x2a>
 80081b4:	bd10      	pop	{r4, pc}
 80081b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081be:	e7f7      	b.n	80081b0 <memmove+0x24>

080081c0 <_sbrk_r>:
 80081c0:	b538      	push	{r3, r4, r5, lr}
 80081c2:	4d06      	ldr	r5, [pc, #24]	@ (80081dc <_sbrk_r+0x1c>)
 80081c4:	2300      	movs	r3, #0
 80081c6:	4604      	mov	r4, r0
 80081c8:	4608      	mov	r0, r1
 80081ca:	602b      	str	r3, [r5, #0]
 80081cc:	f7f9 fbac 	bl	8001928 <_sbrk>
 80081d0:	1c43      	adds	r3, r0, #1
 80081d2:	d102      	bne.n	80081da <_sbrk_r+0x1a>
 80081d4:	682b      	ldr	r3, [r5, #0]
 80081d6:	b103      	cbz	r3, 80081da <_sbrk_r+0x1a>
 80081d8:	6023      	str	r3, [r4, #0]
 80081da:	bd38      	pop	{r3, r4, r5, pc}
 80081dc:	20004dcc 	.word	0x20004dcc

080081e0 <__assert_func>:
 80081e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081e2:	4614      	mov	r4, r2
 80081e4:	461a      	mov	r2, r3
 80081e6:	4b09      	ldr	r3, [pc, #36]	@ (800820c <__assert_func+0x2c>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4605      	mov	r5, r0
 80081ec:	68d8      	ldr	r0, [r3, #12]
 80081ee:	b14c      	cbz	r4, 8008204 <__assert_func+0x24>
 80081f0:	4b07      	ldr	r3, [pc, #28]	@ (8008210 <__assert_func+0x30>)
 80081f2:	9100      	str	r1, [sp, #0]
 80081f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081f8:	4906      	ldr	r1, [pc, #24]	@ (8008214 <__assert_func+0x34>)
 80081fa:	462b      	mov	r3, r5
 80081fc:	f000 f870 	bl	80082e0 <fiprintf>
 8008200:	f000 f880 	bl	8008304 <abort>
 8008204:	4b04      	ldr	r3, [pc, #16]	@ (8008218 <__assert_func+0x38>)
 8008206:	461c      	mov	r4, r3
 8008208:	e7f3      	b.n	80081f2 <__assert_func+0x12>
 800820a:	bf00      	nop
 800820c:	2000002c 	.word	0x2000002c
 8008210:	08008a85 	.word	0x08008a85
 8008214:	08008a92 	.word	0x08008a92
 8008218:	08008ac0 	.word	0x08008ac0

0800821c <_calloc_r>:
 800821c:	b570      	push	{r4, r5, r6, lr}
 800821e:	fba1 5402 	umull	r5, r4, r1, r2
 8008222:	b934      	cbnz	r4, 8008232 <_calloc_r+0x16>
 8008224:	4629      	mov	r1, r5
 8008226:	f7ff f9a7 	bl	8007578 <_malloc_r>
 800822a:	4606      	mov	r6, r0
 800822c:	b928      	cbnz	r0, 800823a <_calloc_r+0x1e>
 800822e:	4630      	mov	r0, r6
 8008230:	bd70      	pop	{r4, r5, r6, pc}
 8008232:	220c      	movs	r2, #12
 8008234:	6002      	str	r2, [r0, #0]
 8008236:	2600      	movs	r6, #0
 8008238:	e7f9      	b.n	800822e <_calloc_r+0x12>
 800823a:	462a      	mov	r2, r5
 800823c:	4621      	mov	r1, r4
 800823e:	f7fe f9e0 	bl	8006602 <memset>
 8008242:	e7f4      	b.n	800822e <_calloc_r+0x12>

08008244 <__ascii_mbtowc>:
 8008244:	b082      	sub	sp, #8
 8008246:	b901      	cbnz	r1, 800824a <__ascii_mbtowc+0x6>
 8008248:	a901      	add	r1, sp, #4
 800824a:	b142      	cbz	r2, 800825e <__ascii_mbtowc+0x1a>
 800824c:	b14b      	cbz	r3, 8008262 <__ascii_mbtowc+0x1e>
 800824e:	7813      	ldrb	r3, [r2, #0]
 8008250:	600b      	str	r3, [r1, #0]
 8008252:	7812      	ldrb	r2, [r2, #0]
 8008254:	1e10      	subs	r0, r2, #0
 8008256:	bf18      	it	ne
 8008258:	2001      	movne	r0, #1
 800825a:	b002      	add	sp, #8
 800825c:	4770      	bx	lr
 800825e:	4610      	mov	r0, r2
 8008260:	e7fb      	b.n	800825a <__ascii_mbtowc+0x16>
 8008262:	f06f 0001 	mvn.w	r0, #1
 8008266:	e7f8      	b.n	800825a <__ascii_mbtowc+0x16>

08008268 <_realloc_r>:
 8008268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800826c:	4607      	mov	r7, r0
 800826e:	4614      	mov	r4, r2
 8008270:	460d      	mov	r5, r1
 8008272:	b921      	cbnz	r1, 800827e <_realloc_r+0x16>
 8008274:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008278:	4611      	mov	r1, r2
 800827a:	f7ff b97d 	b.w	8007578 <_malloc_r>
 800827e:	b92a      	cbnz	r2, 800828c <_realloc_r+0x24>
 8008280:	f7ff f906 	bl	8007490 <_free_r>
 8008284:	4625      	mov	r5, r4
 8008286:	4628      	mov	r0, r5
 8008288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800828c:	f000 f841 	bl	8008312 <_malloc_usable_size_r>
 8008290:	4284      	cmp	r4, r0
 8008292:	4606      	mov	r6, r0
 8008294:	d802      	bhi.n	800829c <_realloc_r+0x34>
 8008296:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800829a:	d8f4      	bhi.n	8008286 <_realloc_r+0x1e>
 800829c:	4621      	mov	r1, r4
 800829e:	4638      	mov	r0, r7
 80082a0:	f7ff f96a 	bl	8007578 <_malloc_r>
 80082a4:	4680      	mov	r8, r0
 80082a6:	b908      	cbnz	r0, 80082ac <_realloc_r+0x44>
 80082a8:	4645      	mov	r5, r8
 80082aa:	e7ec      	b.n	8008286 <_realloc_r+0x1e>
 80082ac:	42b4      	cmp	r4, r6
 80082ae:	4622      	mov	r2, r4
 80082b0:	4629      	mov	r1, r5
 80082b2:	bf28      	it	cs
 80082b4:	4632      	movcs	r2, r6
 80082b6:	f7fe fa82 	bl	80067be <memcpy>
 80082ba:	4629      	mov	r1, r5
 80082bc:	4638      	mov	r0, r7
 80082be:	f7ff f8e7 	bl	8007490 <_free_r>
 80082c2:	e7f1      	b.n	80082a8 <_realloc_r+0x40>

080082c4 <__ascii_wctomb>:
 80082c4:	4603      	mov	r3, r0
 80082c6:	4608      	mov	r0, r1
 80082c8:	b141      	cbz	r1, 80082dc <__ascii_wctomb+0x18>
 80082ca:	2aff      	cmp	r2, #255	@ 0xff
 80082cc:	d904      	bls.n	80082d8 <__ascii_wctomb+0x14>
 80082ce:	228a      	movs	r2, #138	@ 0x8a
 80082d0:	601a      	str	r2, [r3, #0]
 80082d2:	f04f 30ff 	mov.w	r0, #4294967295
 80082d6:	4770      	bx	lr
 80082d8:	700a      	strb	r2, [r1, #0]
 80082da:	2001      	movs	r0, #1
 80082dc:	4770      	bx	lr
	...

080082e0 <fiprintf>:
 80082e0:	b40e      	push	{r1, r2, r3}
 80082e2:	b503      	push	{r0, r1, lr}
 80082e4:	4601      	mov	r1, r0
 80082e6:	ab03      	add	r3, sp, #12
 80082e8:	4805      	ldr	r0, [pc, #20]	@ (8008300 <fiprintf+0x20>)
 80082ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80082ee:	6800      	ldr	r0, [r0, #0]
 80082f0:	9301      	str	r3, [sp, #4]
 80082f2:	f000 f83f 	bl	8008374 <_vfiprintf_r>
 80082f6:	b002      	add	sp, #8
 80082f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80082fc:	b003      	add	sp, #12
 80082fe:	4770      	bx	lr
 8008300:	2000002c 	.word	0x2000002c

08008304 <abort>:
 8008304:	b508      	push	{r3, lr}
 8008306:	2006      	movs	r0, #6
 8008308:	f000 fa08 	bl	800871c <raise>
 800830c:	2001      	movs	r0, #1
 800830e:	f7f9 faaf 	bl	8001870 <_exit>

08008312 <_malloc_usable_size_r>:
 8008312:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008316:	1f18      	subs	r0, r3, #4
 8008318:	2b00      	cmp	r3, #0
 800831a:	bfbc      	itt	lt
 800831c:	580b      	ldrlt	r3, [r1, r0]
 800831e:	18c0      	addlt	r0, r0, r3
 8008320:	4770      	bx	lr

08008322 <__sfputc_r>:
 8008322:	6893      	ldr	r3, [r2, #8]
 8008324:	3b01      	subs	r3, #1
 8008326:	2b00      	cmp	r3, #0
 8008328:	b410      	push	{r4}
 800832a:	6093      	str	r3, [r2, #8]
 800832c:	da08      	bge.n	8008340 <__sfputc_r+0x1e>
 800832e:	6994      	ldr	r4, [r2, #24]
 8008330:	42a3      	cmp	r3, r4
 8008332:	db01      	blt.n	8008338 <__sfputc_r+0x16>
 8008334:	290a      	cmp	r1, #10
 8008336:	d103      	bne.n	8008340 <__sfputc_r+0x1e>
 8008338:	f85d 4b04 	ldr.w	r4, [sp], #4
 800833c:	f000 b932 	b.w	80085a4 <__swbuf_r>
 8008340:	6813      	ldr	r3, [r2, #0]
 8008342:	1c58      	adds	r0, r3, #1
 8008344:	6010      	str	r0, [r2, #0]
 8008346:	7019      	strb	r1, [r3, #0]
 8008348:	4608      	mov	r0, r1
 800834a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800834e:	4770      	bx	lr

08008350 <__sfputs_r>:
 8008350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008352:	4606      	mov	r6, r0
 8008354:	460f      	mov	r7, r1
 8008356:	4614      	mov	r4, r2
 8008358:	18d5      	adds	r5, r2, r3
 800835a:	42ac      	cmp	r4, r5
 800835c:	d101      	bne.n	8008362 <__sfputs_r+0x12>
 800835e:	2000      	movs	r0, #0
 8008360:	e007      	b.n	8008372 <__sfputs_r+0x22>
 8008362:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008366:	463a      	mov	r2, r7
 8008368:	4630      	mov	r0, r6
 800836a:	f7ff ffda 	bl	8008322 <__sfputc_r>
 800836e:	1c43      	adds	r3, r0, #1
 8008370:	d1f3      	bne.n	800835a <__sfputs_r+0xa>
 8008372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008374 <_vfiprintf_r>:
 8008374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008378:	460d      	mov	r5, r1
 800837a:	b09d      	sub	sp, #116	@ 0x74
 800837c:	4614      	mov	r4, r2
 800837e:	4698      	mov	r8, r3
 8008380:	4606      	mov	r6, r0
 8008382:	b118      	cbz	r0, 800838c <_vfiprintf_r+0x18>
 8008384:	6a03      	ldr	r3, [r0, #32]
 8008386:	b90b      	cbnz	r3, 800838c <_vfiprintf_r+0x18>
 8008388:	f7fe f8a0 	bl	80064cc <__sinit>
 800838c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800838e:	07d9      	lsls	r1, r3, #31
 8008390:	d405      	bmi.n	800839e <_vfiprintf_r+0x2a>
 8008392:	89ab      	ldrh	r3, [r5, #12]
 8008394:	059a      	lsls	r2, r3, #22
 8008396:	d402      	bmi.n	800839e <_vfiprintf_r+0x2a>
 8008398:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800839a:	f7fe fa0e 	bl	80067ba <__retarget_lock_acquire_recursive>
 800839e:	89ab      	ldrh	r3, [r5, #12]
 80083a0:	071b      	lsls	r3, r3, #28
 80083a2:	d501      	bpl.n	80083a8 <_vfiprintf_r+0x34>
 80083a4:	692b      	ldr	r3, [r5, #16]
 80083a6:	b99b      	cbnz	r3, 80083d0 <_vfiprintf_r+0x5c>
 80083a8:	4629      	mov	r1, r5
 80083aa:	4630      	mov	r0, r6
 80083ac:	f000 f938 	bl	8008620 <__swsetup_r>
 80083b0:	b170      	cbz	r0, 80083d0 <_vfiprintf_r+0x5c>
 80083b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083b4:	07dc      	lsls	r4, r3, #31
 80083b6:	d504      	bpl.n	80083c2 <_vfiprintf_r+0x4e>
 80083b8:	f04f 30ff 	mov.w	r0, #4294967295
 80083bc:	b01d      	add	sp, #116	@ 0x74
 80083be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083c2:	89ab      	ldrh	r3, [r5, #12]
 80083c4:	0598      	lsls	r0, r3, #22
 80083c6:	d4f7      	bmi.n	80083b8 <_vfiprintf_r+0x44>
 80083c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083ca:	f7fe f9f7 	bl	80067bc <__retarget_lock_release_recursive>
 80083ce:	e7f3      	b.n	80083b8 <_vfiprintf_r+0x44>
 80083d0:	2300      	movs	r3, #0
 80083d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80083d4:	2320      	movs	r3, #32
 80083d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083da:	f8cd 800c 	str.w	r8, [sp, #12]
 80083de:	2330      	movs	r3, #48	@ 0x30
 80083e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008590 <_vfiprintf_r+0x21c>
 80083e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083e8:	f04f 0901 	mov.w	r9, #1
 80083ec:	4623      	mov	r3, r4
 80083ee:	469a      	mov	sl, r3
 80083f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083f4:	b10a      	cbz	r2, 80083fa <_vfiprintf_r+0x86>
 80083f6:	2a25      	cmp	r2, #37	@ 0x25
 80083f8:	d1f9      	bne.n	80083ee <_vfiprintf_r+0x7a>
 80083fa:	ebba 0b04 	subs.w	fp, sl, r4
 80083fe:	d00b      	beq.n	8008418 <_vfiprintf_r+0xa4>
 8008400:	465b      	mov	r3, fp
 8008402:	4622      	mov	r2, r4
 8008404:	4629      	mov	r1, r5
 8008406:	4630      	mov	r0, r6
 8008408:	f7ff ffa2 	bl	8008350 <__sfputs_r>
 800840c:	3001      	adds	r0, #1
 800840e:	f000 80a7 	beq.w	8008560 <_vfiprintf_r+0x1ec>
 8008412:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008414:	445a      	add	r2, fp
 8008416:	9209      	str	r2, [sp, #36]	@ 0x24
 8008418:	f89a 3000 	ldrb.w	r3, [sl]
 800841c:	2b00      	cmp	r3, #0
 800841e:	f000 809f 	beq.w	8008560 <_vfiprintf_r+0x1ec>
 8008422:	2300      	movs	r3, #0
 8008424:	f04f 32ff 	mov.w	r2, #4294967295
 8008428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800842c:	f10a 0a01 	add.w	sl, sl, #1
 8008430:	9304      	str	r3, [sp, #16]
 8008432:	9307      	str	r3, [sp, #28]
 8008434:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008438:	931a      	str	r3, [sp, #104]	@ 0x68
 800843a:	4654      	mov	r4, sl
 800843c:	2205      	movs	r2, #5
 800843e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008442:	4853      	ldr	r0, [pc, #332]	@ (8008590 <_vfiprintf_r+0x21c>)
 8008444:	f7f7 fecc 	bl	80001e0 <memchr>
 8008448:	9a04      	ldr	r2, [sp, #16]
 800844a:	b9d8      	cbnz	r0, 8008484 <_vfiprintf_r+0x110>
 800844c:	06d1      	lsls	r1, r2, #27
 800844e:	bf44      	itt	mi
 8008450:	2320      	movmi	r3, #32
 8008452:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008456:	0713      	lsls	r3, r2, #28
 8008458:	bf44      	itt	mi
 800845a:	232b      	movmi	r3, #43	@ 0x2b
 800845c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008460:	f89a 3000 	ldrb.w	r3, [sl]
 8008464:	2b2a      	cmp	r3, #42	@ 0x2a
 8008466:	d015      	beq.n	8008494 <_vfiprintf_r+0x120>
 8008468:	9a07      	ldr	r2, [sp, #28]
 800846a:	4654      	mov	r4, sl
 800846c:	2000      	movs	r0, #0
 800846e:	f04f 0c0a 	mov.w	ip, #10
 8008472:	4621      	mov	r1, r4
 8008474:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008478:	3b30      	subs	r3, #48	@ 0x30
 800847a:	2b09      	cmp	r3, #9
 800847c:	d94b      	bls.n	8008516 <_vfiprintf_r+0x1a2>
 800847e:	b1b0      	cbz	r0, 80084ae <_vfiprintf_r+0x13a>
 8008480:	9207      	str	r2, [sp, #28]
 8008482:	e014      	b.n	80084ae <_vfiprintf_r+0x13a>
 8008484:	eba0 0308 	sub.w	r3, r0, r8
 8008488:	fa09 f303 	lsl.w	r3, r9, r3
 800848c:	4313      	orrs	r3, r2
 800848e:	9304      	str	r3, [sp, #16]
 8008490:	46a2      	mov	sl, r4
 8008492:	e7d2      	b.n	800843a <_vfiprintf_r+0xc6>
 8008494:	9b03      	ldr	r3, [sp, #12]
 8008496:	1d19      	adds	r1, r3, #4
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	9103      	str	r1, [sp, #12]
 800849c:	2b00      	cmp	r3, #0
 800849e:	bfbb      	ittet	lt
 80084a0:	425b      	neglt	r3, r3
 80084a2:	f042 0202 	orrlt.w	r2, r2, #2
 80084a6:	9307      	strge	r3, [sp, #28]
 80084a8:	9307      	strlt	r3, [sp, #28]
 80084aa:	bfb8      	it	lt
 80084ac:	9204      	strlt	r2, [sp, #16]
 80084ae:	7823      	ldrb	r3, [r4, #0]
 80084b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80084b2:	d10a      	bne.n	80084ca <_vfiprintf_r+0x156>
 80084b4:	7863      	ldrb	r3, [r4, #1]
 80084b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80084b8:	d132      	bne.n	8008520 <_vfiprintf_r+0x1ac>
 80084ba:	9b03      	ldr	r3, [sp, #12]
 80084bc:	1d1a      	adds	r2, r3, #4
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	9203      	str	r2, [sp, #12]
 80084c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084c6:	3402      	adds	r4, #2
 80084c8:	9305      	str	r3, [sp, #20]
 80084ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085a0 <_vfiprintf_r+0x22c>
 80084ce:	7821      	ldrb	r1, [r4, #0]
 80084d0:	2203      	movs	r2, #3
 80084d2:	4650      	mov	r0, sl
 80084d4:	f7f7 fe84 	bl	80001e0 <memchr>
 80084d8:	b138      	cbz	r0, 80084ea <_vfiprintf_r+0x176>
 80084da:	9b04      	ldr	r3, [sp, #16]
 80084dc:	eba0 000a 	sub.w	r0, r0, sl
 80084e0:	2240      	movs	r2, #64	@ 0x40
 80084e2:	4082      	lsls	r2, r0
 80084e4:	4313      	orrs	r3, r2
 80084e6:	3401      	adds	r4, #1
 80084e8:	9304      	str	r3, [sp, #16]
 80084ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ee:	4829      	ldr	r0, [pc, #164]	@ (8008594 <_vfiprintf_r+0x220>)
 80084f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084f4:	2206      	movs	r2, #6
 80084f6:	f7f7 fe73 	bl	80001e0 <memchr>
 80084fa:	2800      	cmp	r0, #0
 80084fc:	d03f      	beq.n	800857e <_vfiprintf_r+0x20a>
 80084fe:	4b26      	ldr	r3, [pc, #152]	@ (8008598 <_vfiprintf_r+0x224>)
 8008500:	bb1b      	cbnz	r3, 800854a <_vfiprintf_r+0x1d6>
 8008502:	9b03      	ldr	r3, [sp, #12]
 8008504:	3307      	adds	r3, #7
 8008506:	f023 0307 	bic.w	r3, r3, #7
 800850a:	3308      	adds	r3, #8
 800850c:	9303      	str	r3, [sp, #12]
 800850e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008510:	443b      	add	r3, r7
 8008512:	9309      	str	r3, [sp, #36]	@ 0x24
 8008514:	e76a      	b.n	80083ec <_vfiprintf_r+0x78>
 8008516:	fb0c 3202 	mla	r2, ip, r2, r3
 800851a:	460c      	mov	r4, r1
 800851c:	2001      	movs	r0, #1
 800851e:	e7a8      	b.n	8008472 <_vfiprintf_r+0xfe>
 8008520:	2300      	movs	r3, #0
 8008522:	3401      	adds	r4, #1
 8008524:	9305      	str	r3, [sp, #20]
 8008526:	4619      	mov	r1, r3
 8008528:	f04f 0c0a 	mov.w	ip, #10
 800852c:	4620      	mov	r0, r4
 800852e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008532:	3a30      	subs	r2, #48	@ 0x30
 8008534:	2a09      	cmp	r2, #9
 8008536:	d903      	bls.n	8008540 <_vfiprintf_r+0x1cc>
 8008538:	2b00      	cmp	r3, #0
 800853a:	d0c6      	beq.n	80084ca <_vfiprintf_r+0x156>
 800853c:	9105      	str	r1, [sp, #20]
 800853e:	e7c4      	b.n	80084ca <_vfiprintf_r+0x156>
 8008540:	fb0c 2101 	mla	r1, ip, r1, r2
 8008544:	4604      	mov	r4, r0
 8008546:	2301      	movs	r3, #1
 8008548:	e7f0      	b.n	800852c <_vfiprintf_r+0x1b8>
 800854a:	ab03      	add	r3, sp, #12
 800854c:	9300      	str	r3, [sp, #0]
 800854e:	462a      	mov	r2, r5
 8008550:	4b12      	ldr	r3, [pc, #72]	@ (800859c <_vfiprintf_r+0x228>)
 8008552:	a904      	add	r1, sp, #16
 8008554:	4630      	mov	r0, r6
 8008556:	f7fd fb75 	bl	8005c44 <_printf_float>
 800855a:	4607      	mov	r7, r0
 800855c:	1c78      	adds	r0, r7, #1
 800855e:	d1d6      	bne.n	800850e <_vfiprintf_r+0x19a>
 8008560:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008562:	07d9      	lsls	r1, r3, #31
 8008564:	d405      	bmi.n	8008572 <_vfiprintf_r+0x1fe>
 8008566:	89ab      	ldrh	r3, [r5, #12]
 8008568:	059a      	lsls	r2, r3, #22
 800856a:	d402      	bmi.n	8008572 <_vfiprintf_r+0x1fe>
 800856c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800856e:	f7fe f925 	bl	80067bc <__retarget_lock_release_recursive>
 8008572:	89ab      	ldrh	r3, [r5, #12]
 8008574:	065b      	lsls	r3, r3, #25
 8008576:	f53f af1f 	bmi.w	80083b8 <_vfiprintf_r+0x44>
 800857a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800857c:	e71e      	b.n	80083bc <_vfiprintf_r+0x48>
 800857e:	ab03      	add	r3, sp, #12
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	462a      	mov	r2, r5
 8008584:	4b05      	ldr	r3, [pc, #20]	@ (800859c <_vfiprintf_r+0x228>)
 8008586:	a904      	add	r1, sp, #16
 8008588:	4630      	mov	r0, r6
 800858a:	f7fd fdf5 	bl	8006178 <_printf_i>
 800858e:	e7e4      	b.n	800855a <_vfiprintf_r+0x1e6>
 8008590:	08008a6a 	.word	0x08008a6a
 8008594:	08008a74 	.word	0x08008a74
 8008598:	08005c45 	.word	0x08005c45
 800859c:	08008351 	.word	0x08008351
 80085a0:	08008a70 	.word	0x08008a70

080085a4 <__swbuf_r>:
 80085a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a6:	460e      	mov	r6, r1
 80085a8:	4614      	mov	r4, r2
 80085aa:	4605      	mov	r5, r0
 80085ac:	b118      	cbz	r0, 80085b6 <__swbuf_r+0x12>
 80085ae:	6a03      	ldr	r3, [r0, #32]
 80085b0:	b90b      	cbnz	r3, 80085b6 <__swbuf_r+0x12>
 80085b2:	f7fd ff8b 	bl	80064cc <__sinit>
 80085b6:	69a3      	ldr	r3, [r4, #24]
 80085b8:	60a3      	str	r3, [r4, #8]
 80085ba:	89a3      	ldrh	r3, [r4, #12]
 80085bc:	071a      	lsls	r2, r3, #28
 80085be:	d501      	bpl.n	80085c4 <__swbuf_r+0x20>
 80085c0:	6923      	ldr	r3, [r4, #16]
 80085c2:	b943      	cbnz	r3, 80085d6 <__swbuf_r+0x32>
 80085c4:	4621      	mov	r1, r4
 80085c6:	4628      	mov	r0, r5
 80085c8:	f000 f82a 	bl	8008620 <__swsetup_r>
 80085cc:	b118      	cbz	r0, 80085d6 <__swbuf_r+0x32>
 80085ce:	f04f 37ff 	mov.w	r7, #4294967295
 80085d2:	4638      	mov	r0, r7
 80085d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	6922      	ldr	r2, [r4, #16]
 80085da:	1a98      	subs	r0, r3, r2
 80085dc:	6963      	ldr	r3, [r4, #20]
 80085de:	b2f6      	uxtb	r6, r6
 80085e0:	4283      	cmp	r3, r0
 80085e2:	4637      	mov	r7, r6
 80085e4:	dc05      	bgt.n	80085f2 <__swbuf_r+0x4e>
 80085e6:	4621      	mov	r1, r4
 80085e8:	4628      	mov	r0, r5
 80085ea:	f7ff fda7 	bl	800813c <_fflush_r>
 80085ee:	2800      	cmp	r0, #0
 80085f0:	d1ed      	bne.n	80085ce <__swbuf_r+0x2a>
 80085f2:	68a3      	ldr	r3, [r4, #8]
 80085f4:	3b01      	subs	r3, #1
 80085f6:	60a3      	str	r3, [r4, #8]
 80085f8:	6823      	ldr	r3, [r4, #0]
 80085fa:	1c5a      	adds	r2, r3, #1
 80085fc:	6022      	str	r2, [r4, #0]
 80085fe:	701e      	strb	r6, [r3, #0]
 8008600:	6962      	ldr	r2, [r4, #20]
 8008602:	1c43      	adds	r3, r0, #1
 8008604:	429a      	cmp	r2, r3
 8008606:	d004      	beq.n	8008612 <__swbuf_r+0x6e>
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	07db      	lsls	r3, r3, #31
 800860c:	d5e1      	bpl.n	80085d2 <__swbuf_r+0x2e>
 800860e:	2e0a      	cmp	r6, #10
 8008610:	d1df      	bne.n	80085d2 <__swbuf_r+0x2e>
 8008612:	4621      	mov	r1, r4
 8008614:	4628      	mov	r0, r5
 8008616:	f7ff fd91 	bl	800813c <_fflush_r>
 800861a:	2800      	cmp	r0, #0
 800861c:	d0d9      	beq.n	80085d2 <__swbuf_r+0x2e>
 800861e:	e7d6      	b.n	80085ce <__swbuf_r+0x2a>

08008620 <__swsetup_r>:
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	4b29      	ldr	r3, [pc, #164]	@ (80086c8 <__swsetup_r+0xa8>)
 8008624:	4605      	mov	r5, r0
 8008626:	6818      	ldr	r0, [r3, #0]
 8008628:	460c      	mov	r4, r1
 800862a:	b118      	cbz	r0, 8008634 <__swsetup_r+0x14>
 800862c:	6a03      	ldr	r3, [r0, #32]
 800862e:	b90b      	cbnz	r3, 8008634 <__swsetup_r+0x14>
 8008630:	f7fd ff4c 	bl	80064cc <__sinit>
 8008634:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008638:	0719      	lsls	r1, r3, #28
 800863a:	d422      	bmi.n	8008682 <__swsetup_r+0x62>
 800863c:	06da      	lsls	r2, r3, #27
 800863e:	d407      	bmi.n	8008650 <__swsetup_r+0x30>
 8008640:	2209      	movs	r2, #9
 8008642:	602a      	str	r2, [r5, #0]
 8008644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008648:	81a3      	strh	r3, [r4, #12]
 800864a:	f04f 30ff 	mov.w	r0, #4294967295
 800864e:	e033      	b.n	80086b8 <__swsetup_r+0x98>
 8008650:	0758      	lsls	r0, r3, #29
 8008652:	d512      	bpl.n	800867a <__swsetup_r+0x5a>
 8008654:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008656:	b141      	cbz	r1, 800866a <__swsetup_r+0x4a>
 8008658:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800865c:	4299      	cmp	r1, r3
 800865e:	d002      	beq.n	8008666 <__swsetup_r+0x46>
 8008660:	4628      	mov	r0, r5
 8008662:	f7fe ff15 	bl	8007490 <_free_r>
 8008666:	2300      	movs	r3, #0
 8008668:	6363      	str	r3, [r4, #52]	@ 0x34
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008670:	81a3      	strh	r3, [r4, #12]
 8008672:	2300      	movs	r3, #0
 8008674:	6063      	str	r3, [r4, #4]
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	f043 0308 	orr.w	r3, r3, #8
 8008680:	81a3      	strh	r3, [r4, #12]
 8008682:	6923      	ldr	r3, [r4, #16]
 8008684:	b94b      	cbnz	r3, 800869a <__swsetup_r+0x7a>
 8008686:	89a3      	ldrh	r3, [r4, #12]
 8008688:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800868c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008690:	d003      	beq.n	800869a <__swsetup_r+0x7a>
 8008692:	4621      	mov	r1, r4
 8008694:	4628      	mov	r0, r5
 8008696:	f000 f883 	bl	80087a0 <__smakebuf_r>
 800869a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800869e:	f013 0201 	ands.w	r2, r3, #1
 80086a2:	d00a      	beq.n	80086ba <__swsetup_r+0x9a>
 80086a4:	2200      	movs	r2, #0
 80086a6:	60a2      	str	r2, [r4, #8]
 80086a8:	6962      	ldr	r2, [r4, #20]
 80086aa:	4252      	negs	r2, r2
 80086ac:	61a2      	str	r2, [r4, #24]
 80086ae:	6922      	ldr	r2, [r4, #16]
 80086b0:	b942      	cbnz	r2, 80086c4 <__swsetup_r+0xa4>
 80086b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80086b6:	d1c5      	bne.n	8008644 <__swsetup_r+0x24>
 80086b8:	bd38      	pop	{r3, r4, r5, pc}
 80086ba:	0799      	lsls	r1, r3, #30
 80086bc:	bf58      	it	pl
 80086be:	6962      	ldrpl	r2, [r4, #20]
 80086c0:	60a2      	str	r2, [r4, #8]
 80086c2:	e7f4      	b.n	80086ae <__swsetup_r+0x8e>
 80086c4:	2000      	movs	r0, #0
 80086c6:	e7f7      	b.n	80086b8 <__swsetup_r+0x98>
 80086c8:	2000002c 	.word	0x2000002c

080086cc <_raise_r>:
 80086cc:	291f      	cmp	r1, #31
 80086ce:	b538      	push	{r3, r4, r5, lr}
 80086d0:	4605      	mov	r5, r0
 80086d2:	460c      	mov	r4, r1
 80086d4:	d904      	bls.n	80086e0 <_raise_r+0x14>
 80086d6:	2316      	movs	r3, #22
 80086d8:	6003      	str	r3, [r0, #0]
 80086da:	f04f 30ff 	mov.w	r0, #4294967295
 80086de:	bd38      	pop	{r3, r4, r5, pc}
 80086e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80086e2:	b112      	cbz	r2, 80086ea <_raise_r+0x1e>
 80086e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086e8:	b94b      	cbnz	r3, 80086fe <_raise_r+0x32>
 80086ea:	4628      	mov	r0, r5
 80086ec:	f000 f830 	bl	8008750 <_getpid_r>
 80086f0:	4622      	mov	r2, r4
 80086f2:	4601      	mov	r1, r0
 80086f4:	4628      	mov	r0, r5
 80086f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086fa:	f000 b817 	b.w	800872c <_kill_r>
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d00a      	beq.n	8008718 <_raise_r+0x4c>
 8008702:	1c59      	adds	r1, r3, #1
 8008704:	d103      	bne.n	800870e <_raise_r+0x42>
 8008706:	2316      	movs	r3, #22
 8008708:	6003      	str	r3, [r0, #0]
 800870a:	2001      	movs	r0, #1
 800870c:	e7e7      	b.n	80086de <_raise_r+0x12>
 800870e:	2100      	movs	r1, #0
 8008710:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008714:	4620      	mov	r0, r4
 8008716:	4798      	blx	r3
 8008718:	2000      	movs	r0, #0
 800871a:	e7e0      	b.n	80086de <_raise_r+0x12>

0800871c <raise>:
 800871c:	4b02      	ldr	r3, [pc, #8]	@ (8008728 <raise+0xc>)
 800871e:	4601      	mov	r1, r0
 8008720:	6818      	ldr	r0, [r3, #0]
 8008722:	f7ff bfd3 	b.w	80086cc <_raise_r>
 8008726:	bf00      	nop
 8008728:	2000002c 	.word	0x2000002c

0800872c <_kill_r>:
 800872c:	b538      	push	{r3, r4, r5, lr}
 800872e:	4d07      	ldr	r5, [pc, #28]	@ (800874c <_kill_r+0x20>)
 8008730:	2300      	movs	r3, #0
 8008732:	4604      	mov	r4, r0
 8008734:	4608      	mov	r0, r1
 8008736:	4611      	mov	r1, r2
 8008738:	602b      	str	r3, [r5, #0]
 800873a:	f7f9 f889 	bl	8001850 <_kill>
 800873e:	1c43      	adds	r3, r0, #1
 8008740:	d102      	bne.n	8008748 <_kill_r+0x1c>
 8008742:	682b      	ldr	r3, [r5, #0]
 8008744:	b103      	cbz	r3, 8008748 <_kill_r+0x1c>
 8008746:	6023      	str	r3, [r4, #0]
 8008748:	bd38      	pop	{r3, r4, r5, pc}
 800874a:	bf00      	nop
 800874c:	20004dcc 	.word	0x20004dcc

08008750 <_getpid_r>:
 8008750:	f7f9 b876 	b.w	8001840 <_getpid>

08008754 <__swhatbuf_r>:
 8008754:	b570      	push	{r4, r5, r6, lr}
 8008756:	460c      	mov	r4, r1
 8008758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800875c:	2900      	cmp	r1, #0
 800875e:	b096      	sub	sp, #88	@ 0x58
 8008760:	4615      	mov	r5, r2
 8008762:	461e      	mov	r6, r3
 8008764:	da0d      	bge.n	8008782 <__swhatbuf_r+0x2e>
 8008766:	89a3      	ldrh	r3, [r4, #12]
 8008768:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800876c:	f04f 0100 	mov.w	r1, #0
 8008770:	bf14      	ite	ne
 8008772:	2340      	movne	r3, #64	@ 0x40
 8008774:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008778:	2000      	movs	r0, #0
 800877a:	6031      	str	r1, [r6, #0]
 800877c:	602b      	str	r3, [r5, #0]
 800877e:	b016      	add	sp, #88	@ 0x58
 8008780:	bd70      	pop	{r4, r5, r6, pc}
 8008782:	466a      	mov	r2, sp
 8008784:	f000 f848 	bl	8008818 <_fstat_r>
 8008788:	2800      	cmp	r0, #0
 800878a:	dbec      	blt.n	8008766 <__swhatbuf_r+0x12>
 800878c:	9901      	ldr	r1, [sp, #4]
 800878e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008792:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008796:	4259      	negs	r1, r3
 8008798:	4159      	adcs	r1, r3
 800879a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800879e:	e7eb      	b.n	8008778 <__swhatbuf_r+0x24>

080087a0 <__smakebuf_r>:
 80087a0:	898b      	ldrh	r3, [r1, #12]
 80087a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087a4:	079d      	lsls	r5, r3, #30
 80087a6:	4606      	mov	r6, r0
 80087a8:	460c      	mov	r4, r1
 80087aa:	d507      	bpl.n	80087bc <__smakebuf_r+0x1c>
 80087ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80087b0:	6023      	str	r3, [r4, #0]
 80087b2:	6123      	str	r3, [r4, #16]
 80087b4:	2301      	movs	r3, #1
 80087b6:	6163      	str	r3, [r4, #20]
 80087b8:	b003      	add	sp, #12
 80087ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087bc:	ab01      	add	r3, sp, #4
 80087be:	466a      	mov	r2, sp
 80087c0:	f7ff ffc8 	bl	8008754 <__swhatbuf_r>
 80087c4:	9f00      	ldr	r7, [sp, #0]
 80087c6:	4605      	mov	r5, r0
 80087c8:	4639      	mov	r1, r7
 80087ca:	4630      	mov	r0, r6
 80087cc:	f7fe fed4 	bl	8007578 <_malloc_r>
 80087d0:	b948      	cbnz	r0, 80087e6 <__smakebuf_r+0x46>
 80087d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087d6:	059a      	lsls	r2, r3, #22
 80087d8:	d4ee      	bmi.n	80087b8 <__smakebuf_r+0x18>
 80087da:	f023 0303 	bic.w	r3, r3, #3
 80087de:	f043 0302 	orr.w	r3, r3, #2
 80087e2:	81a3      	strh	r3, [r4, #12]
 80087e4:	e7e2      	b.n	80087ac <__smakebuf_r+0xc>
 80087e6:	89a3      	ldrh	r3, [r4, #12]
 80087e8:	6020      	str	r0, [r4, #0]
 80087ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087ee:	81a3      	strh	r3, [r4, #12]
 80087f0:	9b01      	ldr	r3, [sp, #4]
 80087f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80087f6:	b15b      	cbz	r3, 8008810 <__smakebuf_r+0x70>
 80087f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087fc:	4630      	mov	r0, r6
 80087fe:	f000 f81d 	bl	800883c <_isatty_r>
 8008802:	b128      	cbz	r0, 8008810 <__smakebuf_r+0x70>
 8008804:	89a3      	ldrh	r3, [r4, #12]
 8008806:	f023 0303 	bic.w	r3, r3, #3
 800880a:	f043 0301 	orr.w	r3, r3, #1
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	89a3      	ldrh	r3, [r4, #12]
 8008812:	431d      	orrs	r5, r3
 8008814:	81a5      	strh	r5, [r4, #12]
 8008816:	e7cf      	b.n	80087b8 <__smakebuf_r+0x18>

08008818 <_fstat_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4d07      	ldr	r5, [pc, #28]	@ (8008838 <_fstat_r+0x20>)
 800881c:	2300      	movs	r3, #0
 800881e:	4604      	mov	r4, r0
 8008820:	4608      	mov	r0, r1
 8008822:	4611      	mov	r1, r2
 8008824:	602b      	str	r3, [r5, #0]
 8008826:	f7f9 f857 	bl	80018d8 <_fstat>
 800882a:	1c43      	adds	r3, r0, #1
 800882c:	d102      	bne.n	8008834 <_fstat_r+0x1c>
 800882e:	682b      	ldr	r3, [r5, #0]
 8008830:	b103      	cbz	r3, 8008834 <_fstat_r+0x1c>
 8008832:	6023      	str	r3, [r4, #0]
 8008834:	bd38      	pop	{r3, r4, r5, pc}
 8008836:	bf00      	nop
 8008838:	20004dcc 	.word	0x20004dcc

0800883c <_isatty_r>:
 800883c:	b538      	push	{r3, r4, r5, lr}
 800883e:	4d06      	ldr	r5, [pc, #24]	@ (8008858 <_isatty_r+0x1c>)
 8008840:	2300      	movs	r3, #0
 8008842:	4604      	mov	r4, r0
 8008844:	4608      	mov	r0, r1
 8008846:	602b      	str	r3, [r5, #0]
 8008848:	f7f9 f856 	bl	80018f8 <_isatty>
 800884c:	1c43      	adds	r3, r0, #1
 800884e:	d102      	bne.n	8008856 <_isatty_r+0x1a>
 8008850:	682b      	ldr	r3, [r5, #0]
 8008852:	b103      	cbz	r3, 8008856 <_isatty_r+0x1a>
 8008854:	6023      	str	r3, [r4, #0]
 8008856:	bd38      	pop	{r3, r4, r5, pc}
 8008858:	20004dcc 	.word	0x20004dcc

0800885c <_init>:
 800885c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885e:	bf00      	nop
 8008860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008862:	bc08      	pop	{r3}
 8008864:	469e      	mov	lr, r3
 8008866:	4770      	bx	lr

08008868 <_fini>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	bf00      	nop
 800886c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886e:	bc08      	pop	{r3}
 8008870:	469e      	mov	lr, r3
 8008872:	4770      	bx	lr
