#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1356067f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1356089f0 .scope module, "alu2_test" "alu2_test" 3 1;
 .timescale 0 0;
v0x135621140_0 .var "a", 3 0;
v0x1356211f0_0 .var "b", 3 0;
v0x1356212a0_0 .net "out", 7 0, v0x135620f70_0;  1 drivers
v0x135621370_0 .var "sel", 1 0;
S_0x135608b60 .scope module, "u_alu2" "alu2" 3 7, 4 1 0, S_0x1356089f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x135620e00_0 .net "a", 3 0, v0x135621140_0;  1 drivers
v0x135620ec0_0 .net "b", 3 0, v0x1356211f0_0;  1 drivers
v0x135620f70_0 .var "out", 7 0;
v0x135621030_0 .net "sel", 1 0, v0x135621370_0;  1 drivers
E_0x135606f50 .event anyedge, v0x135621030_0, v0x135620ec0_0, v0x135620e00_0;
S_0x135610d00 .scope function.vec4.s8, "mult2" "mult2" 4 8, 4 8 0, S_0x135608b60;
 .timescale 0 0;
v0x135610e70_0 .var "c", 3 0;
v0x135620be0_0 .var "d", 3 0;
v0x135620c90_0 .var/i "i", 31 0;
; Variable mult2 is vec4 return value of scope S_0x135610d00
TD_alu2_test.u_alu2.mult2 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to mult2 (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135620c90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x135620c90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x135620be0_0;
    %load/vec4 v0x135620c90_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load mult2 (draw_signal_vec4)
    %load/vec4 v0x135610e70_0;
    %pad/u 8;
    %load/vec4 v0x135620c90_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %ret/vec4 0, 0, 8;  Assign to mult2 (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x135620c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135620c90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x135608b60;
T_1 ;
    %wait E_0x135606f50;
    %load/vec4 v0x135621030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 15, 15, 8;
    %store/vec4 v0x135620f70_0, 0, 8;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x135620e00_0;
    %pad/u 8;
    %load/vec4 v0x135620ec0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0x135620f70_0, 0, 8;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x135620e00_0;
    %pad/u 8;
    %load/vec4 v0x135620ec0_0;
    %pad/u 8;
    %sub;
    %store/vec4 v0x135620f70_0, 0, 8;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x135620e00_0;
    %load/vec4 v0x135620ec0_0;
    %store/vec4 v0x135620be0_0, 0, 4;
    %store/vec4 v0x135610e70_0, 0, 4;
    %callf/vec4 TD_alu2_test.u_alu2.mult2, S_0x135610d00;
    %store/vec4 v0x135620f70_0, 0, 8;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x135620e00_0;
    %pad/u 8;
    %load/vec4 v0x135620ec0_0;
    %pad/u 8;
    %and;
    %store/vec4 v0x135620f70_0, 0, 8;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1356089f0;
T_2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135621140_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1356211f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135621370_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135621370_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x135621370_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x135621370_0, 0, 2;
    %delay 1, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1356089f0;
T_3 ;
    %vpi_call/w 3 26 "$dumpfile", "alu2_wave.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1356089f0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/alu2_test.v";
    "/Users/wr80340/WorkSpace/verilog/alu2.v";
