
---------- Begin Simulation Statistics ----------
final_tick                               952898613500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 432563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667648                       # Number of bytes of host memory used
host_op_rate                                   558205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1155.90                       # Real time elapsed on the host
host_tick_rate                              824377230                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     645230099                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.952899                       # Number of seconds simulated
sim_ticks                                952898613500                       # Number of ticks simulated
system.cpu.BranchMispred                      2153387                       # Number of branch mispredictions
system.cpu.BranchMispredPercent              7.800697                       # Percentage of branch mispredictions
system.cpu.Branches                          27605058                       # Number of branches fetched
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     645230099                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1905797227                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1905797227                       # Number of busy cycles
system.cpu.num_cc_register_reads            187331717                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           260734470                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     25302238                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               28010816                       # Number of float alu accesses
system.cpu.num_fp_insts                      28010816                       # number of float instructions
system.cpu.num_fp_register_reads             21879879                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            24007247                       # number of times the floating registers were written
system.cpu.num_func_calls                     1531161                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             625873346                       # Number of integer alu accesses
system.cpu.num_int_insts                    625873346                       # number of integer instructions
system.cpu.num_int_register_reads          1467549168                       # number of times the integer registers were read
system.cpu.num_int_register_writes          569494255                       # number of times the integer registers were written
system.cpu.num_load_insts                   219204328                       # Number of load instructions
system.cpu.num_mem_refs                     254894583                       # number of memory refs
system.cpu.num_store_insts                   35690255                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1502713      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 363720439     56.37%     56.60% # Class of executed instruction
system.cpu.op_class::IntMult                   618823      0.10%     56.70% # Class of executed instruction
system.cpu.op_class::IntDiv                   6323450      0.98%     57.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                 9848291      1.53%     59.21% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::SimdAdd                      394      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.21% # Class of executed instruction
system.cpu.op_class::SimdAlu                   766106      0.12%     59.32% # Class of executed instruction
system.cpu.op_class::SimdCmp                      186      0.00%     59.32% # Class of executed instruction
system.cpu.op_class::SimdCvt                   905132      0.14%     59.46% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1974066      0.31%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdShift                     96      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             1567831      0.24%     60.01% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.01% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.01% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             2626865      0.41%     60.42% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              305104      0.05%     60.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             176362      0.03%     60.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.50% # Class of executed instruction
system.cpu.op_class::MemRead                211961940     32.85%     93.35% # Class of executed instruction
system.cpu.op_class::MemWrite                33839701      5.24%     98.59% # Class of executed instruction
system.cpu.op_class::FloatMemRead             7242388      1.12%     99.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            1850554      0.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  645230441                       # Class of executed instruction
system.cpu.predictedBranches                 21742391                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       133644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       270499                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             10                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                27605058                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25302256                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2153387                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20833770                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20824186                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.953998                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             0.046002                       # BTB Miss Percentage
system.cpu.branchPred.RASUsed                  765578                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          152852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             152627                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              225                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          229                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data    254757146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254757146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    254759288                       # number of overall hits
system.cpu.dcache.overall_hits::total       254759288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       131782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         131782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       135533                       # number of overall misses
system.cpu.dcache.overall_misses::total        135533                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2051242000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2051242000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2051242000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2051242000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    254888928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    254888928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    254894821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    254894821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15565.418646                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15565.418646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15134.631418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15134.631418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6889                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.870036                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       130692                       # number of writebacks
system.cpu.dcache.writebacks::total            130692                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       131782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       131782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       135533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       135533                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1919460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1919460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2033092000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2033092000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14565.418646                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14565.418646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15000.715693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15000.715693                       # average overall mshr miss latency
system.cpu.dcache.replacements                 133485                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    219157977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       219157977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    573238500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    573238500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    219198708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    219198708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14073.764455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14073.764455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    532507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    532507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13073.764455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13073.764455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35599169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35599169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        91051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        91051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1478003500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1478003500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35690220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35690220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16232.699256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16232.699256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        91051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        91051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1386952500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1386952500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15232.699256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15232.699256                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3751                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3751                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5893                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5893                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.636518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.636518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3751                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3751                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    113632000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113632000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.636518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.636518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30293.788323                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30293.788323                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.246591                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254894821                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            135533                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1880.684564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2043.246591                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1446                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         509925175                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        509925175                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   219204826                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35690302                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           317                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           237                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    695977228                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        695977228                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    695977228                       # number of overall hits
system.cpu.icache.overall_hits::total       695977228                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1322                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1322                       # number of overall misses
system.cpu.icache.overall_misses::total          1322                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    104355000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104355000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    104355000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104355000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    695978550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    695978550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    695978550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    695978550                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78937.216339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78937.216339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78937.216339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78937.216339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          159                       # number of writebacks
system.cpu.icache.writebacks::total               159                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1322                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1322                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1322                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1322                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103033000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103033000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77937.216339                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77937.216339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77937.216339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77937.216339                       # average overall mshr miss latency
system.cpu.icache.replacements                    159                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    695977228                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       695977228                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1322                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    104355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    695978550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    695978550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78937.216339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78937.216339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77937.216339                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77937.216339                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1160.914714                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           695978550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1322                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          526458.812405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1160.914714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.566853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.566853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.567871                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1391958422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1391958422                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   695978550                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 952898613500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               129829                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129836                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data              129829                       # number of overall hits
system.l2.overall_hits::total                  129836                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5704                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7019                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1315                       # number of overall misses
system.l2.overall_misses::.cpu.data              5704                       # number of overall misses
system.l2.overall_misses::total                  7019                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    466131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        567105000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100974000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    466131000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       567105000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           135533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136855                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          135533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136855                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.042086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051288                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051288                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76786.311787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81720.021038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80795.697393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76786.311787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81720.021038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80795.697393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7019                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7019                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    409091000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    496915000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    409091000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    496915000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051288                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051288                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66786.311787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71720.021038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70795.697393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66786.311787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71720.021038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70795.697393                       # average overall mshr miss latency
system.l2.replacements                             10                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       130692                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           130692                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       130692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       130692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          159                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              159                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          159                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          159                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             87054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    336042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     336042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         91051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.043898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84073.555166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84073.555166                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    296072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    296072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.043898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.043898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74073.555166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74073.555166                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76786.311787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76786.311787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87824000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87824000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994705                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994705                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66786.311787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66786.311787                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    130089000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    130089000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.038375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76209.138840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76209.138840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    113019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    113019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.038375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66209.138840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66209.138840                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6577.145336                       # Cycle average of tags in use
system.l2.tags.total_refs                      270498                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     38.537968                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1303.736424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5273.408912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.079574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.321863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.401437                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7009                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.427795                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1089011                       # Number of tag accesses
system.l2.tags.data_accesses                  1089011                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000595000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              258801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7019                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  449216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  339398150500                       # Total gap between requests
system.mem_ctrls.avgGap                   48354202.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       365056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 88319.994181626535                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 383100.567917869019                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1315                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5704                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     34131500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    175745000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25955.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30810.83                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       365056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        449216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1315                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5704                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7019                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        88320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       383101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           471421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        88320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        88320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        88320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       383101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          471421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7019                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                78270250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35095000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          209876500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11151.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29901.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4915                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2104                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   213.505703                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.158811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   285.785722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1077     51.19%     51.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          608     28.90%     80.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           91      4.33%     84.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           58      2.76%     87.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           27      1.28%     88.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           18      0.86%     89.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           36      1.71%     91.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           13      0.62%     91.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          176      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2104                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                449216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.471421                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         7532700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4003725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21627060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 75220872480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15107596350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 353190881280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  443552513595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.477132                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 918078330500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  31819320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3000963000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         7489860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3980955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       28488600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 75220872480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15086411730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 353208720960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  443555964585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.480753                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 918123218750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  31819320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2956074750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3022                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3997                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3022                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        14038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        14038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  14038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       449216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       449216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  449216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7019                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7493500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37236000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             45804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       130692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91051                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1322                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44482                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2803                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       404551                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                407354                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        94784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17038400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17133184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 136854     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136865                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 952898613500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          266100500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1983000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         203299500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
