Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 16:21:26 2017
| Host         : DESKTOP-65L7E3F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    69 |
| Unused register locations in slices containing registers |   139 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             140 |           50 |
| Yes          | No                    | No                     |             222 |           64 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                           Enable Signal                          |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+---------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clkdv/clk12        | p/uart/utx/tx_i_2_n_0                                            | p/uart/utx/current_state                                      |                1 |              1 |
|  clkdv/clkout0_BUFG |                                                                  |                                                               |                1 |              3 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Enable_Sum                              | accel/accel/ADXL_Control/Reset_Cnt_Num_Reads                  |                1 |              4 |
|  clkdv/clk100       | keyboard/bits                                                    | keyboard/count0                                               |                2 |              4 |
|  clkdv/clk12        | imem/E[0]                                                        | reset_IBUF                                                    |                2 |              4 |
|  clkdv/clk12        | p/uart/urx/byte_counter_reg[0][0]                                |                                                               |                2 |              4 |
|  clkdv/clk100       | accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0 | accel/accel/RESET_INT_reg_n_0                                 |                1 |              4 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cmd_Reg[0]_8                            | accel/accel/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0                |                1 |              4 |
|  clkdv/clk12        | p/uart/urx/bit_counter[3]_i_1__0_n_0                             |                                                               |                1 |              4 |
|  clkdv/clk12        | p/uart/urx/current_state_reg[0]_0[0]                             |                                                               |                2 |              4 |
|  clkdv/clk12        | p/uart/utx/bit_buffer[8]_i_1_n_0                                 | p/uart/utx/bit_buffer[7]_i_1__0_n_0                           |                1 |              4 |
|  clkdv/clk12        | p/uart/utx/bit_counter[3]_i_1_n_0                                | p/uart/utx/current_state                                      |                1 |              4 |
|  clkdv/clk100       | keyboard/keyb_char[13]_i_1_n_0                                   | keyboard/keyb_char[29]_i_1_n_0                                |                1 |              5 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                   | accel/accel/ADXL_Control/Cmd_Reg[1]0_in[7]                    |                1 |              5 |
|  clkdv/clk12        | p/uart/urx/sample_counter[4]_i_1_n_0                             |                                                               |                1 |              5 |
|  clkdv/clk12        | p/uart/utx/bit_buffer[8]_i_1_n_0                                 |                                                               |                1 |              5 |
|  clkdv/clk100       |                                                                  | accel/accel/RESET_INT_reg_n_0                                 |                3 |              6 |
|  clkdv/clk100       |                                                                  | accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV[5]_i_1_n_0 |                2 |              6 |
|  clkdv/clk12        |                                                                  |                                                               |                4 |              6 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cmd_Reg[2][6]_i_2_n_0                   | accel/accel/ADXL_Control/Cmd_Reg[2]_7[7]                      |                1 |              6 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Shift_Cmd_Reg                           | accel/accel/RESET_INT_reg_n_0                                 |                2 |              7 |
|  clkdv/clk12        | imem/pc_reg[1]_12                                                |                                                               |                2 |              7 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0       |                                                               |                2 |              7 |
|  clkdv/clk12        | imem/pc_reg[1]_11                                                |                                                               |                2 |              7 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/DONE_1_i_1_n_0            |                                                               |                3 |              8 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/SHIFT_TICK_IN             |                                                               |                1 |              8 |
|  clkdv/clk12        | p/uart/urx/bit_buffer_0                                          |                                                               |                2 |              8 |
|  clkdv/clk12        | p/uart/urx/addr_imem_reg[2]                                      | p/uart/urx/addr_imem_reg[9]                                   |                3 |              8 |
|  clkdv/clk12        | p/uart/urx/read_data[7]_i_1_n_0                                  |                                                               |                1 |              8 |
|  clkdv/clk100       | keyboard/keyb_char[13]_i_1_n_0                                   |                                                               |                3 |              9 |
|  clkdv/clk100       |                                                                  | accel/accel/Accel_Calculation/ACCEL_X_CLIP[1]                 |                4 |              9 |
|  clkdv/clk100       |                                                                  | accel/accel/Accel_Calculation/ACCEL_Y_CLIP[7]                 |                3 |              9 |
|  clkdv/clk100       |                                                                  | accel/accel/ADXL_Control/Cnt_SS_Inactive0                     |                3 |             10 |
|  clkdv/clk100       | keyboard/bits[9]_i_1_n_0                                         |                                                               |                3 |             10 |
|  clkdv/clk100       | keyboard/count0                                                  |                                                               |                2 |             12 |
|  clkdv/clk100       | display/myvgatimer/xy/x[9]_i_1_n_0                               | display/myvgatimer/xy/y[9]_i_1_n_0                            |                4 |             12 |
|  clkdv/clk100       | display/myvgatimer/xy/Every4thTick                               | display/myvgatimer/xy/x[9]_i_1_n_0                            |                4 |             12 |
|  clkdv/clk12        | imem/pc_reg[1]_10                                                |                                                               |                4 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_16                                                |                                                               |                4 |             16 |
|  clkdv/clk12        | p/uart/urx/clock_counter[15]_i_1_n_0                             | p/uart/urx/sample_counter[4]_i_1_n_0                          |                5 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_6                                                 |                                                               |                4 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_7                                                 |                                                               |                4 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_15                                                |                                                               |                4 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_8                                                 |                                                               |                4 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_9                                                 |                                                               |                4 |             16 |
|  clkdv/clk12        | imem/lights_reg[0][0]                                            |                                                               |                6 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_13                                                |                                                               |                4 |             16 |
|  clkdv/clk12        | p/uart/utx/clock_counter[0]_i_1_n_0                              |                                                               |                4 |             16 |
|  clkdv/clk12        | imem/pc_reg[1]_14                                                |                                                               |                4 |             16 |
|  clkdv/clk100       |                                                                  | keyboard/clear                                                |                5 |             20 |
|  clkdv/clk100       |                                                                  | accel/accel/ADXL_Control/Reset_Sample_Rate_Div                |                4 |             20 |
|  clkdv/clk100       | accel/accel/ADXL_Control/E[0]                                    | accel/accel/RESET_INT_reg_n_0                                 |                5 |             22 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Data_Ready_1                            | accel/accel/RESET_INT_reg_n_0                                 |                9 |             24 |
|  clkdv/clk12        |                                                                  | reset_IBUF                                                    |               18 |             28 |
|  clkdv/clk12        | p/uart/urx/E[0]                                                  |                                                               |               10 |             32 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Enable_Sum                              | accel/accel/ADXL_Control/ACCEL_X_SUM0                         |                8 |             32 |
|  clkdv/clk12        | imem/period_reg[31]_3[0]                                         |                                                               |               14 |             32 |
|  clkdv/clk100       |                                                                  | snd/clear                                                     |                8 |             32 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/Shift_Data_Reg            |                                                               |                8 |             42 |
|  clkdv/clk12        | p/pc_reg[28]                                                     |                                                               |               11 |             44 |
|  clkdv/clk12        | p/pc_reg[28]_0                                                   |                                                               |               11 |             44 |
|  clkdv/clk12        | p/pc_reg[28]_2                                                   |                                                               |               11 |             44 |
|  clkdv/clk12        | p/pc_reg[28]_1                                                   |                                                               |               11 |             44 |
|  clkdv/clk12        | imem/controls[0]                                                 |                                                               |               12 |             96 |
|  clkdv/clk12        | imem/period_reg[13]_2                                            |                                                               |               32 |            128 |
|  clkdv/clk12        | imem/period_reg[13]_3                                            |                                                               |               32 |            128 |
|  clkdv/clk12        | imem/period_reg[13]_0                                            |                                                               |               32 |            128 |
|  clkdv/clk12        | imem/period_reg[13]_1                                            |                                                               |               32 |            128 |
|  clkdv/clk100       |                                                                  |                                                               |              115 |            424 |
+---------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                    10 |
| 5      |                     4 |
| 6      |                     4 |
| 7      |                     4 |
| 8      |                     5 |
| 9      |                     3 |
| 10     |                     2 |
| 12     |                     3 |
| 16+    |                    32 |
+--------+-----------------------+


