Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri May 08 13:21:04 2015
| Host         : KASPER-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file yuv_filter_control_sets_placed.rpt
| Design       : yuv_filter
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    36 |
| Minimum Number of register sites lost to control set restrictions |    79 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            8 |
| Yes          | No                    | No                     |             454 |          140 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             238 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
| Clock Signal |                  Enable Signal                  |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  ap_clk      | yuv_filter_yuv2rgb_U0/ap_NS_fsm5                | ap_rst                                                    |                2 |              3 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/ap_NS_fsm5                | ap_rst                                                    |                1 |              3 |
|  ap_clk      | yuv_filter_yuv_scale_U0/O2[0]                   | ap_rst                                                    |                1 |              6 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/E[0]                      | ap_rst                                                    |                3 |              6 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/B_reg_7660                | yuv_filter_yuv2rgb_U0/n_0_B_reg_766[7]_i_1                |                2 |              8 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/B_reg_7660                | yuv_filter_yuv2rgb_U0/n_0_R_reg_746[7]_i_1                |                1 |              8 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/E[0]                      | ap_rst                                                    |                4 |              9 |
|  ap_clk      | yuv_filter_yuv_scale_U0/E[0]                    | ap_rst                                                    |                3 |              9 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/B_reg_7660                |                                                           |                3 |             10 |
|  ap_clk      |                                                 | ap_rst                                                    |                8 |             13 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/O2                        | yuv_filter_yuv2rgb_U0/n_0_x_reg_219[13]_i_1               |                3 |             14 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/x_reg_2160                | yuv_filter_rgb2yuv_U0/n_0_x_reg_216[13]_i_1               |                4 |             14 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/indvar_flatten_reg_2080   |                                                           |                4 |             14 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/indvar_flatten_reg_2050   |                                                           |                4 |             14 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/ap_reg_ppiten_pp0_it10    | yuv_filter_yuv2rgb_U0/n_0_y_mid2_reg_653[15]_i_1          |                2 |             15 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/ap_reg_ppiten_pp0_it10    | yuv_filter_rgb2yuv_U0/n_0_y_mid2_reg_626[6]_i_1           |                4 |             15 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/B_reg_6720                |                                                           |                9 |             24 |
|  ap_clk      | yuv_filter_yuv_scale_U0/ap_sig_bdd_100          |                                                           |               13 |             24 |
|  ap_clk      | yuv_filter_yuv_scale_U0/ce_0                    |                                                           |                3 |             24 |
|  ap_clk      | yuv_filter_yuv_scale_U0/U_reg_3200              |                                                           |                3 |             24 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/ce_0                      |                                                           |                3 |             24 |
|  ap_clk      | yuv_filter_yuv_scale_U0/tmp_5_reg_3300          |                                                           |                6 |             24 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/tmp4_reg_7151             |                                                           |                8 |             28 |
|  ap_clk      | yuv_filter_yuv_scale_U0/indvar_flatten_reg_1750 | yuv_filter_yuv_scale_U0/n_0_indvar_flatten_reg_175[0]_i_1 |                8 |             32 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/O1                        |                                                           |                8 |             32 |
|  ap_clk      | yuv_filter_yuv_scale_U0/ce                      |                                                           |                4 |             32 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/ce                        |                                                           |                4 |             32 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/D_reg_6900                |                                                           |               13 |             33 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/ap_NS_fsm5                |                                                           |               11 |             35 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/icmp2_reg_7300            |                                                           |               14 |             37 |
|  ap_clk      |                                                 |                                                           |               22 |             40 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/U_reg_6750                |                                                           |                9 |             46 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/indvar_flatten_reg_2080   | yuv_filter_yuv2rgb_U0/n_0_y_reg_230[15]_i_1               |               13 |             48 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/indvar_flatten_reg_2050   | yuv_filter_rgb2yuv_U0/n_0_y_reg_227[15]_i_1               |               13 |             48 |
|  ap_clk      | yuv_filter_yuv2rgb_U0/ap_NS_fsm5                |                                                           |               11 |             55 |
|  ap_clk      | yuv_filter_rgb2yuv_U0/p_shl3_reg_6901           |                                                           |               27 |             76 |
+--------------+-------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


