#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr 26 10:02:30 2023
# Process ID: 54291
# Current directory: /home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram/axi_dma_test.runs/axi_dma_block_xbar_0_synth_1
# Command line: vivado -log axi_dma_block_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_dma_block_xbar_0.tcl
# Log file: /home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram/axi_dma_test.runs/axi_dma_block_xbar_0_synth_1/axi_dma_block_xbar_0.vds
# Journal file: /home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram/axi_dma_test.runs/axi_dma_block_xbar_0_synth_1/vivado.jou
# Running On: user-OptiPlex-5000, OS: Linux, CPU Frequency: 800.465 MHz, CPU Physical cores: 12, Host memory: 33336 MB
#-----------------------------------------------------------
source axi_dma_block_xbar_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram/axi_dma_test.runs/axi_dma_block_xbar_0_synth_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram/axi_dma_test.srcs/sources_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florianfrank/Documents/Self-Encrypting-Memory/code/ip_cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florianfrank/FPGA_Playground/AXI-streaming-interface/axi_fifo/axi_fifo.srcs/sources_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florianfrank/FPGA_Playground/Verilog-UART-Custom-IP/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'axi_dma_block_xbar_0'; does not support IP Caching: IP instance does not support OOC synthesis.
Command: synth_design -top axi_dma_block_xbar_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54354
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 11679 ; free virtual = 20784
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_dma_block_xbar_0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ip/axi_dma_block_xbar_0/synth/axi_dma_block_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_axi_crossbar' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_crossbar' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_si_transactor' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106148]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106148]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_si_transactor' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_splitter' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_splitter' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_wdata_router' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_wdata_router' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized1' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized1' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_ndeep_srl__parameterized1' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized1' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized2' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_si_transactor__parameterized2' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_wdata_router__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_wdata_router__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized1' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized1' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized1' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized1' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_wdata_mux' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_wdata_mux' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized2' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder__parameterized2' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized2' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_srl_fifo__parameterized2' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_wdata_mux__parameterized0' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized2' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized2' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_wdata_mux__parameterized0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_decerr_slave' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_decerr_slave' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_arbiter' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_arbiter' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_crossbar' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_axi_crossbar' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_block_xbar_0' (0#1) [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ip/axi_dma_block_xbar_0/synth/axi_dma_block_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/florianfrank/Documents/Self-Encrypting-Memory/code/self_encrypting_memory_architecture/self_encrypting_memory_architecture.tmp/axi_dma_block_wrapper_v1_0_project/axi_dma_block_wrapper_v1_0_project.gen/sources_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_26_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_27_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_27_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_27_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_27_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_27_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_27_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_27_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_27_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_27_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_27_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[63] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[62] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[61] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[60] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[59] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[58] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[57] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[56] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[55] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[54] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[53] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[52] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[51] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[50] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[49] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[48] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[47] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[46] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[45] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[44] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[43] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[42] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[41] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[40] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[39] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[38] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[37] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[36] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[35] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[34] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[33] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[32] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[15] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[14] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[13] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[12] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[11] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[10] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[9] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[8] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[5] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[4] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[3] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[3] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[2] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[3] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[2] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[7] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[6] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[5] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[4] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[5] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[4] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[3] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[7] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[6] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[5] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[4] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[1] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID[1] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[127] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[126] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[125] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[124] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[123] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[122] in module axi_crossbar_v2_1_27_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 11809 ; free virtual = 20914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 11809 ; free virtual = 20915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 11809 ; free virtual = 20915
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 11804 ; free virtual = 20910
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.738 ; gain = 0.000 ; free physical = 11726 ; free virtual = 20831
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2993.738 ; gain = 0.000 ; free physical = 11724 ; free virtual = 20830
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11788 ; free virtual = 20893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11788 ; free virtual = 20893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11788 ; free virtual = 20893
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_27_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_25_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_27_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11782 ; free virtual = 20889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 9     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               69 Bit    Registers := 4     
	               65 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input   69 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 92    
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_awready[1] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_wready[1] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bid[5] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bid[4] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bid[3] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bid[2] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bid[1] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bid[0] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bresp[3] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bresp[2] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_bvalid[1] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_arready[0] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rid[5] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rid[4] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rid[3] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rid[2] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rid[1] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rid[0] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[63] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[62] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[61] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[60] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[59] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[58] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[57] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[56] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[55] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[54] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[53] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[52] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[51] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[50] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[49] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[48] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[47] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[46] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[45] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[44] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[43] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[42] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[41] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[40] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[39] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[38] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[37] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[36] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[35] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[34] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[33] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[32] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[3] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[2] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[1] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rdata[0] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rlast[0] driven by constant 0
INFO: [Synth 8-3917] design axi_dma_block_xbar_0 has port s_axi_rvalid[0] driven by constant 0
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_dma_block_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_dma_block_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_dma_block_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_dma_block_xbar_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11756 ; free virtual = 20868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11641 ; free virtual = 20753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11641 ; free virtual = 20753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     9|
|2     |LUT2    |   164|
|3     |LUT3    |   167|
|4     |LUT4    |   210|
|5     |LUT5    |    30|
|6     |LUT6    |   100|
|7     |SRLC32E |     6|
|8     |FDRE    |   374|
|9     |FDSE    |    20|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11639 ; free virtual = 20752
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 436 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.738 ; gain = 0.000 ; free physical = 11691 ; free virtual = 20803
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11691 ; free virtual = 20803
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.738 ; gain = 0.000 ; free physical = 11788 ; free virtual = 20900
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.738 ; gain = 0.000 ; free physical = 11725 ; free virtual = 20838
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7c37601a
INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2993.738 ; gain = 79.875 ; free physical = 11935 ; free virtual = 21047
INFO: [Common 17-1381] The checkpoint '/home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram/axi_dma_test.runs/axi_dma_block_xbar_0_synth_1/axi_dma_block_xbar_0.dcp' has been generated.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'axi_dma_block_xbar_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/florianfrank/FPGA_Playground/AXI-streaming-interface/block_diagram/axi_dma_test.runs/axi_dma_block_xbar_0_synth_1/axi_dma_block_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_dma_block_xbar_0_utilization_synth.rpt -pb axi_dma_block_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 10:02:53 2023...
