<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="bias_blk_mem_synth_1" LaunchPart="xc7a200tsbg484-1" LaunchTime="1701226765">
  <File Type="PA-TCL" Name="bias_blk_mem.tcl"/>
  <File Type="REPORTS-TCL" Name="bias_blk_mem_reports.tcl"/>
  <File Type="RDS-RDS" Name="bias_blk_mem.vds"/>
  <File Type="RDS-UTIL" Name="bias_blk_mem_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="bias_blk_mem_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="bias_blk_mem.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bias_blk_mem">
    <File Path="$PSRCDIR/sources_1/ip/bias_blk_mem/bias_blk_mem.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="bias_blk_mem"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bias_blk_mem">
    <File Path="$PSRCDIR/sources_1/ip/bias_blk_mem/bias_blk_mem.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="bias_blk_mem"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../../../../../../../../../maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/synth_1/cnn_dma_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="UsedInSteps" Val="synth_1_copy_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
