
---------- Begin Simulation Statistics ----------
final_tick                                  752847690                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197775                       # Simulator instruction rate (inst/s)
host_mem_usage                                1259020                       # Number of bytes of host memory used
host_op_rate                                   403313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.54                       # Real time elapsed on the host
host_tick_rate                             1403634091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      106042                       # Number of instructions simulated
sim_ops                                        216311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000753                       # Number of seconds simulated
sim_ticks                                   752847690                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           24649                       # Number of branches fetched
system.cpu00.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu00.committedInsts                    106042                       # Number of instructions committed
system.cpu00.committedOps                      216311                       # Number of ops (including micro ops) committed
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.rdAccesses                     24377                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                     13872                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                          14                       # TLB misses on write requests
system.cpu00.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                    142356                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                          78                       # TLB misses on write requests
system.cpu00.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu00.numCycles                         450807                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             450806.999401                       # Number of busy cycles
system.cpu00.num_cc_register_reads             148684                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes             70507                       # number of times the CC registers were written
system.cpu00.num_conditional_control_insts        18959                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                 7638                       # Number of float alu accesses
system.cpu00.num_fp_insts                        7638                       # number of float instructions
system.cpu00.num_fp_register_reads              12659                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes              6358                       # number of times the floating registers were written
system.cpu00.num_func_calls                      2921                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                 0.000599                       # Number of idle cycles
system.cpu00.num_int_alu_accesses              209873                       # Number of integer alu accesses
system.cpu00.num_int_insts                     209873                       # number of integer instructions
system.cpu00.num_int_register_reads            406855                       # number of times the integer registers were read
system.cpu00.num_int_register_writes           173705                       # number of times the integer registers were written
system.cpu00.num_load_insts                     24273                       # Number of load instructions
system.cpu00.num_mem_refs                       38145                       # number of memory refs
system.cpu00.num_store_insts                    13872                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                2021      0.93%      0.93% # Class of executed instruction
system.cpu00.op_class::IntAlu                  169084     78.17%     79.10% # Class of executed instruction
system.cpu00.op_class::IntMult                     59      0.03%     79.13% # Class of executed instruction
system.cpu00.op_class::IntDiv                    1614      0.75%     79.87% # Class of executed instruction
system.cpu00.op_class::FloatAdd                    52      0.02%     79.90% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     79.90% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     79.90% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     79.90% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     79.90% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     79.90% # Class of executed instruction
system.cpu00.op_class::FloatMisc                   92      0.04%     79.94% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     79.94% # Class of executed instruction
system.cpu00.op_class::SimdAdd                    778      0.36%     80.30% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     80.30% # Class of executed instruction
system.cpu00.op_class::SimdAlu                   1018      0.47%     80.77% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     80.77% # Class of executed instruction
system.cpu00.op_class::SimdCvt                   1748      0.81%     81.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                  1310      0.61%     82.19% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     82.19% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     82.19% # Class of executed instruction
system.cpu00.op_class::SimdShift                  323      0.15%     82.33% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     82.33% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     82.33% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                10      0.00%     82.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     82.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     82.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                38      0.02%     82.36% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 5      0.00%     82.36% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     82.36% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult               14      0.01%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     82.37% # Class of executed instruction
system.cpu00.op_class::MemRead                  22366     10.34%     92.71% # Class of executed instruction
system.cpu00.op_class::MemWrite                 13690      6.33%     99.03% # Class of executed instruction
system.cpu00.op_class::FloatMemRead              1907      0.88%     99.92% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite              182      0.08%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   216311                       # Class of executed instruction
system.cpu00.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  34                       # Number of system calls
system.cpu01.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.idle_fraction                          1                       # Percentage of idle cycles
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu14.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu15.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     752847690                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1670                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     406905.68                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42498.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23748.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       157.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     78634763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78634763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     78634763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78634763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples          472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.762712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.212605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.771114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          169     35.81%     35.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          143     30.30%     66.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           54     11.44%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      7.63%     85.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      3.60%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.75%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      2.12%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.48%     95.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      4.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          472                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 118400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                   59200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        59200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59200                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         1850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42498.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        59200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 78634763.427380636334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     78622750                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                3861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1850                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    74.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    1850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      1850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1850                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        1850                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 74.22                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     1373                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                    9250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                     752775500                       # Total gap between requests
system.mem_ctrls.totMemAccLat                78622750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                     43935250                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             19374870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       161715270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            487.096254                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      6151000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    131060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    216563750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      23896000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    354636940                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              2889600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                   743820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        83162880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                 5412120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         43187340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              366709290                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime            702226250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24581250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       173509710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            498.215715                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      4894500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    106819500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    204547000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34754250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    380512440                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              2690400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  1047420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        78547200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                 7796880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         34487640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              375080550                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime            691568000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.Fetch           1850      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1850      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1850      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1850      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       141037                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      141037    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       141037                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.latency_hist_seqr::samples       142356                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.442187                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.035576                      
system.ruby.IFETCH.latency_hist_seqr::stdev     6.334628                      
system.ruby.IFETCH.latency_hist_seqr     |      142318     99.97%     99.97% |           3      0.00%     99.98% |           4      0.00%     99.98% |           7      0.00%     99.98% |           0      0.00%     99.98% |          24      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       142356                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1319                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    48.724033                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    43.504993                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    45.562190                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1281     97.12%     97.12% |           3      0.23%     97.35% |           4      0.30%     97.65% |           7      0.53%     98.18% |           0      0.00%     98.18% |          24      1.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1319                      
system.ruby.L1Cache_Controller.Ack_all   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           34                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1853    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1853                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         305    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          305                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1548    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1548                      
system.ruby.L1Cache_Controller.Ifetch    |      142356    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       142356                      
system.ruby.L1Cache_Controller.L1_Replacement |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           41                      
system.ruby.L1Cache_Controller.Load      |       23485    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        23485                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.M.Load    |       16928    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        16928                      
system.ruby.L1Cache_Controller.M.Store   |       14425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14425                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1319    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1319                      
system.ruby.L1Cache_Controller.NP.Load   |         229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          229                      
system.ruby.L1Cache_Controller.NP.Store  |         305    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          305                      
system.ruby.L1Cache_Controller.S.Ifetch  |      141037    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       141037                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           40                      
system.ruby.L1Cache_Controller.S.Load    |        6328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total         6328                      
system.ruby.L1Cache_Controller.S.Store   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           34                      
system.ruby.L1Cache_Controller.SM.Ack_all |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           34                      
system.ruby.L1Cache_Controller.Store     |       14764    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        14764                      
system.ruby.L1Cache_Controller.WB_Ack    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total            1                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          339      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          305      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1545      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            229      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            305      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1319      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX              1      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           34      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          305      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1850      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          229      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          305      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1316      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            3      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           34      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           34      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        23256                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       23256    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        23256                      
system.ruby.LD.latency_hist_seqr::bucket_size           64                      
system.ruby.LD.latency_hist_seqr::max_bucket          639                      
system.ruby.LD.latency_hist_seqr::samples        23485                      
system.ruby.LD.latency_hist_seqr::mean       1.617756                      
system.ruby.LD.latency_hist_seqr::gmean      1.039130                      
system.ruby.LD.latency_hist_seqr::stdev      9.565647                      
system.ruby.LD.latency_hist_seqr         |       23469     99.93%     99.93% |           1      0.00%     99.94% |           0      0.00%     99.94% |           3      0.01%     99.95% |           0      0.00%     99.95% |          12      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         23485                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.LD.miss_latency_hist_seqr::samples          229                      
system.ruby.LD.miss_latency_hist_seqr::mean    64.353712                      
system.ruby.LD.miss_latency_hist_seqr::gmean    51.234551                      
system.ruby.LD.miss_latency_hist_seqr::stdev    73.706696                      
system.ruby.LD.miss_latency_hist_seqr    |         213     93.01%     93.01% |           1      0.44%     93.45% |           0      0.00%     93.45% |           3      1.31%     94.76% |           0      0.00%     94.76% |          12      5.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          229                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean     1.700000                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     1.231144                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev     2.213594                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           9     90.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean            8                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean     8.000000                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           10                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          876                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         876    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          876                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.latency_hist_seqr::samples          882                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.182540                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.020292                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     2.764213                      
system.ruby.RMW_Read.latency_hist_seqr   |         877     99.43%     99.43% |           2      0.23%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           3      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          882                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    27.833333                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    19.164623                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    22.094494                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1     16.67%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        13530                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       13530    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        13530                      
system.ruby.ST.latency_hist_seqr::bucket_size           64                      
system.ruby.ST.latency_hist_seqr::max_bucket          639                      
system.ruby.ST.latency_hist_seqr::samples        13862                      
system.ruby.ST.latency_hist_seqr::mean       2.005915                      
system.ruby.ST.latency_hist_seqr::gmean      1.090641                      
system.ruby.ST.latency_hist_seqr::stdev      7.808072                      
system.ruby.ST.latency_hist_seqr         |       13854     99.94%     99.94% |           1      0.01%     99.95% |           5      0.04%     99.99% |           1      0.01%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         13862                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.ST.miss_latency_hist_seqr::samples          332                      
system.ruby.ST.miss_latency_hist_seqr::mean           43                      
system.ruby.ST.miss_latency_hist_seqr::gmean    37.440075                      
system.ruby.ST.miss_latency_hist_seqr::stdev    28.741372                      
system.ruby.ST.miss_latency_hist_seqr    |         324     97.59%     97.59% |           1      0.30%     97.89% |           5      1.51%     99.40% |           1      0.30%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total          332                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   5965                       # delay histogram for all message
system.ruby.delayHist::mean                  0.879464                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.713050                       # delay histogram for all message
system.ruby.delayHist                    |        1913     32.07%     32.07% |        2861     47.96%     80.03% |        1190     19.95%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     5965                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          2227                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         1.520431                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.535287                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          35      1.57%      1.57% |        1001     44.95%     46.52% |        1190     53.44%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            2227                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          3738                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.497592                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.500061                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1878     50.24%     50.24% |        1860     49.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            3738                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  3999.933586                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.955170                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.955502                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       178718                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      178718    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       178718                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        38249                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        37681                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          568                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       142356                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       141037                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1319                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.400626                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1669.996296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.008376                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  3339.977773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3499.850567                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001244                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time  1669.592509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.002457                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.987381                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   499.882114                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  6618.534069                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         1887                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           37                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         1850                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001256                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   500.147440                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3499.672244                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  4829.034331                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           64                      
system.ruby.latency_hist_seqr::max_bucket          639                      
system.ruby.latency_hist_seqr::samples         180605                      
system.ruby.latency_hist_seqr::mean          1.507007                      
system.ruby.latency_hist_seqr::gmean         1.040098                      
system.ruby.latency_hist_seqr::stdev         6.947533                      
system.ruby.latency_hist_seqr            |      180543     99.97%     99.97% |           5      0.00%     99.97% |           9      0.00%     99.97% |          11      0.01%     99.98% |           0      0.00%     99.98% |          37      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           180605                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.miss_latency_hist_seqr::samples         1887                      
system.ruby.miss_latency_hist_seqr::mean    49.525702                      
system.ruby.miss_latency_hist_seqr::gmean    43.068995                      
system.ruby.miss_latency_hist_seqr::stdev    47.862345                      
system.ruby.miss_latency_hist_seqr       |        1825     96.71%     96.71% |           5      0.26%     96.98% |           9      0.48%     97.46% |          11      0.58%     98.04% |           0      0.00%     98.04% |          37      1.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         1887                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  4618.568472                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  2829.538603                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers048.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.int_link_buffers048.avg_stall_time  1999.972106                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  1500.051139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers052.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.int_link_buffers052.avg_stall_time  1499.863518                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers055.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.int_link_buffers055.avg_stall_time  2499.952182                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers102.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.int_link_buffers102.avg_stall_time  5618.552599                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers103.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.int_link_buffers103.avg_stall_time  2499.769210                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers104.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.network.int_link_buffers104.avg_stall_time  3829.287795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers105.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.int_link_buffers105.avg_stall_time  2999.954174                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            89688                      
system.ruby.network.msg_byte.Response_Control         8976                      
system.ruby.network.msg_byte.Response_Data       444360                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control           11211                      
system.ruby.network.msg_count.Response_Control         1122                      
system.ruby.network.msg_count.Response_Data        11109                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.msg_bytes.Control::0        15096                      
system.ruby.network.routers00.msg_bytes.Response_Control::1          280                      
system.ruby.network.routers00.msg_bytes.Response_Control::2         2712                      
system.ruby.network.routers00.msg_bytes.Response_Data::1        74120                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers00.msg_count.Control::0         1887                      
system.ruby.network.routers00.msg_count.Response_Control::1           35                      
system.ruby.network.routers00.msg_count.Response_Control::2          339                      
system.ruby.network.routers00.msg_count.Response_Data::1         1853                      
system.ruby.network.routers00.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers00.percent_links_utilized     0.191456                      
system.ruby.network.routers00.port_buffers01.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers01.avg_stall_time  2999.901707                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers03.avg_buf_msgs     0.001895                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers03.avg_stall_time  4118.575412                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers05.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers05.avg_stall_time  2329.663010                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.throttle0.link_utilization     0.308827                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Control::1          280                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Data::1        74120                      
system.ruby.network.routers00.throttle0.msg_count.Response_Control::1           35                      
system.ruby.network.routers00.throttle0.msg_count.Response_Data::1         1853                      
system.ruby.network.routers00.throttle1.link_utilization     0.074085                      
system.ruby.network.routers00.throttle1.msg_bytes.Control::0        15096                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::2         2712                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers00.throttle1.msg_count.Control::0         1887                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::2          339                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers01.percent_links_utilized            0                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.throttle0.link_utilization            0                      
system.ruby.network.routers01.throttle1.link_utilization            0                      
system.ruby.network.routers02.percent_links_utilized            0                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.throttle0.link_utilization            0                      
system.ruby.network.routers02.throttle1.link_utilization            0                      
system.ruby.network.routers03.percent_links_utilized            0                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.throttle0.link_utilization            0                      
system.ruby.network.routers03.throttle1.link_utilization            0                      
system.ruby.network.routers04.percent_links_utilized            0                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.throttle0.link_utilization            0                      
system.ruby.network.routers04.throttle1.link_utilization            0                      
system.ruby.network.routers05.percent_links_utilized            0                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.throttle0.link_utilization            0                      
system.ruby.network.routers05.throttle1.link_utilization            0                      
system.ruby.network.routers06.percent_links_utilized            0                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.throttle0.link_utilization            0                      
system.ruby.network.routers06.throttle1.link_utilization            0                      
system.ruby.network.routers07.percent_links_utilized            0                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.throttle0.link_utilization            0                      
system.ruby.network.routers07.throttle1.link_utilization            0                      
system.ruby.network.routers08.percent_links_utilized            0                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.throttle0.link_utilization            0                      
system.ruby.network.routers08.throttle1.link_utilization            0                      
system.ruby.network.routers09.percent_links_utilized            0                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.throttle0.link_utilization            0                      
system.ruby.network.routers09.throttle1.link_utilization            0                      
system.ruby.network.routers10.percent_links_utilized            0                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.throttle0.link_utilization            0                      
system.ruby.network.routers10.throttle1.link_utilization            0                      
system.ruby.network.routers11.percent_links_utilized            0                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.throttle0.link_utilization            0                      
system.ruby.network.routers11.throttle1.link_utilization            0                      
system.ruby.network.routers12.percent_links_utilized            0                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.throttle0.link_utilization            0                      
system.ruby.network.routers12.throttle1.link_utilization            0                      
system.ruby.network.routers13.percent_links_utilized            0                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.throttle0.link_utilization            0                      
system.ruby.network.routers13.throttle1.link_utilization            0                      
system.ruby.network.routers14.percent_links_utilized            0                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.throttle0.link_utilization            0                      
system.ruby.network.routers14.throttle1.link_utilization            0                      
system.ruby.network.routers15.percent_links_utilized            0                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.throttle0.link_utilization            0                      
system.ruby.network.routers15.throttle1.link_utilization            0                      
system.ruby.network.routers16.msg_bytes.Control::0        29896                      
system.ruby.network.routers16.msg_bytes.Response_Control::1          280                      
system.ruby.network.routers16.msg_bytes.Response_Control::2         2712                      
system.ruby.network.routers16.msg_bytes.Response_Data::1       148120                      
system.ruby.network.routers16.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers16.msg_count.Control::0         3737                      
system.ruby.network.routers16.msg_count.Response_Control::1           35                      
system.ruby.network.routers16.msg_count.Response_Control::2          339                      
system.ruby.network.routers16.msg_count.Response_Data::1         3703                      
system.ruby.network.routers16.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers16.percent_links_utilized     0.375756                      
system.ruby.network.routers16.port_buffers00.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers00.avg_stall_time  6118.543666                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers01.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers01.avg_stall_time  2999.721059                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers02.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers02.avg_stall_time  4329.161395                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers03.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers03.avg_stall_time  1499.980076                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers04.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers04.avg_stall_time  1000.099622                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers16.throttle0.link_utilization     0.381252                      
system.ruby.network.routers16.throttle0.msg_bytes.Control::0        15096                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::2         2712                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Data::1        74000                      
system.ruby.network.routers16.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers16.throttle0.msg_count.Control::0         1887                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::2          339                      
system.ruby.network.routers16.throttle0.msg_count.Response_Data::1         1850                      
system.ruby.network.routers16.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers16.throttle1.link_utilization     0.370261                      
system.ruby.network.routers16.throttle1.msg_bytes.Control::0        14800                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::1          280                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Data::1        74120                      
system.ruby.network.routers16.throttle1.msg_count.Control::0         1850                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::1           35                      
system.ruby.network.routers16.throttle1.msg_count.Response_Data::1         1853                      
system.ruby.network.routers17.msg_bytes.Control::0        14800                      
system.ruby.network.routers17.msg_bytes.Response_Data::1        74000                      
system.ruby.network.routers17.msg_count.Control::0         1850                      
system.ruby.network.routers17.msg_count.Response_Data::1         1850                      
system.ruby.network.routers17.percent_links_utilized     0.184300                      
system.ruby.network.routers17.port_buffers00.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers00.avg_stall_time  3499.944212                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers03.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers03.avg_stall_time   999.909676                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers17.throttle0.link_utilization     0.061433                      
system.ruby.network.routers17.throttle0.msg_bytes.Control::0        14800                      
system.ruby.network.routers17.throttle0.msg_count.Control::0         1850                      
system.ruby.network.routers17.throttle1.link_utilization     0.307167                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Data::1        74000                      
system.ruby.network.routers17.throttle1.msg_count.Response_Data::1         1850                      
system.ruby.network.routers18.msg_bytes.Control::0        29896                      
system.ruby.network.routers18.msg_bytes.Response_Control::1          280                      
system.ruby.network.routers18.msg_bytes.Response_Control::2         2712                      
system.ruby.network.routers18.msg_bytes.Response_Data::1       148120                      
system.ruby.network.routers18.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers18.msg_count.Control::0         3737                      
system.ruby.network.routers18.msg_count.Response_Control::1           35                      
system.ruby.network.routers18.msg_count.Response_Control::2          339                      
system.ruby.network.routers18.msg_count.Response_Data::1         3703                      
system.ruby.network.routers18.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers18.percent_links_utilized     0.041751                      
system.ruby.network.routers18.port_buffers001.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers001.avg_stall_time  2000.001992                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers048.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers048.avg_stall_time  5118.560868                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers049.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers049.avg_stall_time  1999.816696                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers050.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers050.avg_stall_time  3329.413531                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers051.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers051.avg_stall_time  2499.963472                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers18.throttle0.link_utilization     0.308827                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Control::1          280                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Data::1        74120                      
system.ruby.network.routers18.throttle0.msg_count.Response_Control::1           35                      
system.ruby.network.routers18.throttle0.msg_count.Response_Data::1         1853                      
system.ruby.network.routers18.throttle1.link_utilization            0                      
system.ruby.network.routers18.throttle10.link_utilization            0                      
system.ruby.network.routers18.throttle11.link_utilization            0                      
system.ruby.network.routers18.throttle12.link_utilization            0                      
system.ruby.network.routers18.throttle13.link_utilization            0                      
system.ruby.network.routers18.throttle14.link_utilization            0                      
system.ruby.network.routers18.throttle15.link_utilization            0                      
system.ruby.network.routers18.throttle16.link_utilization     0.381252                      
system.ruby.network.routers18.throttle16.msg_bytes.Control::0        15096                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Control::2         2712                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Data::1        74000                      
system.ruby.network.routers18.throttle16.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers18.throttle16.msg_count.Control::0         1887                      
system.ruby.network.routers18.throttle16.msg_count.Response_Control::2          339                      
system.ruby.network.routers18.throttle16.msg_count.Response_Data::1         1850                      
system.ruby.network.routers18.throttle16.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers18.throttle17.link_utilization     0.061433                      
system.ruby.network.routers18.throttle17.msg_bytes.Control::0        14800                      
system.ruby.network.routers18.throttle17.msg_count.Control::0         1850                      
system.ruby.network.routers18.throttle2.link_utilization            0                      
system.ruby.network.routers18.throttle3.link_utilization            0                      
system.ruby.network.routers18.throttle4.link_utilization            0                      
system.ruby.network.routers18.throttle5.link_utilization            0                      
system.ruby.network.routers18.throttle6.link_utilization            0                      
system.ruby.network.routers18.throttle7.link_utilization            0                      
system.ruby.network.routers18.throttle8.link_utilization            0                      
system.ruby.network.routers18.throttle9.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       180605                      
system.ruby.outstanding_req_hist_seqr::mean     1.000576                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000399                      
system.ruby.outstanding_req_hist_seqr::stdev     0.023990                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      180501     99.94%     99.94% |         104      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       180605                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    752847690                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
