	component lab3_sys is
		port (
			clk_clk                             : in    std_logic                    := 'X'; -- clk
			opencores_i2c_0_export_0_scl_pad_io : inout std_logic                    := 'X'; -- scl_pad_io
			opencores_i2c_0_export_0_sda_pad_io : inout std_logic                    := 'X'; -- sda_pad_io
			push_external_connection_export     : in    std_logic                    := 'X'; -- export
			reset_reset_n                       : in    std_logic                    := 'X'; -- reset_n
			seg0_external_connection_export     : out   std_logic_vector(7 downto 0);        -- export
			seg1_external_connection_export     : out   std_logic_vector(7 downto 0);        -- export
			seg2_external_connection_export     : out   std_logic_vector(7 downto 0);        -- export
			seg3_external_connection_export     : out   std_logic_vector(7 downto 0);        -- export
			seg4_external_connection_export     : out   std_logic_vector(7 downto 0);        -- export
			seg5_external_connection_export     : out   std_logic_vector(7 downto 0)         -- export
		);
	end component lab3_sys;

