###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:37:43 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.935
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 1.023
  Arrival Time                  1.481
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.359 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.216 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.114 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.437 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.086 | 0.585 |   1.481 |    1.022 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.086 | 0.000 |   1.481 |    1.023 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.559 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.701 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.032 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.355 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.378 | 0.039 |   0.935 |    1.394 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.928
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.015
  Arrival Time                  1.479
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.222 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.108 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.583 |   1.479 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.094 | 0.000 |   1.479 |    1.015 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.037 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.377 | 0.032 |   0.928 |    1.393 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.935
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.022
  Arrival Time                  1.487
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.223 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.108 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.590 |   1.486 |    1.021 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.094 | 0.000 |   1.487 |    1.022 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.038 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.378 | 0.039 |   0.935 |    1.400 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.018
  Arrival Time                  1.483
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.223 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.108 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.586 |   1.483 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.094 | 0.000 |   1.483 |    1.018 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.038 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.378 | 0.035 |   0.931 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.925
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.011
  Arrival Time                  1.476
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.223 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.108 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.580 |   1.476 |    1.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.094 | 0.000 |   1.476 |    1.011 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.038 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.029 |   0.925 |    1.390 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.018
  Arrival Time                  1.484
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.223 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.107 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.587 |   1.483 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.094 | 0.000 |   1.484 |    1.018 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.038 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.378 | 0.035 |   0.931 |    1.397 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.933
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.020
  Arrival Time                  1.488
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.226 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.105 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.591 |   1.487 |    1.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.098 | 0.000 |   1.488 |    1.020 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.041 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.378 | 0.037 |   0.933 |    1.401 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.018
  Arrival Time                  1.486
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.226 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.105 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.589 |   1.485 |    1.017 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.098 | 0.001 |   1.486 |    1.018 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.041 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.378 | 0.035 |   0.931 |    1.399 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.922
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.008
  Arrival Time                  1.476
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.226 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.104 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.580 |   1.476 |    1.008 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.098 | 0.000 |   1.476 |    1.008 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.041 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.374 | 0.026 |   0.922 |    1.391 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.936
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.022
  Arrival Time                  1.491
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.369 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.226 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.104 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.595 |   1.490 |    1.022 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.098 | 0.000 |   1.491 |    1.022 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.569 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.041 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.365 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.379 | 0.040 |   0.936 |    1.404 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.925
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.011
  Arrival Time                  1.480
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.370 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.227 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.103 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.100 | 0.584 |   1.480 |    1.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.100 | 0.000 |   1.480 |    1.011 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.712 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.042 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.029 |   0.925 |    1.394 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.005
  Arrival Time                  1.478
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.372 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.230 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.101 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.424 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.100 | 0.581 |   1.477 |    1.005 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.100 | 0.000 |   1.478 |    1.005 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.045 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.373 | 0.024 |   0.920 |    1.392 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.932
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.018
  Arrival Time                  1.491
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.230 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.100 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.103 | 0.594 |   1.490 |    1.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.103 | 0.000 |   1.491 |    1.018 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.046 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.378 | 0.036 |   0.932 |    1.405 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.935
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.020
  Arrival Time                  1.495
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.375 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.232 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.098 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.108 | 0.599 |   1.495 |    1.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.108 | 0.000 |   1.495 |    1.020 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.575 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.717 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.047 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.378 | 0.038 |   0.934 |    1.409 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.928
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.012
  Arrival Time                  1.498
  Slack Time                    0.486
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.386 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.243 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.087 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.410 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.119 | 0.601 |   1.497 |    1.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.119 | 0.001 |   1.498 |    1.012 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.586 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.728 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.058 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.377 | 0.032 |   0.928 |    1.413 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.935
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 1.019
  Arrival Time                  1.519
  Slack Time                    0.500
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.400 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |   -0.258 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    0.073 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    0.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.134 | 0.622 |   1.518 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.134 | 0.001 |   1.519 |    1.019 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.600 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.142 |   0.242 |    0.743 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.413 | 0.330 |   0.573 |    1.073 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.345 | 0.323 |   0.896 |    1.396 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.378 | 0.039 |   0.935 |    1.435 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.812
  Arrival Time                  1.461
  Slack Time                    0.649
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.549 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.406 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.076 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    0.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.121 | 0.283 |   1.170 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231               | A ^ -> Y v     | INVX2    | 0.159 | 0.155 |   1.325 |    0.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U9                 | A v -> Y ^     | MUX2X1   | 0.140 | 0.135 |   1.460 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.461 |    0.812 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.749 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.891 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.221 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    1.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.362 | 0.020 |   0.907 |    1.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.804
  Arrival Time                  1.455
  Slack Time                    0.651
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.551 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.078 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |    0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.210 | 0.350 |   1.248 |    0.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U70                | A ^ -> Y v     | INVX2    | 0.094 | 0.089 |   1.336 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B v -> Y ^     | MUX2X1   | 0.125 | 0.118 |   1.454 |    0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D ^            | DFFPOSX1 | 0.125 | 0.000 |   1.455 |    0.804 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.751 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.893 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.224 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |    1.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.321 | 0.007 |   0.904 |    1.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.813
  Arrival Time                  1.464
  Slack Time                    0.651
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.551 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.078 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    0.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.120 | 0.280 |   1.173 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U283               | A ^ -> Y v     | INVX2    | 0.162 | 0.158 |   1.330 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | B v -> Y ^     | MUX2X1   | 0.136 | 0.134 |   1.464 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.464 |    0.813 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.751 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.893 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.224 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    1.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.346 | 0.018 |   0.911 |    1.562 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.829
  Arrival Time                  1.482
  Slack Time                    0.654
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.411 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.081 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.209 | 0.383 |   1.270 |    0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U183               | A ^ -> Y v     | INVX2    | 0.094 | 0.088 |   1.358 |    0.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B v -> Y ^     | MUX2X1   | 0.133 | 0.124 |   1.482 |    0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.482 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.754 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.896 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.227 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    1.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.370 | 0.036 |   0.924 |    1.577 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.480
  Slack Time                    0.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.559 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.416 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.086 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.206 | 0.355 |   1.262 |    0.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237               | A ^ -> Y v     | INVX2    | 0.103 | 0.099 |   1.360 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B v -> Y ^     | MUX2X1   | 0.126 | 0.119 |   1.480 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.480 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.759 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.901 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.231 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |    1.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.819
  Arrival Time                  1.478
  Slack Time                    0.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.559 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.416 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.086 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    0.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.213 | 0.377 |   1.264 |    0.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U190               | A ^ -> Y v     | INVX2    | 0.099 | 0.094 |   1.358 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B v -> Y ^     | MUX2X1   | 0.127 | 0.120 |   1.478 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.478 |    0.819 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.759 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.901 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.232 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    1.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.367 | 0.027 |   0.915 |    1.574 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.816
  Arrival Time                  1.476
  Slack Time                    0.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.559 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.417 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.087 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.207 | 0.372 |   1.257 |    0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | A ^ -> Y v     | INVX2    | 0.104 | 0.099 |   1.356 |    0.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | MUX2X1   | 0.127 | 0.120 |   1.475 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.476 |    0.816 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.759 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.902 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.232 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.360 | 0.027 |   0.913 |    1.572 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.482
  Slack Time                    0.660
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.418 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.087 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.122 | 0.276 |   1.183 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | A ^ -> Y v     | INVX2    | 0.169 | 0.164 |   1.347 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | B v -> Y ^     | MUX2X1   | 0.132 | 0.134 |   1.481 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.482 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.760 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.903 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.233 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |    1.580 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.820
  Arrival Time                  1.480
  Slack Time                    0.660
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.418 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.087 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.120 | 0.273 |   1.180 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | A ^ -> Y v     | INVX2    | 0.174 | 0.167 |   1.347 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B v -> Y ^     | MUX2X1   | 0.129 | 0.132 |   1.480 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.480 |    0.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.760 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.903 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.233 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |    1.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.805
  Arrival Time                  1.465
  Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.561 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.418 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.088 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.215 | 0.366 |   1.252 |    0.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | A ^ -> Y v     | INVX2    | 0.101 | 0.096 |   1.348 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | B v -> Y ^     | MUX2X1   | 0.124 | 0.117 |   1.465 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.124 | 0.000 |   1.465 |    0.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.761 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.903 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.233 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.352 | 0.017 |   0.902 |    1.563 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.932
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.836
  Arrival Time                  1.498
  Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.561 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.089 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    0.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.122 | 0.309 |   1.196 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U175               | A ^ -> Y v     | INVX2    | 0.178 | 0.171 |   1.367 |    0.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B v -> Y ^     | MUX2X1   | 0.127 | 0.130 |   1.497 |    0.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.498 |    0.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.761 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.904 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.234 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    1.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.371 | 0.044 |   0.932 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.482
  Slack Time                    0.662
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.562 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.089 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.120 | 0.273 |   1.180 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | INVX2    | 0.172 | 0.165 |   1.346 |    0.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B v -> Y ^     | MUX2X1   | 0.137 | 0.136 |   1.482 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.482 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.762 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.904 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.234 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.340 | 0.012 |   0.919 |    1.580 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.822
  Arrival Time                  1.484
  Slack Time                    0.662
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.562 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.089 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.207 | 0.370 |   1.263 |    0.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U156               | A ^ -> Y v     | INVX2    | 0.106 | 0.102 |   1.365 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B v -> Y ^     | MUX2X1   | 0.125 | 0.119 |   1.483 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D ^            | DFFPOSX1 | 0.125 | 0.000 |   1.484 |    0.822 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.762 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.904 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.234 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    1.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.027 |   0.920 |    1.581 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.822
  Arrival Time                  1.485
  Slack Time                    0.663
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.090 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    0.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.216 | 0.376 |   1.269 |    0.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U293               | A ^ -> Y v     | INVX2    | 0.101 | 0.095 |   1.364 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | B v -> Y ^     | MUX2X1   | 0.129 | 0.121 |   1.484 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.485 |    0.822 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.763 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.905 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.236 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.027 |   0.919 |    1.582 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.929
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.834
  Arrival Time                  1.497
  Slack Time                    0.664
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.564 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.091 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.207 | 0.385 |   1.273 |    0.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U217               | A ^ -> Y v     | INVX2    | 0.105 | 0.101 |   1.374 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B v -> Y ^     | MUX2X1   | 0.132 | 0.123 |   1.497 |    0.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.497 |    0.834 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.764 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.906 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.237 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.041 |   0.929 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.925
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.829
  Arrival Time                  1.494
  Slack Time                    0.665
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.565 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.092 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.130 | 0.312 |   1.197 |    0.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | A ^ -> Y v     | INVX2    | 0.168 | 0.164 |   1.361 |    0.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | B v -> Y ^     | MUX2X1   | 0.134 | 0.133 |   1.493 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.494 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.765 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.907 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.238 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.364 | 0.039 |   0.925 |    1.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.926
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.830
  Arrival Time                  1.495
  Slack Time                    0.665
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.565 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.092 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.122 | 0.304 |   1.190 |    0.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U151               | A ^ -> Y v     | INVX2    | 0.173 | 0.167 |   1.357 |    0.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | B v -> Y ^     | MUX2X1   | 0.139 | 0.138 |   1.495 |    0.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.495 |    0.830 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.765 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.907 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.238 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.040 |   0.926 |    1.591 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.824
  Arrival Time                  1.489
  Slack Time                    0.665
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.565 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.093 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.221 | 0.389 |   1.275 |    0.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A ^ -> Y v     | INVX2    | 0.101 | 0.093 |   1.368 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | B v -> Y ^     | MUX2X1   | 0.128 | 0.121 |   1.489 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.128 | 0.000 |   1.489 |    0.824 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.765 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.908 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.238 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.363 | 0.034 |   0.920 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.820
  Arrival Time                  1.486
  Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.566 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.093 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.205 | 0.353 |   1.260 |    0.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252               | A ^ -> Y v     | INVX2    | 0.106 | 0.101 |   1.361 |    0.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264               | B v -> Y ^     | MUX2X1   | 0.133 | 0.124 |   1.485 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.486 |    0.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.766 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.908 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.238 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |    1.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.810
  Arrival Time                  1.476
  Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.566 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.424 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.093 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.219 | 0.374 |   1.260 |    0.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | INVX2    | 0.099 | 0.092 |   1.352 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y ^     | MUX2X1   | 0.133 | 0.124 |   1.476 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.476 |    0.810 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.766 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.908 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.239 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.356 | 0.021 |   0.907 |    1.572 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.820
  Arrival Time                  1.488
  Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.425 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.095 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.222 | 0.384 |   1.272 |    0.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | A ^ -> Y v     | INVX2    | 0.100 | 0.092 |   1.365 |    0.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B v -> Y ^     | MUX2X1   | 0.131 | 0.123 |   1.488 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.488 |    0.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.768 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.910 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.240 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.363 | 0.028 |   0.916 |    1.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.835
  Arrival Time                  1.503
  Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.425 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.095 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.213 | 0.391 |   1.280 |    0.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | A ^ -> Y v     | INVX2    | 0.106 | 0.101 |   1.381 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | B v -> Y ^     | MUX2X1   | 0.130 | 0.122 |   1.503 |    0.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.503 |    0.835 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.768 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.910 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.240 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.043 |   0.931 |    1.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.823
  Arrival Time                  1.491
  Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.426 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.095 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.120 | 0.275 |   1.182 |    0.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | A ^ -> Y v     | INVX2    | 0.172 | 0.166 |   1.348 |    0.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B v -> Y ^     | MUX2X1   | 0.146 | 0.143 |   1.491 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D ^            | DFFPOSX1 | 0.146 | 0.000 |   1.491 |    0.823 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.768 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.910 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.241 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.341 | 0.013 |   0.920 |    1.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.810
  Arrival Time                  1.480
  Slack Time                    0.670
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.570 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.428 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.097 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    0.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.121 | 0.281 |   1.169 |    0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U286               | A ^ -> Y v     | INVX2    | 0.177 | 0.170 |   1.339 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | A v -> Y ^     | MUX2X1   | 0.142 | 0.141 |   1.480 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.480 |    0.810 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.770 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.243 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    1.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.356 | 0.018 |   0.906 |    1.576 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.826
  Arrival Time                  1.497
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.428 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.098 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    0.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.231 | 0.393 |   1.285 |    0.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | A ^ -> Y v     | INVX2    | 0.102 | 0.093 |   1.378 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | B v -> Y ^     | MUX2X1   | 0.126 | 0.119 |   1.497 |    0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.497 |    0.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.244 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.031 |   0.924 |    1.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.922
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.826
  Arrival Time                  1.498
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.098 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    0.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.224 | 0.392 |   1.279 |    0.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U185               | A ^ -> Y v     | INVX2    | 0.104 | 0.096 |   1.375 |    0.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B v -> Y ^     | MUX2X1   | 0.131 | 0.122 |   1.497 |    0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.498 |    0.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.244 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.369 | 0.034 |   0.922 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.819
  Arrival Time                  1.491
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.099 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.124 | 0.276 |   1.183 |    0.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | A ^ -> Y v     | INVX2    | 0.181 | 0.173 |   1.356 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B v -> Y ^     | MUX2X1   | 0.133 | 0.134 |   1.490 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.491 |    0.819 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.914 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.244 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.339 | 0.010 |   0.917 |    1.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.807
  Arrival Time                  1.479
  Slack Time                    0.672
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.572 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.099 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |    0.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.122 | 0.273 |   1.170 |    0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | A ^ -> Y v     | INVX2    | 0.183 | 0.175 |   1.345 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | B v -> Y ^     | MUX2X1   | 0.131 | 0.134 |   1.479 |    0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.479 |    0.807 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.772 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.914 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.244 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.324 | 0.010 |   0.907 |    1.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.493
  Slack Time                    0.672
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.572 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.430 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.099 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.129 | 0.283 |   1.190 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U202               | A ^ -> Y v     | INVX2    | 0.176 | 0.171 |   1.361 |    0.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | B v -> Y ^     | MUX2X1   | 0.132 | 0.132 |   1.493 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.493 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.772 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.914 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.245 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |    1.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.822
  Arrival Time                  1.495
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.431 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.101 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.124 | 0.299 |   1.184 |    0.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | A ^ -> Y v     | INVX2    | 0.184 | 0.176 |   1.360 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19                | A v -> Y ^     | MUX2X1   | 0.136 | 0.136 |   1.495 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.495 |    0.822 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.774 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.916 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.247 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.362 | 0.032 |   0.917 |    1.591 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.495
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.432 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.101 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.122 | 0.275 |   1.182 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120               | A ^ -> Y v     | INVX2    | 0.181 | 0.173 |   1.355 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | B v -> Y ^     | MUX2X1   | 0.137 | 0.140 |   1.495 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.495 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.774 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.916 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.247 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.340 | 0.012 |   0.919 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.930
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.834
  Arrival Time                  1.509
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.432 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.102 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    0.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.228 | 0.402 |   1.290 |    0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | A ^ -> Y v     | INVX2    | 0.106 | 0.097 |   1.387 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | B v -> Y ^     | MUX2X1   | 0.129 | 0.121 |   1.508 |    0.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.509 |    0.834 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.774 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.917 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.247 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.042 |   0.930 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.929
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.833
  Arrival Time                  1.508
  Slack Time                    0.675
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.575 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.432 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.102 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    0.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.124 | 0.310 |   1.196 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U78                | A ^ -> Y v     | INVX2    | 0.180 | 0.173 |   1.368 |    0.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | B v -> Y ^     | MUX2X1   | 0.137 | 0.139 |   1.508 |    0.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.508 |    0.833 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.775 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.917 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.247 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |    1.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.364 | 0.043 |   0.929 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.820
  Arrival Time                  1.495
  Slack Time                    0.675
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.575 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   -0.433 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   -0.102 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.123 | 0.276 |   1.183 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229               | A ^ -> Y v     | INVX2    | 0.181 | 0.173 |   1.357 |    0.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | B v -> Y ^     | MUX2X1   | 0.138 | 0.138 |   1.495 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.495 |    0.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.775 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |    0.917 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |    1.248 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

