strict digraph "" {
	node [label="\N"];
	"1500:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38eba790>",
		fillcolor=springgreen,
		label="1500:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1500:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebacd0>",
		fillcolor=firebrick,
		label="1500:NS
dma_in_cnt <= dma_in_cnt + 12'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebacd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1500:IF" -> "1500:NS"	 [cond="['dma_ack_i']",
		label=dma_ack_i,
		lineno=1500];
	"1502:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38eba7d0>",
		fillcolor=springgreen,
		label="1502:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1500:IF" -> "1502:IF"	 [cond="['dma_ack_i']",
		label="!(dma_ack_i)",
		lineno=1500];
	"Leaf_1497:AL"	 [def_var="['dma_in_cnt']",
		label="Leaf_1497:AL"];
	"1500:NS" -> "Leaf_1497:AL"	 [cond="[]",
		lineno=None];
	"1498:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ebaed0>",
		fillcolor=springgreen,
		label="1498:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1498:IF" -> "1500:IF"	 [cond="['dma_en']",
		label="!((!dma_en))",
		lineno=1498];
	"1498:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebaf10>",
		fillcolor=firebrick,
		label="1498:NS
dma_in_cnt <= 12'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ebaf10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1498:IF" -> "1498:NS"	 [cond="['dma_en']",
		label="(!dma_en)",
		lineno=1498];
	"1503:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba810>",
		fillcolor=firebrick,
		label="1503:NS
dma_in_cnt <= dma_in_cnt - { 3'h0, max_pl_sz[10:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1502:IF" -> "1503:NS"	 [cond="['ep_match_r', 'set_r', 'buf0_set', 'buf0_rl']",
		label="(ep_match_r && (set_r || buf0_set || buf0_rl))",
		lineno=1502];
	"1497:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38da7150>",
		clk_sens=True,
		fillcolor=gold,
		label="1497:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_set', 'dma_ack_i', 'dma_en', 'buf0_rl', 'set_r', 'ep_match_r', 'dma_in_cnt', 'max_pl_sz']"];
	"1497:AL" -> "1498:IF"	 [cond="[]",
		lineno=None];
	"1503:NS" -> "Leaf_1497:AL"	 [cond="[]",
		lineno=None];
	"1498:NS" -> "Leaf_1497:AL"	 [cond="[]",
		lineno=None];
}
