

================================================================
== Vitis HLS Report for 'decision_function_34'
================================================================
* Date:           Tue Mar 11 16:16:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_15_val_read, i18 218" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86_956 = icmp_slt  i18 %x_0_val_read, i18 261590" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_956' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_957 = icmp_slt  i18 %x_0_val_read, i18 261015" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_957' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_958 = icmp_slt  i18 %x_1_val_read, i18 649" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_958' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_959 = icmp_slt  i18 %x_1_val_read, i18 547" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_959' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_960 = icmp_slt  i18 %x_15_val_read, i18 737" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_960' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_961 = icmp_slt  i18 %x_14_val_read, i18 168" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_961' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_962 = icmp_slt  i18 %x_15_val_read, i18 262031" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_962' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_963 = icmp_slt  i18 %x_14_val_read, i18 6" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_963' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_964 = icmp_slt  i18 %x_0_val_read, i18 262056" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_964' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_965 = icmp_slt  i18 %x_3_val_read, i18 261797" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_965' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_966 = icmp_slt  i18 %x_1_val_read, i18 795" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_966' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_967 = icmp_slt  i18 %x_15_val_read, i18 2107" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_967' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_968 = icmp_slt  i18 %x_0_val_read, i18 261640" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_968' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_969 = icmp_slt  i18 %x_14_val_read, i18 266" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_969' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_970 = icmp_slt  i18 %x_4_val_read, i18 261160" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_970' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_971 = icmp_slt  i18 %x_1_val_read, i18 162" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_971' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_972 = icmp_slt  i18 %x_0_val_read, i18 261171" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_972' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_973 = icmp_slt  i18 %x_12_val_read, i18 261895" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_973' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_974 = icmp_slt  i18 %x_15_val_read, i18 261653" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_974' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_975 = icmp_slt  i18 %x_1_val_read, i18 110" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_975' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_976 = icmp_slt  i18 %x_0_val_read, i18 261711" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_976' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_977 = icmp_slt  i18 %x_14_val_read, i18 1885" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_977' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_978 = icmp_slt  i18 %x_0_val_read, i18 260884" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_978' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_979 = icmp_slt  i18 %x_0_val_read, i18 260838" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_979' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_980 = icmp_slt  i18 %x_0_val_read, i18 260365" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_980' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_981 = icmp_slt  i18 %x_14_val_read, i18 1260" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_981' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_982 = icmp_slt  i18 %x_1_val_read, i18 692" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_982' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_983 = icmp_slt  i18 %x_14_val_read, i18 60" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_983' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_984 = icmp_slt  i18 %x_11_val_read, i18 261391" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_984' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_985 = icmp_slt  i18 %x_11_val_read, i18 261240" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_985' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_956, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 48 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_461 = xor i1 %icmp_ln86_956, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104_461' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_461" [firmware/BDT.h:104]   --->   Operation 50 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102_924 = and i1 %icmp_ln86_958, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_924' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_189)   --->   "%xor_ln104_463 = xor i1 %icmp_ln86_958, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_463' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_189 = and i1 %and_ln102, i1 %xor_ln104_463" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_189' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_928 = and i1 %icmp_ln86_962, i1 %and_ln102_924" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_928' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_467 = xor i1 %icmp_ln86_962, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_467' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_929 = and i1 %icmp_ln86_963, i1 %and_ln104_189" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_929' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_952 = and i1 %icmp_ln86_971, i1 %xor_ln104_467" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_952' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_937 = and i1 %and_ln102_952, i1 %and_ln102_924" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_937' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_928, i1 %and_ln102_937" [firmware/BDT.h:117]   --->   Operation 59 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_925 = and i1 %icmp_ln86_959, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_925' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_190)   --->   "%xor_ln104_464 = xor i1 %icmp_ln86_959, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_464' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_190 = and i1 %and_ln104, i1 %xor_ln104_464" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_190' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_932)   --->   "%xor_ln104_468 = xor i1 %icmp_ln86_963, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_468' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_930 = and i1 %icmp_ln86_964, i1 %and_ln102_925" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_930' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_928)   --->   "%and_ln102_936 = and i1 %icmp_ln86_970, i1 %and_ln102_928" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_936' <Predicate = (and_ln102_928 & and_ln102_924 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_930)   --->   "%and_ln102_938 = and i1 %icmp_ln86_972, i1 %and_ln102_929" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_938' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_932)   --->   "%and_ln102_953 = and i1 %icmp_ln86_973, i1 %xor_ln104_468" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_953' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_932)   --->   "%and_ln102_939 = and i1 %and_ln102_953, i1 %and_ln104_189" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_939' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_928)   --->   "%xor_ln117 = xor i1 %and_ln102_936, i1 1" [firmware/BDT.h:117]   --->   Operation 70 'xor' 'xor_ln117' <Predicate = (and_ln102_928 & and_ln102_924 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_928)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 71 'zext' 'zext_ln117' <Predicate = (and_ln102_928 & and_ln102_924 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_928)   --->   "%select_ln117 = select i1 %and_ln102_928, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117' <Predicate = (and_ln102_924 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_928)   --->   "%select_ln117_927 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 73 'select' 'select_ln117_927' <Predicate = (and_ln102_924 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_928)   --->   "%zext_ln117_103 = zext i2 %select_ln117_927" [firmware/BDT.h:117]   --->   Operation 74 'zext' 'zext_ln117_103' <Predicate = (and_ln102_924 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_930)   --->   "%or_ln117_875 = or i1 %and_ln102_924, i1 %and_ln102_938" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_875' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_928 = select i1 %and_ln102_924, i3 %zext_ln117_103, i3 4" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117_928' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln117_876 = or i1 %and_ln102_924, i1 %and_ln102_929" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_876' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_930)   --->   "%select_ln117_929 = select i1 %or_ln117_875, i3 %select_ln117_928, i3 5" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_929' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_932)   --->   "%or_ln117_877 = or i1 %or_ln117_876, i1 %and_ln102_939" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_877' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_930 = select i1 %or_ln117_876, i3 %select_ln117_929, i3 6" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_930' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_932)   --->   "%select_ln117_931 = select i1 %or_ln117_877, i3 %select_ln117_930, i3 7" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_931' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_932)   --->   "%zext_ln117_104 = zext i3 %select_ln117_931" [firmware/BDT.h:117]   --->   Operation 82 'zext' 'zext_ln117_104' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_932 = select i1 %and_ln102, i4 %zext_ln117_104, i4 8" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_932' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_879 = or i1 %and_ln102, i1 %and_ln102_930" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_879' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_923 = and i1 %icmp_ln86_957, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_923' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_188)   --->   "%xor_ln104_462 = xor i1 %icmp_ln86_957, i1 1" [firmware/BDT.h:104]   --->   Operation 86 'xor' 'xor_ln104_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_188 = and i1 %xor_ln104_462, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 87 'and' 'and_ln104_188' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_926 = and i1 %icmp_ln86_960, i1 %and_ln102_923" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_926' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_936)   --->   "%xor_ln104_469 = xor i1 %icmp_ln86_964, i1 1" [firmware/BDT.h:104]   --->   Operation 89 'xor' 'xor_ln104_469' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln102_931 = and i1 %icmp_ln86_965, i1 %and_ln104_190" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_931' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%and_ln102_932 = and i1 %icmp_ln86_966, i1 %and_ln102_926" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_932' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_934)   --->   "%and_ln102_940 = and i1 %icmp_ln86_974, i1 %and_ln102_930" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_940' <Predicate = (icmp_ln86 & or_ln117_879)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_936)   --->   "%and_ln102_954 = and i1 %icmp_ln86_975, i1 %xor_ln104_469" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_954' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_936)   --->   "%and_ln102_941 = and i1 %and_ln102_954, i1 %and_ln102_925" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_941' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_938)   --->   "%and_ln102_942 = and i1 %icmp_ln86_976, i1 %and_ln102_931" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_942' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_934)   --->   "%or_ln117_878 = or i1 %and_ln102, i1 %and_ln102_940" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_878' <Predicate = (icmp_ln86 & or_ln117_879)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_934)   --->   "%select_ln117_933 = select i1 %or_ln117_878, i4 %select_ln117_932, i4 9" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_933' <Predicate = (icmp_ln86 & or_ln117_879)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_936)   --->   "%or_ln117_880 = or i1 %or_ln117_879, i1 %and_ln102_941" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_880' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_934 = select i1 %or_ln117_879, i4 %select_ln117_933, i4 10" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_934' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_881 = or i1 %and_ln102, i1 %and_ln102_925" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_881' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_936)   --->   "%select_ln117_935 = select i1 %or_ln117_880, i4 %select_ln117_934, i4 11" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_935' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_938)   --->   "%or_ln117_882 = or i1 %or_ln117_881, i1 %and_ln102_942" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_882' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_936 = select i1 %or_ln117_881, i4 %select_ln117_935, i4 12" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_936' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_883 = or i1 %or_ln117_881, i1 %and_ln102_931" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_883' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_938)   --->   "%select_ln117_937 = select i1 %or_ln117_882, i4 %select_ln117_936, i4 13" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_937' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_938 = select i1 %or_ln117_883, i4 %select_ln117_937, i4 14" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_938' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_191)   --->   "%xor_ln104_465 = xor i1 %icmp_ln86_960, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_191 = and i1 %and_ln102_923, i1 %xor_ln104_465" [firmware/BDT.h:104]   --->   Operation 108 'and' 'and_ln104_191' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns)   --->   "%and_ln102_927 = and i1 %icmp_ln86_961, i1 %and_ln104_188" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_927' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_192)   --->   "%xor_ln104_466 = xor i1 %icmp_ln86_961, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_192 = and i1 %and_ln104_188, i1 %xor_ln104_466" [firmware/BDT.h:104]   --->   Operation 111 'and' 'and_ln104_192' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_940)   --->   "%xor_ln104_470 = xor i1 %icmp_ln86_965, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_470' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_944)   --->   "%xor_ln104_471 = xor i1 %icmp_ln86_966, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln102_933 = and i1 %icmp_ln86_967, i1 %and_ln104_191" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_933' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_940)   --->   "%and_ln102_955 = and i1 %icmp_ln86_977, i1 %xor_ln104_470" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_955' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_940)   --->   "%and_ln102_943 = and i1 %and_ln102_955, i1 %and_ln104_190" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_943' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_942)   --->   "%and_ln102_944 = and i1 %icmp_ln86_978, i1 %and_ln102_932" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_944)   --->   "%and_ln102_956 = and i1 %icmp_ln86_979, i1 %xor_ln104_471" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_944)   --->   "%and_ln102_945 = and i1 %and_ln102_956, i1 %and_ln102_926" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_940)   --->   "%or_ln117_884 = or i1 %or_ln117_883, i1 %and_ln102_943" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_884' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_940)   --->   "%select_ln117_939 = select i1 %or_ln117_884, i4 %select_ln117_938, i4 15" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_939' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_940)   --->   "%zext_ln117_105 = zext i4 %select_ln117_939" [firmware/BDT.h:117]   --->   Operation 122 'zext' 'zext_ln117_105' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_942)   --->   "%or_ln117_885 = or i1 %icmp_ln86, i1 %and_ln102_944" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_940 = select i1 %icmp_ln86, i5 %zext_ln117_105, i5 16" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_940' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln117_886 = or i1 %icmp_ln86, i1 %and_ln102_932" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_886' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_942)   --->   "%select_ln117_941 = select i1 %or_ln117_885, i5 %select_ln117_940, i5 17" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_941' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_944)   --->   "%or_ln117_887 = or i1 %or_ln117_886, i1 %and_ln102_945" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_942 = select i1 %or_ln117_886, i5 %select_ln117_941, i5 18" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_942' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_888 = or i1 %icmp_ln86, i1 %and_ln102_926" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_888' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_944)   --->   "%select_ln117_943 = select i1 %or_ln117_887, i5 %select_ln117_942, i5 19" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_943' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_944 = select i1 %or_ln117_888, i5 %select_ln117_943, i5 20" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_944' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%or_ln117_890 = or i1 %or_ln117_888, i1 %and_ln102_933" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_890' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_892 = or i1 %icmp_ln86, i1 %and_ln102_923" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_892' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_948)   --->   "%xor_ln104_472 = xor i1 %icmp_ln86_967, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_472' <Predicate = (or_ln117_892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln102_934 = and i1 %icmp_ln86_968, i1 %and_ln102_927" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_934' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_946)   --->   "%and_ln102_946 = and i1 %icmp_ln86_980, i1 %and_ln102_933" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_946' <Predicate = (or_ln117_890 & or_ln117_892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_948)   --->   "%and_ln102_957 = and i1 %icmp_ln86_981, i1 %xor_ln104_472" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_957' <Predicate = (or_ln117_892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_948)   --->   "%and_ln102_947 = and i1 %and_ln102_957, i1 %and_ln104_191" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_947' <Predicate = (or_ln117_892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_950)   --->   "%and_ln102_948 = and i1 %icmp_ln86_982, i1 %and_ln102_934" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_946)   --->   "%or_ln117_889 = or i1 %or_ln117_888, i1 %and_ln102_946" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_889' <Predicate = (or_ln117_890 & or_ln117_892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_946)   --->   "%select_ln117_945 = select i1 %or_ln117_889, i5 %select_ln117_944, i5 21" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_945' <Predicate = (or_ln117_890 & or_ln117_892)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_948)   --->   "%or_ln117_891 = or i1 %or_ln117_890, i1 %and_ln102_947" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_891' <Predicate = (or_ln117_892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_946 = select i1 %or_ln117_890, i5 %select_ln117_945, i5 22" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_946' <Predicate = (or_ln117_892)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_948)   --->   "%select_ln117_947 = select i1 %or_ln117_891, i5 %select_ln117_946, i5 23" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_947' <Predicate = (or_ln117_892)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_950)   --->   "%or_ln117_893 = or i1 %or_ln117_892, i1 %and_ln102_948" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_948 = select i1 %or_ln117_892, i5 %select_ln117_947, i5 24" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_948' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.97ns)   --->   "%or_ln117_894 = or i1 %or_ln117_892, i1 %and_ln102_934" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_894' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_950)   --->   "%select_ln117_949 = select i1 %or_ln117_893, i5 %select_ln117_948, i5 25" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_949' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_950 = select i1 %or_ln117_894, i5 %select_ln117_949, i5 26" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_950' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_952)   --->   "%xor_ln104_473 = xor i1 %icmp_ln86_968, i1 1" [firmware/BDT.h:104]   --->   Operation 150 'xor' 'xor_ln104_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.97ns)   --->   "%and_ln102_935 = and i1 %icmp_ln86_969, i1 %and_ln104_192" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_935' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_952)   --->   "%and_ln102_958 = and i1 %icmp_ln86_983, i1 %xor_ln104_473" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_952)   --->   "%and_ln102_949 = and i1 %and_ln102_958, i1 %and_ln102_927" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_954)   --->   "%and_ln102_950 = and i1 %icmp_ln86_984, i1 %and_ln102_935" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_952)   --->   "%or_ln117_895 = or i1 %or_ln117_894, i1 %and_ln102_949" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.97ns)   --->   "%or_ln117_896 = or i1 %or_ln117_892, i1 %and_ln102_927" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_896' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_952)   --->   "%select_ln117_951 = select i1 %or_ln117_895, i5 %select_ln117_950, i5 27" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_951' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_954)   --->   "%or_ln117_897 = or i1 %or_ln117_896, i1 %and_ln102_950" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_952 = select i1 %or_ln117_896, i5 %select_ln117_951, i5 28" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_952' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_898 = or i1 %or_ln117_896, i1 %and_ln102_935" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_898' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_954)   --->   "%select_ln117_953 = select i1 %or_ln117_897, i5 %select_ln117_952, i5 29" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_953' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_954 = select i1 %or_ln117_898, i5 %select_ln117_953, i5 30" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_954' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 163 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_474 = xor i1 %icmp_ln86_969, i1 1" [firmware/BDT.h:104]   --->   Operation 164 'xor' 'xor_ln104_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_959 = and i1 %icmp_ln86_985, i1 %xor_ln104_474" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_951 = and i1 %and_ln102_959, i1 %and_ln104_192" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_899 = or i1 %or_ln117_898, i1 %and_ln102_951" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_955 = select i1 %or_ln117_899, i5 %select_ln117_954, i5 31" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_955' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 7911, i5 1, i13 619, i5 2, i13 1326, i5 3, i13 181, i5 4, i13 240, i5 5, i13 8063, i5 6, i13 15, i5 7, i13 195, i5 8, i13 256, i5 9, i13 27, i5 10, i13 8, i5 11, i13 8162, i5 12, i13 8122, i5 13, i13 7945, i5 14, i13 0, i5 15, i13 1410, i5 16, i13 2240, i5 17, i13 547, i5 18, i13 277, i5 19, i13 44, i5 20, i13 380, i5 21, i13 6, i5 22, i13 7852, i5 23, i13 5, i5 24, i13 6, i5 25, i13 8088, i5 26, i13 8110, i5 27, i13 7954, i5 28, i13 704, i5 29, i13 72, i5 30, i13 7858, i5 31, i13 19, i13 0, i5 %select_ln117_955" [firmware/BDT.h:118]   --->   Operation 169 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 170 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_15_val_read', firmware/BDT.h:86) on port 'x_15_val' (firmware/BDT.h:86) [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [18]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [50]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_924', firmware/BDT.h:102) [56]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_928', firmware/BDT.h:102) [68]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [110]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_936', firmware/BDT.h:102) [84]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_927', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_928', firmware/BDT.h:117) [115]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_929', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_930', firmware/BDT.h:117) [119]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_931', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_932', firmware/BDT.h:117) [123]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_940', firmware/BDT.h:102) [90]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_878', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_933', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_934', firmware/BDT.h:117) [127]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_935', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_936', firmware/BDT.h:117) [131]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_937', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_938', firmware/BDT.h:117) [135]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_470', firmware/BDT.h:104) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_955', firmware/BDT.h:102) [94]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_943', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_884', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_939', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_940', firmware/BDT.h:117) [139]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_941', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_942', firmware/BDT.h:117) [143]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_943', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_944', firmware/BDT.h:117) [147]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_946', firmware/BDT.h:102) [99]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_889', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_945', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_946', firmware/BDT.h:117) [151]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_947', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_948', firmware/BDT.h:117) [155]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_949', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_950', firmware/BDT.h:117) [159]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_896', firmware/BDT.h:117) [160]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_952', firmware/BDT.h:117) [163]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_953', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_954', firmware/BDT.h:117) [167]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_474', firmware/BDT.h:104) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_959', firmware/BDT.h:102) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_951', firmware/BDT.h:102) [107]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_899', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_955', firmware/BDT.h:117) [168]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [169]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
