#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000264e1075be0 .scope module, "testbench" "testbench" 2 20;
 .timescale 0 0;
v00000264e10e3890_0 .net "PC", 31 0, v00000264e10d76d0_0;  1 drivers
v00000264e10e2c10_0 .var "clk", 0 0;
v00000264e10e3f70_0 .net "clkout", 0 0, L_00000264e10d6cc0;  1 drivers
v00000264e10e43d0_0 .net "cycles_consumed", 31 0, v00000264e10e1930_0;  1 drivers
v00000264e10e32f0_0 .net "regs0", 31 0, L_00000264e10d6e10;  1 drivers
v00000264e10e2ad0_0 .net "regs1", 31 0, L_00000264e10d6ef0;  1 drivers
v00000264e10e2e90_0 .net "regs2", 31 0, L_00000264e10d64e0;  1 drivers
v00000264e10e4010_0 .net "regs3", 31 0, L_00000264e10d67f0;  1 drivers
v00000264e10e2d50_0 .net "regs4", 31 0, L_00000264e10d6860;  1 drivers
v00000264e10e36b0_0 .net "regs5", 31 0, L_00000264e10d6160;  1 drivers
v00000264e10e3390_0 .var "rst", 0 0;
S_00000264e1077c20 .scope module, "cpu" "processor" 2 33, 3 4 0, S_00000264e1075be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000264e1077db0 .param/l "RType" 0 4 9, C4<000000>;
P_00000264e1077de8 .param/l "add" 0 4 11, C4<100000>;
P_00000264e1077e20 .param/l "addi" 0 4 13, C4<001000>;
P_00000264e1077e58 .param/l "addu" 0 4 11, C4<100001>;
P_00000264e1077e90 .param/l "and_" 0 4 11, C4<100100>;
P_00000264e1077ec8 .param/l "andi" 0 4 13, C4<001100>;
P_00000264e1077f00 .param/l "beq" 0 4 13, C4<000100>;
P_00000264e1077f38 .param/l "bne" 0 4 13, C4<000101>;
P_00000264e1077f70 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000264e1077fa8 .param/l "j" 0 4 14, C4<000010>;
P_00000264e1077fe0 .param/l "jal" 0 4 14, C4<000011>;
P_00000264e1078018 .param/l "jr" 0 4 12, C4<001000>;
P_00000264e1078050 .param/l "lw" 0 4 13, C4<100011>;
P_00000264e1078088 .param/l "nor_" 0 4 11, C4<100111>;
P_00000264e10780c0 .param/l "or_" 0 4 11, C4<100101>;
P_00000264e10780f8 .param/l "ori" 0 4 13, C4<001101>;
P_00000264e1078130 .param/l "sgt" 0 4 12, C4<101011>;
P_00000264e1078168 .param/l "sll" 0 4 12, C4<000000>;
P_00000264e10781a0 .param/l "slt" 0 4 11, C4<101010>;
P_00000264e10781d8 .param/l "slti" 0 4 13, C4<101010>;
P_00000264e1078210 .param/l "srl" 0 4 12, C4<000010>;
P_00000264e1078248 .param/l "sub" 0 4 11, C4<100010>;
P_00000264e1078280 .param/l "subu" 0 4 11, C4<100011>;
P_00000264e10782b8 .param/l "sw" 0 4 13, C4<101011>;
P_00000264e10782f0 .param/l "xor_" 0 4 11, C4<100110>;
P_00000264e1078328 .param/l "xori" 0 4 13, C4<001110>;
L_00000264e10d6e80 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d66a0 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d6630 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d6710 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d60f0 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d62b0 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d6da0 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d6b70 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d6cc0 .functor OR 1, v00000264e10e2c10_0, v00000264e106a2c0_0, C4<0>, C4<0>;
L_00000264e10d6b00 .functor OR 1, L_00000264e10e2f30, L_00000264e10e40b0, C4<0>, C4<0>;
L_00000264e10d68d0 .functor AND 1, L_00000264e10e4150, L_00000264e10e3070, C4<1>, C4<1>;
L_00000264e10d6470 .functor OR 1, L_00000264e10e34d0, L_00000264e10e3110, C4<0>, C4<0>;
L_00000264e10d6390 .functor NOT 1, v00000264e10e3390_0, C4<0>, C4<0>, C4<0>;
L_00000264e10d61d0 .functor OR 1, L_00000264e113e5e0, L_00000264e113e680, C4<0>, C4<0>;
L_00000264e10d6be0 .functor OR 1, L_00000264e10d61d0, L_00000264e113e720, C4<0>, C4<0>;
L_00000264e10d6240 .functor OR 1, L_00000264e113cc40, L_00000264e113ca60, C4<0>, C4<0>;
L_00000264e10d6d30 .functor AND 1, L_00000264e113d960, L_00000264e10d6240, C4<1>, C4<1>;
L_00000264e10d6f60 .functor OR 1, L_00000264e113daa0, L_00000264e113e220, C4<0>, C4<0>;
L_00000264e10d6400 .functor AND 1, L_00000264e113cf60, L_00000264e10d6f60, C4<1>, C4<1>;
v00000264e10d7770_0 .net "ALUOp", 3 0, v00000264e1069f00_0;  1 drivers
v00000264e10d85d0_0 .net "ALUResult", 31 0, v00000264e10d4b10_0;  1 drivers
v00000264e10d7090_0 .net "ALUSrc", 0 0, v00000264e106a5e0_0;  1 drivers
v00000264e10d78b0_0 .net "ALUin2", 31 0, L_00000264e113cec0;  1 drivers
v00000264e10d7e50_0 .net "MemReadEn", 0 0, v00000264e106b580_0;  1 drivers
v00000264e10d8ad0_0 .net "MemWriteEn", 0 0, v00000264e106b120_0;  1 drivers
v00000264e10d8670_0 .net "MemtoReg", 0 0, v00000264e1069dc0_0;  1 drivers
v00000264e10d7130_0 .net "PC", 31 0, v00000264e10d76d0_0;  alias, 1 drivers
v00000264e10d8710_0 .net "PCPlus1", 31 0, L_00000264e10e3250;  1 drivers
v00000264e10d87b0_0 .net "PCsrc", 0 0, v00000264e10d5790_0;  1 drivers
v00000264e10d8850_0 .net "RegDst", 0 0, v00000264e106b4e0_0;  1 drivers
v00000264e10d80d0_0 .net "RegWriteEn", 0 0, v00000264e106a220_0;  1 drivers
v00000264e10d8b70_0 .net "WriteRegister", 4 0, L_00000264e113e4a0;  1 drivers
v00000264e10d8df0_0 .net *"_ivl_0", 0 0, L_00000264e10d6e80;  1 drivers
L_00000264e10e4900 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000264e10d8170_0 .net/2u *"_ivl_10", 4 0, L_00000264e10e4900;  1 drivers
L_00000264e10e4cf0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10d7590_0 .net *"_ivl_101", 25 0, L_00000264e10e4cf0;  1 drivers
L_00000264e10e4d38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10d7810_0 .net/2u *"_ivl_102", 31 0, L_00000264e10e4d38;  1 drivers
v00000264e10d79f0_0 .net *"_ivl_104", 0 0, L_00000264e10e4150;  1 drivers
L_00000264e10e4d80 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000264e10d8210_0 .net/2u *"_ivl_106", 5 0, L_00000264e10e4d80;  1 drivers
v00000264e10d7a90_0 .net *"_ivl_108", 0 0, L_00000264e10e3070;  1 drivers
v00000264e10d7f90_0 .net *"_ivl_111", 0 0, L_00000264e10d68d0;  1 drivers
L_00000264e10e4dc8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000264e10d7b30_0 .net/2u *"_ivl_112", 5 0, L_00000264e10e4dc8;  1 drivers
v00000264e10d7ef0_0 .net *"_ivl_114", 0 0, L_00000264e10e34d0;  1 drivers
L_00000264e10e4e10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000264e10d82b0_0 .net/2u *"_ivl_116", 5 0, L_00000264e10e4e10;  1 drivers
v00000264e10d7bd0_0 .net *"_ivl_118", 0 0, L_00000264e10e3110;  1 drivers
L_00000264e10e4948 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000264e10d83f0_0 .net/2u *"_ivl_12", 5 0, L_00000264e10e4948;  1 drivers
v00000264e10d8490_0 .net *"_ivl_121", 0 0, L_00000264e10d6470;  1 drivers
v00000264e10d7c70_0 .net *"_ivl_123", 9 0, L_00000264e10e4330;  1 drivers
v00000264e10d7d10_0 .net *"_ivl_124", 31 0, L_00000264e10e3570;  1 drivers
L_00000264e10e4e58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10d71d0_0 .net *"_ivl_127", 21 0, L_00000264e10e4e58;  1 drivers
v00000264e10d7db0_0 .net *"_ivl_128", 31 0, L_00000264e10e31b0;  1 drivers
v00000264e10d7270_0 .net *"_ivl_130", 31 0, L_00000264e10e3610;  1 drivers
v00000264e10d8530_0 .net *"_ivl_132", 31 0, L_00000264e10e37f0;  1 drivers
v00000264e10d88f0_0 .net *"_ivl_136", 0 0, L_00000264e10d6390;  1 drivers
L_00000264e10e4ee8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10d8990_0 .net/2u *"_ivl_138", 31 0, L_00000264e10e4ee8;  1 drivers
v00000264e10d8c10_0 .net *"_ivl_14", 0 0, L_00000264e10e3430;  1 drivers
L_00000264e10e4fc0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000264e10d8a30_0 .net/2u *"_ivl_142", 5 0, L_00000264e10e4fc0;  1 drivers
v00000264e10d8cb0_0 .net *"_ivl_144", 0 0, L_00000264e113e5e0;  1 drivers
L_00000264e10e5008 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000264e10d7310_0 .net/2u *"_ivl_146", 5 0, L_00000264e10e5008;  1 drivers
v00000264e10d8d50_0 .net *"_ivl_148", 0 0, L_00000264e113e680;  1 drivers
v00000264e10d8e90_0 .net *"_ivl_151", 0 0, L_00000264e10d61d0;  1 drivers
L_00000264e10e5050 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000264e10d8f30_0 .net/2u *"_ivl_152", 5 0, L_00000264e10e5050;  1 drivers
v00000264e10d73b0_0 .net *"_ivl_154", 0 0, L_00000264e113e720;  1 drivers
v00000264e10d7450_0 .net *"_ivl_157", 0 0, L_00000264e10d6be0;  1 drivers
L_00000264e10e5098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10deb90_0 .net/2u *"_ivl_158", 15 0, L_00000264e10e5098;  1 drivers
L_00000264e10e4990 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000264e10dec30_0 .net/2u *"_ivl_16", 4 0, L_00000264e10e4990;  1 drivers
v00000264e10de9b0_0 .net *"_ivl_160", 31 0, L_00000264e113cd80;  1 drivers
v00000264e10de690_0 .net *"_ivl_163", 0 0, L_00000264e113d6e0;  1 drivers
v00000264e10dd830_0 .net *"_ivl_164", 15 0, L_00000264e113d320;  1 drivers
v00000264e10dd3d0_0 .net *"_ivl_166", 31 0, L_00000264e113c9c0;  1 drivers
v00000264e10de230_0 .net *"_ivl_170", 31 0, L_00000264e113d1e0;  1 drivers
L_00000264e10e50e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10dd970_0 .net *"_ivl_173", 25 0, L_00000264e10e50e0;  1 drivers
L_00000264e10e5128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10decd0_0 .net/2u *"_ivl_174", 31 0, L_00000264e10e5128;  1 drivers
v00000264e10de050_0 .net *"_ivl_176", 0 0, L_00000264e113d960;  1 drivers
L_00000264e10e5170 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000264e10de910_0 .net/2u *"_ivl_178", 5 0, L_00000264e10e5170;  1 drivers
v00000264e10ddb50_0 .net *"_ivl_180", 0 0, L_00000264e113cc40;  1 drivers
L_00000264e10e51b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000264e10deaf0_0 .net/2u *"_ivl_182", 5 0, L_00000264e10e51b8;  1 drivers
v00000264e10ddf10_0 .net *"_ivl_184", 0 0, L_00000264e113ca60;  1 drivers
v00000264e10de0f0_0 .net *"_ivl_187", 0 0, L_00000264e10d6240;  1 drivers
v00000264e10de190_0 .net *"_ivl_189", 0 0, L_00000264e10d6d30;  1 drivers
v00000264e10ddfb0_0 .net *"_ivl_19", 4 0, L_00000264e10e2990;  1 drivers
L_00000264e10e5200 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000264e10ddbf0_0 .net/2u *"_ivl_190", 5 0, L_00000264e10e5200;  1 drivers
v00000264e10deeb0_0 .net *"_ivl_192", 0 0, L_00000264e113e7c0;  1 drivers
L_00000264e10e5248 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000264e10de7d0_0 .net/2u *"_ivl_194", 31 0, L_00000264e10e5248;  1 drivers
v00000264e10dd470_0 .net *"_ivl_196", 31 0, L_00000264e113ce20;  1 drivers
L_00000264e10e48b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000264e10ddd30_0 .net/2u *"_ivl_2", 5 0, L_00000264e10e48b8;  1 drivers
v00000264e10de2d0_0 .net *"_ivl_20", 4 0, L_00000264e10e3cf0;  1 drivers
v00000264e10ded70_0 .net *"_ivl_200", 31 0, L_00000264e113c920;  1 drivers
L_00000264e10e5290 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10dd510_0 .net *"_ivl_203", 25 0, L_00000264e10e5290;  1 drivers
L_00000264e10e52d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10ddab0_0 .net/2u *"_ivl_204", 31 0, L_00000264e10e52d8;  1 drivers
v00000264e10dd650_0 .net *"_ivl_206", 0 0, L_00000264e113cf60;  1 drivers
L_00000264e10e5320 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000264e10dd290_0 .net/2u *"_ivl_208", 5 0, L_00000264e10e5320;  1 drivers
v00000264e10dd6f0_0 .net *"_ivl_210", 0 0, L_00000264e113daa0;  1 drivers
L_00000264e10e5368 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000264e10dee10_0 .net/2u *"_ivl_212", 5 0, L_00000264e10e5368;  1 drivers
v00000264e10dd790_0 .net *"_ivl_214", 0 0, L_00000264e113e220;  1 drivers
v00000264e10de370_0 .net *"_ivl_217", 0 0, L_00000264e10d6f60;  1 drivers
v00000264e10de410_0 .net *"_ivl_219", 0 0, L_00000264e10d6400;  1 drivers
L_00000264e10e53b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000264e10def50_0 .net/2u *"_ivl_220", 5 0, L_00000264e10e53b0;  1 drivers
v00000264e10dd0b0_0 .net *"_ivl_222", 0 0, L_00000264e113d5a0;  1 drivers
v00000264e10de4b0_0 .net *"_ivl_224", 31 0, L_00000264e113dd20;  1 drivers
v00000264e10dd330_0 .net *"_ivl_24", 0 0, L_00000264e10d6630;  1 drivers
L_00000264e10e49d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000264e10dda10_0 .net/2u *"_ivl_26", 4 0, L_00000264e10e49d8;  1 drivers
v00000264e10dd150_0 .net *"_ivl_29", 4 0, L_00000264e10e45b0;  1 drivers
v00000264e10ddc90_0 .net *"_ivl_32", 0 0, L_00000264e10d6710;  1 drivers
L_00000264e10e4a20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000264e10de5f0_0 .net/2u *"_ivl_34", 4 0, L_00000264e10e4a20;  1 drivers
v00000264e10de550_0 .net *"_ivl_37", 4 0, L_00000264e10e2b70;  1 drivers
v00000264e10dddd0_0 .net *"_ivl_40", 0 0, L_00000264e10d60f0;  1 drivers
L_00000264e10e4a68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10dd1f0_0 .net/2u *"_ivl_42", 15 0, L_00000264e10e4a68;  1 drivers
v00000264e10dd8d0_0 .net *"_ivl_45", 15 0, L_00000264e10e4470;  1 drivers
v00000264e10dde70_0 .net *"_ivl_48", 0 0, L_00000264e10d62b0;  1 drivers
v00000264e10de730_0 .net *"_ivl_5", 5 0, L_00000264e10e2a30;  1 drivers
L_00000264e10e4ab0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10dd5b0_0 .net/2u *"_ivl_50", 36 0, L_00000264e10e4ab0;  1 drivers
L_00000264e10e4af8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10de870_0 .net/2u *"_ivl_52", 31 0, L_00000264e10e4af8;  1 drivers
v00000264e10dea50_0 .net *"_ivl_55", 4 0, L_00000264e10e3b10;  1 drivers
v00000264e10e1390_0 .net *"_ivl_56", 36 0, L_00000264e10e4650;  1 drivers
v00000264e10e17f0_0 .net *"_ivl_58", 36 0, L_00000264e10e3bb0;  1 drivers
v00000264e10e1d90_0 .net *"_ivl_62", 0 0, L_00000264e10d6da0;  1 drivers
L_00000264e10e4b40 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000264e10e1430_0 .net/2u *"_ivl_64", 5 0, L_00000264e10e4b40;  1 drivers
v00000264e10e0e90_0 .net *"_ivl_67", 5 0, L_00000264e10e2df0;  1 drivers
v00000264e10e1610_0 .net *"_ivl_70", 0 0, L_00000264e10d6b70;  1 drivers
L_00000264e10e4b88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10e0170_0 .net/2u *"_ivl_72", 57 0, L_00000264e10e4b88;  1 drivers
L_00000264e10e4bd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10e02b0_0 .net/2u *"_ivl_74", 31 0, L_00000264e10e4bd0;  1 drivers
v00000264e10e1250_0 .net *"_ivl_77", 25 0, L_00000264e10e3ed0;  1 drivers
v00000264e10e14d0_0 .net *"_ivl_78", 57 0, L_00000264e10e2fd0;  1 drivers
v00000264e10e0490_0 .net *"_ivl_8", 0 0, L_00000264e10d66a0;  1 drivers
v00000264e10e0fd0_0 .net *"_ivl_80", 57 0, L_00000264e10e4790;  1 drivers
L_00000264e10e4c18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000264e10e1e30_0 .net/2u *"_ivl_84", 31 0, L_00000264e10e4c18;  1 drivers
L_00000264e10e4c60 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000264e10e0850_0 .net/2u *"_ivl_88", 5 0, L_00000264e10e4c60;  1 drivers
v00000264e10e0530_0 .net *"_ivl_90", 0 0, L_00000264e10e2f30;  1 drivers
L_00000264e10e4ca8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000264e10e07b0_0 .net/2u *"_ivl_92", 5 0, L_00000264e10e4ca8;  1 drivers
v00000264e10e05d0_0 .net *"_ivl_94", 0 0, L_00000264e10e40b0;  1 drivers
v00000264e10e0df0_0 .net *"_ivl_97", 0 0, L_00000264e10d6b00;  1 drivers
v00000264e10e1890_0 .net *"_ivl_98", 31 0, L_00000264e10e3750;  1 drivers
v00000264e10e1ed0_0 .net "adderResult", 31 0, L_00000264e10e39d0;  1 drivers
v00000264e10e1cf0_0 .net "address", 31 0, L_00000264e10e3930;  1 drivers
v00000264e10e1f70_0 .net "clk", 0 0, L_00000264e10d6cc0;  alias, 1 drivers
v00000264e10e1930_0 .var "cycles_consumed", 31 0;
v00000264e10e0f30_0 .net "extImm", 31 0, L_00000264e113d140;  1 drivers
v00000264e10e08f0_0 .net "funct", 5 0, L_00000264e10e46f0;  1 drivers
v00000264e10e1bb0_0 .net "hlt", 0 0, v00000264e106a2c0_0;  1 drivers
v00000264e10e1570_0 .net "imm", 15 0, L_00000264e10e28f0;  1 drivers
v00000264e10e1c50_0 .net "immediate", 31 0, L_00000264e113da00;  1 drivers
v00000264e10e00d0_0 .net "input_clk", 0 0, v00000264e10e2c10_0;  1 drivers
v00000264e10e0210_0 .net "instruction", 31 0, L_00000264e113d3c0;  1 drivers
v00000264e10e19d0_0 .net "memoryReadData", 31 0, v00000264e10d4a70_0;  1 drivers
v00000264e10e0c10_0 .net "nextPC", 31 0, L_00000264e10e3a70;  1 drivers
v00000264e10e1a70_0 .net "opcode", 5 0, L_00000264e10e3e30;  1 drivers
v00000264e10e16b0_0 .net "rd", 4 0, L_00000264e10e4510;  1 drivers
v00000264e10e1b10_0 .net "readData1", 31 0, L_00000264e10d6780;  1 drivers
v00000264e10e1070_0 .net "readData1_w", 31 0, L_00000264e113cba0;  1 drivers
v00000264e10e1750_0 .net "readData2", 31 0, L_00000264e10d6c50;  1 drivers
v00000264e10e0990_0 .net "regs0", 31 0, L_00000264e10d6e10;  alias, 1 drivers
v00000264e10e0350_0 .net "regs1", 31 0, L_00000264e10d6ef0;  alias, 1 drivers
v00000264e10e0710_0 .net "regs2", 31 0, L_00000264e10d64e0;  alias, 1 drivers
v00000264e10e1110_0 .net "regs3", 31 0, L_00000264e10d67f0;  alias, 1 drivers
v00000264e10e03f0_0 .net "regs4", 31 0, L_00000264e10d6860;  alias, 1 drivers
v00000264e10e0670_0 .net "regs5", 31 0, L_00000264e10d6160;  alias, 1 drivers
v00000264e10e0a30_0 .net "rs", 4 0, L_00000264e10e3c50;  1 drivers
v00000264e10e0ad0_0 .net "rst", 0 0, v00000264e10e3390_0;  1 drivers
v00000264e10e0b70_0 .net "rt", 4 0, L_00000264e10e3d90;  1 drivers
v00000264e10e0cb0_0 .net "shamt", 31 0, L_00000264e10e2cb0;  1 drivers
v00000264e10e0d50_0 .net "wire_instruction", 31 0, L_00000264e10d6320;  1 drivers
v00000264e10e11b0_0 .net "writeData", 31 0, L_00000264e113d780;  1 drivers
v00000264e10e12f0_0 .net "zero", 0 0, L_00000264e113d640;  1 drivers
L_00000264e10e2a30 .part L_00000264e113d3c0, 26, 6;
L_00000264e10e3e30 .functor MUXZ 6, L_00000264e10e2a30, L_00000264e10e48b8, L_00000264e10d6e80, C4<>;
L_00000264e10e3430 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e4948;
L_00000264e10e2990 .part L_00000264e113d3c0, 11, 5;
L_00000264e10e3cf0 .functor MUXZ 5, L_00000264e10e2990, L_00000264e10e4990, L_00000264e10e3430, C4<>;
L_00000264e10e4510 .functor MUXZ 5, L_00000264e10e3cf0, L_00000264e10e4900, L_00000264e10d66a0, C4<>;
L_00000264e10e45b0 .part L_00000264e113d3c0, 21, 5;
L_00000264e10e3c50 .functor MUXZ 5, L_00000264e10e45b0, L_00000264e10e49d8, L_00000264e10d6630, C4<>;
L_00000264e10e2b70 .part L_00000264e113d3c0, 16, 5;
L_00000264e10e3d90 .functor MUXZ 5, L_00000264e10e2b70, L_00000264e10e4a20, L_00000264e10d6710, C4<>;
L_00000264e10e4470 .part L_00000264e113d3c0, 0, 16;
L_00000264e10e28f0 .functor MUXZ 16, L_00000264e10e4470, L_00000264e10e4a68, L_00000264e10d60f0, C4<>;
L_00000264e10e3b10 .part L_00000264e113d3c0, 6, 5;
L_00000264e10e4650 .concat [ 5 32 0 0], L_00000264e10e3b10, L_00000264e10e4af8;
L_00000264e10e3bb0 .functor MUXZ 37, L_00000264e10e4650, L_00000264e10e4ab0, L_00000264e10d62b0, C4<>;
L_00000264e10e2cb0 .part L_00000264e10e3bb0, 0, 32;
L_00000264e10e2df0 .part L_00000264e113d3c0, 0, 6;
L_00000264e10e46f0 .functor MUXZ 6, L_00000264e10e2df0, L_00000264e10e4b40, L_00000264e10d6da0, C4<>;
L_00000264e10e3ed0 .part L_00000264e113d3c0, 0, 26;
L_00000264e10e2fd0 .concat [ 26 32 0 0], L_00000264e10e3ed0, L_00000264e10e4bd0;
L_00000264e10e4790 .functor MUXZ 58, L_00000264e10e2fd0, L_00000264e10e4b88, L_00000264e10d6b70, C4<>;
L_00000264e10e3930 .part L_00000264e10e4790, 0, 32;
L_00000264e10e3250 .arith/sum 32, v00000264e10d76d0_0, L_00000264e10e4c18;
L_00000264e10e2f30 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e4c60;
L_00000264e10e40b0 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e4ca8;
L_00000264e10e3750 .concat [ 6 26 0 0], L_00000264e10e3e30, L_00000264e10e4cf0;
L_00000264e10e4150 .cmp/eq 32, L_00000264e10e3750, L_00000264e10e4d38;
L_00000264e10e3070 .cmp/eq 6, L_00000264e10e46f0, L_00000264e10e4d80;
L_00000264e10e34d0 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e4dc8;
L_00000264e10e3110 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e4e10;
L_00000264e10e4330 .part L_00000264e10e28f0, 0, 10;
L_00000264e10e3570 .concat [ 10 22 0 0], L_00000264e10e4330, L_00000264e10e4e58;
L_00000264e10e31b0 .arith/sum 32, v00000264e10d76d0_0, L_00000264e10e3570;
L_00000264e10e3610 .functor MUXZ 32, L_00000264e10e31b0, L_00000264e10e3930, L_00000264e10d6470, C4<>;
L_00000264e10e37f0 .functor MUXZ 32, L_00000264e10e3610, L_00000264e10d6780, L_00000264e10d68d0, C4<>;
L_00000264e10e39d0 .functor MUXZ 32, L_00000264e10e37f0, L_00000264e10e3930, L_00000264e10d6b00, C4<>;
L_00000264e113d3c0 .functor MUXZ 32, L_00000264e10d6320, L_00000264e10e4ee8, L_00000264e10d6390, C4<>;
L_00000264e113e5e0 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e4fc0;
L_00000264e113e680 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e5008;
L_00000264e113e720 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e5050;
L_00000264e113cd80 .concat [ 16 16 0 0], L_00000264e10e28f0, L_00000264e10e5098;
L_00000264e113d6e0 .part L_00000264e10e28f0, 15, 1;
LS_00000264e113d320_0_0 .concat [ 1 1 1 1], L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0;
LS_00000264e113d320_0_4 .concat [ 1 1 1 1], L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0;
LS_00000264e113d320_0_8 .concat [ 1 1 1 1], L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0;
LS_00000264e113d320_0_12 .concat [ 1 1 1 1], L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0, L_00000264e113d6e0;
L_00000264e113d320 .concat [ 4 4 4 4], LS_00000264e113d320_0_0, LS_00000264e113d320_0_4, LS_00000264e113d320_0_8, LS_00000264e113d320_0_12;
L_00000264e113c9c0 .concat [ 16 16 0 0], L_00000264e10e28f0, L_00000264e113d320;
L_00000264e113d140 .functor MUXZ 32, L_00000264e113c9c0, L_00000264e113cd80, L_00000264e10d6be0, C4<>;
L_00000264e113d1e0 .concat [ 6 26 0 0], L_00000264e10e3e30, L_00000264e10e50e0;
L_00000264e113d960 .cmp/eq 32, L_00000264e113d1e0, L_00000264e10e5128;
L_00000264e113cc40 .cmp/eq 6, L_00000264e10e46f0, L_00000264e10e5170;
L_00000264e113ca60 .cmp/eq 6, L_00000264e10e46f0, L_00000264e10e51b8;
L_00000264e113e7c0 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e5200;
L_00000264e113ce20 .functor MUXZ 32, L_00000264e113d140, L_00000264e10e5248, L_00000264e113e7c0, C4<>;
L_00000264e113da00 .functor MUXZ 32, L_00000264e113ce20, L_00000264e10e2cb0, L_00000264e10d6d30, C4<>;
L_00000264e113c920 .concat [ 6 26 0 0], L_00000264e10e3e30, L_00000264e10e5290;
L_00000264e113cf60 .cmp/eq 32, L_00000264e113c920, L_00000264e10e52d8;
L_00000264e113daa0 .cmp/eq 6, L_00000264e10e46f0, L_00000264e10e5320;
L_00000264e113e220 .cmp/eq 6, L_00000264e10e46f0, L_00000264e10e5368;
L_00000264e113d5a0 .cmp/eq 6, L_00000264e10e3e30, L_00000264e10e53b0;
L_00000264e113dd20 .functor MUXZ 32, L_00000264e10d6780, v00000264e10d76d0_0, L_00000264e113d5a0, C4<>;
L_00000264e113cba0 .functor MUXZ 32, L_00000264e113dd20, L_00000264e10d6c50, L_00000264e10d6400, C4<>;
L_00000264e113d000 .part v00000264e10d4b10_0, 0, 8;
S_00000264e1076fd0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000264e105c7d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000264e10d6940 .functor NOT 1, v00000264e106a5e0_0, C4<0>, C4<0>, C4<0>;
v00000264e106aa40_0 .net *"_ivl_0", 0 0, L_00000264e10d6940;  1 drivers
v00000264e106a0e0_0 .net "in1", 31 0, L_00000264e10d6c50;  alias, 1 drivers
v00000264e106a180_0 .net "in2", 31 0, L_00000264e113da00;  alias, 1 drivers
v00000264e106b080_0 .net "out", 31 0, L_00000264e113cec0;  alias, 1 drivers
v00000264e106a900_0 .net "s", 0 0, v00000264e106a5e0_0;  alias, 1 drivers
L_00000264e113cec0 .functor MUXZ 32, L_00000264e113da00, L_00000264e10d6c50, L_00000264e10d6940, C4<>;
S_00000264e1077160 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000264e108e3e0 .param/l "RType" 0 4 9, C4<000000>;
P_00000264e108e418 .param/l "add" 0 4 11, C4<100000>;
P_00000264e108e450 .param/l "addi" 0 4 13, C4<001000>;
P_00000264e108e488 .param/l "addu" 0 4 11, C4<100001>;
P_00000264e108e4c0 .param/l "and_" 0 4 11, C4<100100>;
P_00000264e108e4f8 .param/l "andi" 0 4 13, C4<001100>;
P_00000264e108e530 .param/l "beq" 0 4 13, C4<000100>;
P_00000264e108e568 .param/l "bne" 0 4 13, C4<000101>;
P_00000264e108e5a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000264e108e5d8 .param/l "j" 0 4 14, C4<000010>;
P_00000264e108e610 .param/l "jal" 0 4 14, C4<000011>;
P_00000264e108e648 .param/l "jr" 0 4 12, C4<001000>;
P_00000264e108e680 .param/l "lw" 0 4 13, C4<100011>;
P_00000264e108e6b8 .param/l "nor_" 0 4 11, C4<100111>;
P_00000264e108e6f0 .param/l "or_" 0 4 11, C4<100101>;
P_00000264e108e728 .param/l "ori" 0 4 13, C4<001101>;
P_00000264e108e760 .param/l "sgt" 0 4 12, C4<101011>;
P_00000264e108e798 .param/l "sll" 0 4 12, C4<000000>;
P_00000264e108e7d0 .param/l "slt" 0 4 11, C4<101010>;
P_00000264e108e808 .param/l "slti" 0 4 13, C4<101010>;
P_00000264e108e840 .param/l "srl" 0 4 12, C4<000010>;
P_00000264e108e878 .param/l "sub" 0 4 11, C4<100010>;
P_00000264e108e8b0 .param/l "subu" 0 4 11, C4<100011>;
P_00000264e108e8e8 .param/l "sw" 0 4 13, C4<101011>;
P_00000264e108e920 .param/l "xor_" 0 4 11, C4<100110>;
P_00000264e108e958 .param/l "xori" 0 4 13, C4<001110>;
v00000264e1069f00_0 .var "ALUOp", 3 0;
v00000264e106a5e0_0 .var "ALUSrc", 0 0;
v00000264e106b580_0 .var "MemReadEn", 0 0;
v00000264e106b120_0 .var "MemWriteEn", 0 0;
v00000264e1069dc0_0 .var "MemtoReg", 0 0;
v00000264e106b4e0_0 .var "RegDst", 0 0;
v00000264e106a220_0 .var "RegWriteEn", 0 0;
v00000264e106aea0_0 .net "funct", 5 0, L_00000264e10e46f0;  alias, 1 drivers
v00000264e106a2c0_0 .var "hlt", 0 0;
v00000264e106b1c0_0 .net "opcode", 5 0, L_00000264e10e3e30;  alias, 1 drivers
v00000264e106a540_0 .net "rst", 0 0, v00000264e10e3390_0;  alias, 1 drivers
E_00000264e105c3d0 .event anyedge, v00000264e106a540_0, v00000264e106b1c0_0, v00000264e106aea0_0;
S_00000264e1027c20 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000264e105c490 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000264e10d65c0 .functor NOT 1, v00000264e10d5790_0, C4<0>, C4<0>, C4<0>;
v00000264e106aae0_0 .net *"_ivl_0", 0 0, L_00000264e10d65c0;  1 drivers
v00000264e106b300_0 .net "in1", 31 0, L_00000264e10e3250;  alias, 1 drivers
v00000264e106b440_0 .net "in2", 31 0, L_00000264e10e39d0;  alias, 1 drivers
v00000264e106a9a0_0 .net "out", 31 0, L_00000264e10e3a70;  alias, 1 drivers
v00000264e106ab80_0 .net "s", 0 0, v00000264e10d5790_0;  alias, 1 drivers
L_00000264e10e3a70 .functor MUXZ 32, L_00000264e10e39d0, L_00000264e10e3250, L_00000264e10d65c0, C4<>;
S_00000264e1027db0 .scope module, "RF" "registerFile" 3 73, 7 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000264e10d6780 .functor BUFZ 32, L_00000264e113d0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000264e10d6c50 .functor BUFZ 32, L_00000264e113de60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e10d5b50_1 .array/port v00000264e10d5b50, 1;
L_00000264e10d6e10 .functor BUFZ 32, v00000264e10d5b50_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e10d5b50_2 .array/port v00000264e10d5b50, 2;
L_00000264e10d6ef0 .functor BUFZ 32, v00000264e10d5b50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e10d5b50_3 .array/port v00000264e10d5b50, 3;
L_00000264e10d64e0 .functor BUFZ 32, v00000264e10d5b50_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e10d5b50_4 .array/port v00000264e10d5b50, 4;
L_00000264e10d67f0 .functor BUFZ 32, v00000264e10d5b50_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e10d5b50_5 .array/port v00000264e10d5b50, 5;
L_00000264e10d6860 .functor BUFZ 32, v00000264e10d5b50_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e10d5b50_6 .array/port v00000264e10d5b50, 6;
L_00000264e10d6160 .functor BUFZ 32, v00000264e10d5b50_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e106acc0_0 .net *"_ivl_0", 31 0, L_00000264e113d0a0;  1 drivers
v00000264e106b760_0 .net *"_ivl_10", 6 0, L_00000264e113e540;  1 drivers
L_00000264e10e4f78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000264e106b800_0 .net *"_ivl_13", 1 0, L_00000264e10e4f78;  1 drivers
v00000264e106b8a0_0 .net *"_ivl_2", 6 0, L_00000264e113e2c0;  1 drivers
L_00000264e10e4f30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000264e106ba80_0 .net *"_ivl_5", 1 0, L_00000264e10e4f30;  1 drivers
v00000264e1069be0_0 .net *"_ivl_8", 31 0, L_00000264e113de60;  1 drivers
v00000264e103d400_0 .net "clk", 0 0, L_00000264e10d6cc0;  alias, 1 drivers
v00000264e103de00_0 .var/i "i", 31 0;
v00000264e10d4570_0 .net "readData1", 31 0, L_00000264e10d6780;  alias, 1 drivers
v00000264e10d4c50_0 .net "readData2", 31 0, L_00000264e10d6c50;  alias, 1 drivers
v00000264e10d4610_0 .net "readRegister1", 4 0, L_00000264e10e3c50;  alias, 1 drivers
v00000264e10d5d30_0 .net "readRegister2", 4 0, L_00000264e10e3d90;  alias, 1 drivers
v00000264e10d5b50 .array "registers", 31 0, 31 0;
v00000264e10d4e30_0 .net "regs0", 31 0, L_00000264e10d6e10;  alias, 1 drivers
v00000264e10d4cf0_0 .net "regs1", 31 0, L_00000264e10d6ef0;  alias, 1 drivers
v00000264e10d46b0_0 .net "regs2", 31 0, L_00000264e10d64e0;  alias, 1 drivers
v00000264e10d5dd0_0 .net "regs3", 31 0, L_00000264e10d67f0;  alias, 1 drivers
v00000264e10d5510_0 .net "regs4", 31 0, L_00000264e10d6860;  alias, 1 drivers
v00000264e10d51f0_0 .net "regs5", 31 0, L_00000264e10d6160;  alias, 1 drivers
v00000264e10d5470_0 .net "rst", 0 0, v00000264e10e3390_0;  alias, 1 drivers
v00000264e10d4f70_0 .net "we", 0 0, v00000264e106a220_0;  alias, 1 drivers
v00000264e10d5a10_0 .net "writeData", 31 0, L_00000264e113d780;  alias, 1 drivers
v00000264e10d5c90_0 .net "writeRegister", 4 0, L_00000264e113e4a0;  alias, 1 drivers
E_00000264e105b910/0 .event negedge, v00000264e106a540_0;
E_00000264e105b910/1 .event posedge, v00000264e103d400_0;
E_00000264e105b910 .event/or E_00000264e105b910/0, E_00000264e105b910/1;
L_00000264e113d0a0 .array/port v00000264e10d5b50, L_00000264e113e2c0;
L_00000264e113e2c0 .concat [ 5 2 0 0], L_00000264e10e3c50, L_00000264e10e4f30;
L_00000264e113de60 .array/port v00000264e10d5b50, L_00000264e113e540;
L_00000264e113e540 .concat [ 5 2 0 0], L_00000264e10e3d90, L_00000264e10e4f78;
S_00000264e0ff6930 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 7 29, 7 29 0, S_00000264e1027db0;
 .timescale 0 0;
v00000264e106b940_0 .var/i "i", 31 0;
S_00000264e0ff6ac0 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000264e105c4d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000264e10d6a20 .functor NOT 1, v00000264e106b4e0_0, C4<0>, C4<0>, C4<0>;
v00000264e10d4ed0_0 .net *"_ivl_0", 0 0, L_00000264e10d6a20;  1 drivers
v00000264e10d5650_0 .net "in1", 4 0, L_00000264e10e3d90;  alias, 1 drivers
v00000264e10d5330_0 .net "in2", 4 0, L_00000264e10e4510;  alias, 1 drivers
v00000264e10d41b0_0 .net "out", 4 0, L_00000264e113e4a0;  alias, 1 drivers
v00000264e10d56f0_0 .net "s", 0 0, v00000264e106b4e0_0;  alias, 1 drivers
L_00000264e113e4a0 .functor MUXZ 5, L_00000264e10e4510, L_00000264e10e3d90, L_00000264e10d6a20, C4<>;
S_00000264e0ff43e0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000264e105bd50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000264e10d6080 .functor NOT 1, v00000264e1069dc0_0, C4<0>, C4<0>, C4<0>;
v00000264e10d4d90_0 .net *"_ivl_0", 0 0, L_00000264e10d6080;  1 drivers
v00000264e10d5830_0 .net "in1", 31 0, v00000264e10d4b10_0;  alias, 1 drivers
v00000264e10d5e70_0 .net "in2", 31 0, v00000264e10d4a70_0;  alias, 1 drivers
v00000264e10d58d0_0 .net "out", 31 0, L_00000264e113d780;  alias, 1 drivers
v00000264e10d5010_0 .net "s", 0 0, v00000264e1069dc0_0;  alias, 1 drivers
L_00000264e113d780 .functor MUXZ 32, v00000264e10d4a70_0, v00000264e10d4b10_0, L_00000264e10d6080, C4<>;
S_00000264e0ff4570 .scope module, "alu" "ALU" 3 88, 8 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000264e0fde8f0 .param/l "ADD" 0 8 12, C4<0000>;
P_00000264e0fde928 .param/l "AND" 0 8 12, C4<0010>;
P_00000264e0fde960 .param/l "NOR" 0 8 12, C4<0101>;
P_00000264e0fde998 .param/l "OR" 0 8 12, C4<0011>;
P_00000264e0fde9d0 .param/l "SGT" 0 8 12, C4<0111>;
P_00000264e0fdea08 .param/l "SLL" 0 8 12, C4<1000>;
P_00000264e0fdea40 .param/l "SLT" 0 8 12, C4<0110>;
P_00000264e0fdea78 .param/l "SRL" 0 8 12, C4<1001>;
P_00000264e0fdeab0 .param/l "SUB" 0 8 12, C4<0001>;
P_00000264e0fdeae8 .param/l "XOR" 0 8 12, C4<0100>;
P_00000264e0fdeb20 .param/l "data_width" 0 8 3, +C4<00000000000000000000000000100000>;
P_00000264e0fdeb58 .param/l "sel_width" 0 8 4, +C4<00000000000000000000000000000100>;
L_00000264e10e53f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264e10d4250_0 .net/2u *"_ivl_0", 31 0, L_00000264e10e53f8;  1 drivers
v00000264e10d50b0_0 .net "opSel", 3 0, v00000264e1069f00_0;  alias, 1 drivers
v00000264e10d5bf0_0 .net "operand1", 31 0, L_00000264e113cba0;  alias, 1 drivers
v00000264e10d4390_0 .net "operand2", 31 0, L_00000264e113cec0;  alias, 1 drivers
v00000264e10d4b10_0 .var "result", 31 0;
v00000264e10d5970_0 .net "zero", 0 0, L_00000264e113d640;  alias, 1 drivers
E_00000264e105b950 .event anyedge, v00000264e1069f00_0, v00000264e10d5bf0_0, v00000264e106b080_0;
L_00000264e113d640 .cmp/eq 32, v00000264e10d4b10_0, L_00000264e10e53f8;
S_00000264e0fdeba0 .scope module, "branchcontroller" "BranchController" 3 53, 9 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000264e108e9a0 .param/l "RType" 0 4 9, C4<000000>;
P_00000264e108e9d8 .param/l "add" 0 4 11, C4<100000>;
P_00000264e108ea10 .param/l "addi" 0 4 13, C4<001000>;
P_00000264e108ea48 .param/l "addu" 0 4 11, C4<100001>;
P_00000264e108ea80 .param/l "and_" 0 4 11, C4<100100>;
P_00000264e108eab8 .param/l "andi" 0 4 13, C4<001100>;
P_00000264e108eaf0 .param/l "beq" 0 4 13, C4<000100>;
P_00000264e108eb28 .param/l "bne" 0 4 13, C4<000101>;
P_00000264e108eb60 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000264e108eb98 .param/l "j" 0 4 14, C4<000010>;
P_00000264e108ebd0 .param/l "jal" 0 4 14, C4<000011>;
P_00000264e108ec08 .param/l "jr" 0 4 12, C4<001000>;
P_00000264e108ec40 .param/l "lw" 0 4 13, C4<100011>;
P_00000264e108ec78 .param/l "nor_" 0 4 11, C4<100111>;
P_00000264e108ecb0 .param/l "or_" 0 4 11, C4<100101>;
P_00000264e108ece8 .param/l "ori" 0 4 13, C4<001101>;
P_00000264e108ed20 .param/l "sgt" 0 4 12, C4<101011>;
P_00000264e108ed58 .param/l "sll" 0 4 12, C4<000000>;
P_00000264e108ed90 .param/l "slt" 0 4 11, C4<101010>;
P_00000264e108edc8 .param/l "slti" 0 4 13, C4<101010>;
P_00000264e108ee00 .param/l "srl" 0 4 12, C4<000010>;
P_00000264e108ee38 .param/l "sub" 0 4 11, C4<100010>;
P_00000264e108ee70 .param/l "subu" 0 4 11, C4<100011>;
P_00000264e108eea8 .param/l "sw" 0 4 13, C4<101011>;
P_00000264e108eee0 .param/l "xor_" 0 4 11, C4<100110>;
P_00000264e108ef18 .param/l "xori" 0 4 13, C4<001110>;
v00000264e10d5790_0 .var "PCsrc", 0 0;
v00000264e10d55b0_0 .net "funct", 5 0, L_00000264e10e46f0;  alias, 1 drivers
v00000264e10d44d0_0 .net "opcode", 5 0, L_00000264e10e3e30;  alias, 1 drivers
v00000264e10d5150_0 .net "operand1", 31 0, L_00000264e10d6780;  alias, 1 drivers
v00000264e10d4750_0 .net "operand2", 31 0, L_00000264e113cec0;  alias, 1 drivers
v00000264e10d42f0_0 .net "rst", 0 0, v00000264e10e3390_0;  alias, 1 drivers
E_00000264e105b990/0 .event anyedge, v00000264e106a540_0, v00000264e106b1c0_0, v00000264e10d4570_0, v00000264e106b080_0;
E_00000264e105b990/1 .event anyedge, v00000264e106aea0_0;
E_00000264e105b990 .event/or E_00000264e105b990/0, E_00000264e105b990/1;
S_00000264e100bfb0 .scope module, "dataMemory" "DM" 3 92, 10 2 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000264e10d47f0_0 .net "address", 7 0, L_00000264e113d000;  1 drivers
v00000264e10d4bb0_0 .net "clock", 0 0, L_00000264e10d6cc0;  alias, 1 drivers
v00000264e10d5290_0 .net "data", 31 0, L_00000264e10d6c50;  alias, 1 drivers
v00000264e10d53d0 .array "data_mem", 0 1023, 31 0;
v00000264e10d5ab0_0 .var/i "i", 31 0;
v00000264e10d4a70_0 .var "q", 31 0;
v00000264e10d5f10_0 .net "rden", 0 0, v00000264e106b580_0;  alias, 1 drivers
v00000264e10d4070_0 .net "wren", 0 0, v00000264e106b120_0;  alias, 1 drivers
E_00000264e105cad0 .event negedge, v00000264e103d400_0;
S_00000264e100c140 .scope module, "instructionMemory" "IM" 3 63, 11 2 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000264e10d6320 .functor BUFZ 32, L_00000264e10e41f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000264e10d4110 .array "InstMem", 0 1023, 31 0;
v00000264e10d4430_0 .net *"_ivl_0", 31 0, L_00000264e10e41f0;  1 drivers
v00000264e10d4890_0 .net *"_ivl_3", 9 0, L_00000264e10e4290;  1 drivers
v00000264e10d4930_0 .net *"_ivl_4", 11 0, L_00000264e113cb00;  1 drivers
L_00000264e10e4ea0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000264e10d49d0_0 .net *"_ivl_7", 1 0, L_00000264e10e4ea0;  1 drivers
v00000264e10d7630_0 .net "address", 31 0, v00000264e10d76d0_0;  alias, 1 drivers
v00000264e10d74f0_0 .net "q", 31 0, L_00000264e10d6320;  alias, 1 drivers
L_00000264e10e41f0 .array/port v00000264e10d4110, L_00000264e113cb00;
L_00000264e10e4290 .part v00000264e10d76d0_0, 0, 10;
L_00000264e113cb00 .concat [ 10 2 0 0], L_00000264e10e4290, L_00000264e10e4ea0;
S_00000264e1004650 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_00000264e1077c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000264e105c010 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000264e10d7950_0 .net "PCin", 31 0, L_00000264e10e3a70;  alias, 1 drivers
v00000264e10d76d0_0 .var "PCout", 31 0;
v00000264e10d8030_0 .net "clk", 0 0, L_00000264e10d6cc0;  alias, 1 drivers
v00000264e10d8350_0 .net "rst", 0 0, v00000264e10e3390_0;  alias, 1 drivers
    .scope S_00000264e0fdeba0;
T_0 ;
    %wait E_00000264e105b990;
    %load/vec4 v00000264e10d42f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264e10d5790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000264e10d44d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000264e10d5150_0;
    %load/vec4 v00000264e10d4750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000264e10d44d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v00000264e10d5150_0;
    %load/vec4 v00000264e10d4750_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000264e10d44d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000264e10d44d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000264e10d44d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000264e10d55b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e10d5790_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264e10d5790_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000264e1004650;
T_1 ;
    %wait E_00000264e105b910;
    %load/vec4 v00000264e10d8350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000264e10d76d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000264e10d7950_0;
    %assign/vec4 v00000264e10d76d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000264e100c140;
T_2 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d4110, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000264e1077160;
T_3 ;
    %wait E_00000264e105c3d0;
    %load/vec4 v00000264e106a540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000264e106a2c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264e106b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264e1069dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000264e106b580_0, 0;
    %assign/vec4 v00000264e106b4e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000264e106a2c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000264e1069f00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000264e106a5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000264e106a220_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000264e106b120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000264e1069dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000264e106b580_0, 0, 1;
    %store/vec4 v00000264e106b4e0_0, 0, 1;
    %load/vec4 v00000264e106b1c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a2c0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106b4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %load/vec4 v00000264e106aea0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106b4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264e106b4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106b580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e1069dc0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106b120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264e106a5e0_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000264e1069f00_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000264e1027db0;
T_4 ;
    %wait E_00000264e105b910;
    %fork t_1, S_00000264e0ff6930;
    %jmp t_0;
    .scope S_00000264e0ff6930;
t_1 ;
    %load/vec4 v00000264e10d5470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264e106b940_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000264e106b940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000264e106b940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d5b50, 0, 4;
    %load/vec4 v00000264e106b940_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264e106b940_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000264e10d4f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000264e10d5a10_0;
    %load/vec4 v00000264e10d5c90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d5b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d5b50, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000264e1027db0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000264e1027db0;
T_5 ;
    %delay 2004, 0;
    %vpi_call 7 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264e103de00_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000264e103de00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v00000264e103de00_0;
    %load/vec4a v00000264e10d5b50, 4;
    %ix/getv/s 4, v00000264e103de00_0;
    %load/vec4a v00000264e10d5b50, 4;
    %vpi_call 7 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000264e103de00_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000264e103de00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264e103de00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000264e0ff4570;
T_6 ;
    %wait E_00000264e105b950;
    %load/vec4 v00000264e10d50b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000264e10d5bf0_0;
    %load/vec4 v00000264e10d4390_0;
    %add;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000264e10d5bf0_0;
    %load/vec4 v00000264e10d4390_0;
    %sub;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000264e10d5bf0_0;
    %load/vec4 v00000264e10d4390_0;
    %and;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000264e10d5bf0_0;
    %load/vec4 v00000264e10d4390_0;
    %or;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000264e10d5bf0_0;
    %load/vec4 v00000264e10d4390_0;
    %xor;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000264e10d5bf0_0;
    %load/vec4 v00000264e10d4390_0;
    %or;
    %inv;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000264e10d5bf0_0;
    %load/vec4 v00000264e10d4390_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000264e10d4390_0;
    %load/vec4 v00000264e10d5bf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000264e10d5bf0_0;
    %ix/getv 4, v00000264e10d4390_0;
    %shiftl 4;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000264e10d5bf0_0;
    %ix/getv 4, v00000264e10d4390_0;
    %shiftr 4;
    %assign/vec4 v00000264e10d4b10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000264e100bfb0;
T_7 ;
    %wait E_00000264e105cad0;
    %load/vec4 v00000264e10d5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000264e10d47f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000264e10d53d0, 4;
    %assign/vec4 v00000264e10d4a70_0, 0;
T_7.0 ;
    %load/vec4 v00000264e10d4070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000264e10d5290_0;
    %load/vec4 v00000264e10d47f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264e10d53d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000264e100bfb0;
T_8 ;
    %delay 2004, 0;
    %vpi_call 10 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264e10d5ab0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000264e10d5ab0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000264e10d5ab0_0;
    %load/vec4a v00000264e10d53d0, 4;
    %vpi_call 10 27 "$display", "Mem[%d] = %d", &PV<v00000264e10d5ab0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000264e10d5ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264e10d5ab0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000264e1077c20;
T_9 ;
    %wait E_00000264e105b910;
    %load/vec4 v00000264e10e0ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000264e10e1930_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000264e10e1930_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000264e10e1930_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000264e1075be0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264e10e2c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264e10e3390_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000264e1075be0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v00000264e10e2c10_0;
    %inv;
    %assign/vec4 v00000264e10e2c10_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000264e1075be0;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./Program/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264e10e3390_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264e10e3390_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 47 "$display", "Number of cycles consumed: %d", v00000264e10e43d0_0 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
