#
# Starting phase 1 initialization
#
# paths changed 1 December 2008 JTO
arrFdir=/Monsoon/cfg/_decam55/
#arrFname=decam55.arr
arrFname=fullcrate.arr
dwnLdFdir=/Monsoon/cfg/_decam55/
expFdir=/Monsoon/cfg/_decam55/
expFname=decam55_DefaultExp.mod
idpFdir=/Monsoon/cfg/_decam55/
idpFname=decam55_DefaultIdp.mod
modeFdir=/Monsoon/cfg/_decam55/
#modeFname=decam55_newSetup.mod
modeFname=decam55_newSetupClr.mod
#
# Starting value 1 initialization
## Output default values for PAN attributes to .ini file
#
mcbClkEnables=0xff
mcbBkplnSlct=0
mcbSeqEnable=0

# initialize to VSUB off; this is a decision to turn VSUB off every time we initialize 7 Apr 2010
#
SL5_CCD12_VSUB_ENBL=1
SL5_CCD12_VSUB_LIMIT=40
SL5_CCD12_VSUB_SLEW=15

SL6_CCD12_VSUB_ENBL=1
SL6_CCD12_VSUB_LIMIT=40
SL6_CCD12_VSUB_SLEW=15
#
### Begin WCW comments (note: ## means original was a comment
##SL1_DHE_MASTER=1   # 7 Apr 2010 removed, set in dhe_init.mc 
asyncVector=0
ystart[]=1
xstart[1]=2049
xstart[2]=4097
xstart[3]=6145
xstart[4]=8193
xstart[5]=10241
xstart[6]=12289
xstart[7]=14337
xstart[8]=16385
xstart[9]=18433
xstart[10]=20481
xstart[11]=22529
xstart[12]=24577
xstart[13]=26625
xstart[14]=28673
xstart[15]=30721
xstart[16]=32769
xstart[17]=34817
## mcbClkEnables=0xff   # 7 Apr 2010 duplicate
mosaicCols=18
finDataType=32
imageDir=/data/
rdOutTime[]=3000
yPostScan=50
captureMode=1
xPostScan=50
avNameSize=32
filename=lbl2ch
processMode=0
rawPxlSize=4
outputCfg=0
avCommentSize=64
avValueSize=32
mosaicRows=1
finPxlSize=4
expVector=1
numOutputs=2
arrayID=LBL-1
xPreScan=50
asyncVector=0
labSystem=2
arrayType=decCCD
expMode=0
frmsPerRdOut=1
# mcbBkplnSlct=0    # 7 Apr 2010 move to top
# mcbSeqEnable=0    # 7 Apr 2010 move to top
### end WCW comments
SL3_clkClockEnbl=1
#SL4_ccd_Redirect[]=0     # 7 Apr 2010 move
#SL5_ccd_Redirect[]=0     # 7 Apr 2010 move
#SL6_ccd_Redirect[]=0     # 7 Apr 2010 move
#SL4_CCD_RESET=1   # 7 April 2010  (resets 12Ch FPGA)
#SL5_CCD_RESET=1   # 7 April 2010  (resets 12Ch FPGA)
#SL6_CCD_RESET=1   # 7 April 2010  (resets 12Ch FPGA)
#
# Starting phase 2 initialization
#
rows=4246
cols=2124
pxlRows=4200
pxlCols=2100
#
V_OVERLAP=400
#RG_WIDTH=0
H_OVERLAP=0
POST_H_CLK=20
PRE_SW=0
SW_WIDTH=10
POST_SW=20
PRE_CTC=0
POST_CTC=0
INTEG_WIDTH=680
#POST_RG=0
ROWBIN_CLEAR=60
ROWS_CLEAR=70

#
contRun=0
mcbMpuSeqBusReq=1
intTime=0
mcbSeqEnable=0
rowBin=1
colBin=1
mpuSeqClkDiv=0
#
#SL2_clk_led_1=1
#SL2_clkRefTelMode[]=5
#SL2_clkOutputEnblReg=0
#SL2_clkClkPort=0      # 7 Apr 2010 
#SL2_resetClk=1
#SL2_clkClkTelMode[]=5
#SL2_clkMuxSlct=512
#SL2_clkSupplyTelMode[]=13
#SL2_A_V1=1
#SL2_A_V1_LowDac=-2.5
#SL2_A_V1_HiDac=5.5
#SL2_A_V2=1
#SL2_A_V2_LowDac=-2.5
#SL2_A_V2_HiDac=5.5
#SL2_A_V3=1
#SL2_A_V3_LowDac=-2.5
#SL2_A_V3_HiDac=5.5
#SL2_A_TG=1
#SL2_A_TG_LowDac=-2.5
#SL2_A_TG_HiDac=5.5
#SL2_A_RG=1
#SL2_A_RG_LowDac=-6
#SL2_A_RG_HiDac=0
#SL2_A_H3U=1
#SL2_A_H3U_LowDac=-3.5
#SL2_A_H3U_HiDac=8.5
#SL2_A_H3L=1
#SL2_A_H3L_LowDac=-3.5
#SL2_A_H3L_HiDac=8.5
#SL2_A_SW=1
#SL2_A_SW_LowDac=-4
#SL2_A_SW_HiDac=5
#SL2_A_H1U=1
#SL2_A_H1U_LowDac=-3.5
#SL2_A_H1U_HiDac=8.5
#SL2_A_H1L=1
#SL2_A_H1L_LowDac=-3.5
#SL2_A_H1L_HiDac=8.5
#SL2_A_H2_LowDac=-3.5
#SL2_A_H2_HiDac=8.5
#SL2_A_H2=1
#SL2_B_V1=1
#SL2_B_V1_LowDac=-2.5
#SL2_B_V1_HiDac=5.5
#SL2_B_V2=1
#SL2_B_V2_LowDac=-2.5
#SL2_B_V2_HiDac=5.5
#SL2_B_V3=1
#SL2_B_V3_LowDac=-2.5
#SL2_B_V3_HiDac=5.5
#SL2_B_TG=1
#SL2_B_TG_LowDac=-2.5
#SL2_B_TG_HiDac=5.5
#SL2_B_RG=1
#SL2_B_RG_LowDac=-6
#SL2_B_RG_HiDac=0
#SL2_B_H3U=1
#SL2_B_H3U_LowDac=-3.5
#SL2_B_H3U_HiDac=8.5
#SL2_B_SW=1
#SL2_B_SW_LowDac=-4
#SL2_B_SW_HiDac=5
#SL2_B_H1U=1
#SL2_B_H1U_LowDac=-3.5
#SL2_B_H1U_HiDac=8.5
#SL2_B_H3L=1
#SL2_B_H3L_LowDac=-3.5
#SL2_B_H3L_HiDac=8.5
#SL2_B_H1L=1
#SL2_B_H1L_LowDac=-3.5
#SL2_B_H1L_HiDac=8.5
#SL2_B_H2_LowDac=-3.5
#SL2_B_H2_HiDac=8.5
#SL2_C_V1=1
#SL2_C_V1_LowDac=-2.5
#SL2_C_V1_HiDac=5.5
#SL2_C_V2=1
#SL2_C_V2_LowDac=-2.5
#SL2_C_V2_HiDac=5.5
#SL2_C_V3=1
#SL2_C_V3_LowDac=-2.5
#SL2_C_V3_HiDac=5.5
#SL2_C_TG=1
#SL2_C_TG_LowDac=-2.5
#SL2_C_TG_HiDac=5.5
#SL2_C_RG=1
#SL2_C_RG_LowDac=-6
#SL2_C_RG_HiDac=0
#SL2_C_H3U=1
#SL2_C_H3U_LowDac=-3.5
#SL2_C_H3U_HiDac=8.5
#SL2_C_SW=1
#SL2_C_SW_LowDac=-4
#SL2_C_SW_HiDac=5
#SL2_C_H1U=1
#SL2_C_H1U_LowDac=-3.5
#SL2_C_H1U_HiDac=8.5
#SL2_C_H3L=1
#SL2_C_H3L_LowDac=-3.5
#SL2_C_H3L_HiDac=8.5
#SL2_C_H1L=1
#SL2_C_H1L_LowDac=-3.5
#SL2_C_H1L_HiDac=8.5
#SL2_C_H2_LowDac=-3.5
#SL2_C_H2_HiDac=8.5
#
#
SL3_clk_led_1=1
SL3_clkRefTelMode[]=5
#SL3_clkOutputEnblReg=0
#SL3_clkClkPort=0      # 7 Apr 2010 
#SL3_resetClk=1
SL3_clkClkTelMode[]=5
SL3_clkMuxSlct=512
SL3_clkSupplyTelMode[]=13
SL3_A_V1=1
SL3_A_V1_LowDac=-1.5
SL3_A_V1_HiDac=6.5
SL3_A_V2=1
SL3_A_V2_LowDac=-1.5
SL3_A_V2_HiDac=6.5
SL3_A_V3=1
SL3_A_V3_LowDac=-1.5
SL3_A_V3_HiDac=6.5
SL3_A_TG=1
SL3_A_TG_LowDac=-2.5
SL3_A_TG_HiDac=5.5
SL3_A_RG=1
SL3_A_RG_LowDac=-6
SL3_A_RG_HiDac=0
SL3_A_H3U=1
SL3_A_H3U_LowDac=-3.5
SL3_A_H3U_HiDac=8.5
SL3_A_H3L=1
SL3_A_H3L_LowDac=-3.5
SL3_A_H3L_HiDac=8.5
SL3_A_SW=1
SL3_A_SW_LowDac=-4
SL3_A_SW_HiDac=5
SL3_A_H1U=1
SL3_A_H1U_LowDac=-3.5
SL3_A_H1U_HiDac=8.5
SL3_A_H1L=1
SL3_A_H1L_LowDac=-3.5
SL3_A_H1L_HiDac=8.5
SL3_A_H2_LowDac=-3.5
SL3_A_H2_HiDac=8.5
SL3_A_H2=1
SL3_B_V1=1
SL3_B_V1_LowDac=-1.5
SL3_B_V1_HiDac=6.5
SL3_B_V2=1
SL3_B_V2_LowDac=-1.5
SL3_B_V2_HiDac=6.5
SL3_B_V3=1
SL3_B_V3_LowDac=-1.5
SL3_B_V3_HiDac=6.5
SL3_B_TG=1
SL3_B_TG_LowDac=-2.5
SL3_B_TG_HiDac=5.5
SL3_B_RG=1
SL3_B_RG_LowDac=-6
SL3_B_RG_HiDac=0
SL3_B_H3U=1
SL3_B_H3U_LowDac=-3.5
SL3_B_H3U_HiDac=8.5
SL3_B_SW=1
SL3_B_SW_LowDac=-4
SL3_B_SW_HiDac=5
SL3_B_H1U=1
SL3_B_H1U_LowDac=-3.5
SL3_B_H1U_HiDac=8.5
SL3_B_H3L=1
SL3_B_H3L_LowDac=-3.5
SL3_B_H3L_HiDac=8.5
SL3_B_H1L=1
SL3_B_H1L_LowDac=-3.5
SL3_B_H1L_HiDac=8.5
SL3_B_H2_LowDac=-3.5
SL3_B_H2_HiDac=8.5
SL3_C_V1=1
SL3_C_V1_LowDac=-1.5
SL3_C_V1_HiDac=6.5
SL3_C_V2=1
SL3_C_V2_LowDac=-1.5
SL3_C_V2_HiDac=6.5
SL3_C_V3=1
SL3_C_V3_LowDac=-1.5
SL3_C_V3_HiDac=6.5
SL3_C_TG=1
SL3_C_TG_LowDac=-2.5
SL3_C_TG_HiDac=5.5
SL3_C_RG=1
SL3_C_RG_LowDac=-6
SL3_C_RG_HiDac=0
SL3_C_H3U=1
SL3_C_H3U_LowDac=-3.5
SL3_C_H3U_HiDac=8.5
SL3_C_SW=1
SL3_C_SW_LowDac=-4
SL3_C_SW_HiDac=5
SL3_C_H1U=1
SL3_C_H1U_LowDac=-3.5
SL3_C_H1U_HiDac=8.5
SL3_C_H3L=1
SL3_C_H3L_LowDac=-3.5
SL3_C_H3L_HiDac=8.5
SL3_C_H1L=1
SL3_C_H1L_LowDac=-3.5
SL3_C_H1L_HiDac=8.5
SL3_C_H2_LowDac=-3.5
SL3_C_H2_HiDac=8.5
#
SL5_CCD_VDD_TELMODE[]=12
SL5_CCD_VOG_TELMODE[]=12
SL5_CCD_VR_L_TELMODE[]=12
SL5_CCD_VR_U_TELMODE[]=12
SL5_CCD_VSUB_LIMIT_TELMODE=12
SL5_CCD_VSUB_SLEW_TELMODE=12
SL5_ccd_Redirect[]=0     # 7 Apr 2010
SL5_CCD_REDIRECT[0]=0
SL5_CCD_REDIRECT[1]=1
SL5_CCD_REDIRECT[2]=2
SL5_CCD_REDIRECT[3]=3
SL5_CCD_REDIRECT[4]=4
SL5_CCD_REDIRECT[5]=5
SL5_CCD_REDIRECT[6]=6
SL5_CCD_REDIRECT[7]=7
SL5_CCD_REDIRECT[8]=8
SL5_CCD_REDIRECT[9]=9
SL5_CCD_REDIRECT[10]=10
SL5_CCD_REDIRECT[11]=11
SL5_CCD_AdcOffsets[]=0
SL5_CCD_CDSENABLE=1
SL5_CCD_XfrCount=12
SL5_CCD_PIPEPRIORITY=1
SL5_CCD_AdcCfg[]=21
SL5_CCD_VR_U[]=-12.5
SL5_CCD_VR_L[]=-12.5
SL5_CCD_VDD[]=-22
SL5_CCD_VOG[]=3.56
#
SL6_CCD_VDD_TELMODE[]=12
SL6_CCD_VOG_TELMODE[]=12
SL6_CCD_VR_L_TELMODE[]=12
SL6_CCD_VR_U_TELMODE[]=12
SL6_CCD_VSUB_LIMIT_TELMODE=12
SL6_CCD_VSUB_SLEW_TELMODE=12
SL6_ccd_Redirect[]=0     # 7 Apr 2010
SL6_CCD_REDIRECT[0]=0
SL6_CCD_REDIRECT[1]=1
SL6_CCD_REDIRECT[2]=2
SL6_CCD_REDIRECT[3]=3
SL6_CCD_REDIRECT[4]=4
SL6_CCD_REDIRECT[5]=5
SL6_CCD_REDIRECT[6]=6
SL6_CCD_REDIRECT[7]=7
SL6_CCD_REDIRECT[8]=8
SL6_CCD_REDIRECT[9]=9
SL6_CCD_REDIRECT[10]=10
SL6_CCD_REDIRECT[11]=11
SL6_CCD_AdcOffsets[]=0
SL6_CCD_CDSENABLE=1
SL6_CCD_XfrCount=12
SL6_CCD_PIPEPRIORITY=2
SL6_CCD_AdcCfg[]=21
SL6_CCD_VR_U[]=-12.5
SL6_CCD_VR_L[]=-12.5
SL6_CCD_VDD[]=-22
SL6_CCD_VOG[]=3.56
#
#Starting phase 3 initialization
#
# SL2_clkClockEnbl=1       # 7 Apr duplicate
# SL2_clkClkTelMode[]=13   # 7 Apr duplicate
# SL3_clkClockEnbl=1       # 7 Apr duplicate
# SL3_clkClkTelMode[]=13   # 7 Apr duplicate
#
#SL4_CCD_XfrCount=12  # 7 Apr duplicate
#
#SL5_CCD_XfrCount=12  # 7 Apr duplicate
SL5_CCD_HVBIAS_EN=1
SL5_CCD_AdcCfg[]=0
SL5_CCD_PIPENABLE=1

SL6_CCD_HVBIAS_EN=1
SL6_CCD_AdcCfg[]=0
SL6_CCD_PIPENABLE=1
#
#SL6_CCD_XfrCount=12  # 7 Apr duplicate
#
# add delay -panview command units=msec
delay=500
#
SL5_CCD_HVBIAS_EN0=1
SL6_CCD_HVBIAS_EN0=1
#Kludge added to make clock outputs turn on properly after initialization
#TMS-18MAR09
#
#SL2_clkOutputEnblReg=13
#SL2_clkOutputEnblReg=0
#SL2_clkOutputEnblReg=13

#Javier
#detformat=4200x2100
SL5_CCD12_VSUB_ENBL=1
