{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 11:41:54 2016 " "Info: Processing started: Sun May 15 11:41:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HWProject -c HWProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HWProject -c HWProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file store_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Store_Control " "Info: Found entity 1: Store_Control" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Store_Control " "Info: Elaborating entity \"Store_Control\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Store_Control.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Store_Control.v(11): incomplete case statement has no default case item" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toMemory Store_Control.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Store_Control.v(11): inferring latch(es) for variable \"toMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[0\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[0\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[1\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[1\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[2\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[2\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[3\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[3\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[4\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[4\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[5\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[5\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[6\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[6\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[7\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[7\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[8\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[8\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[9\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[9\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[10\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[10\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[11\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[11\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[12\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[12\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[13\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[13\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[14\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[14\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[15\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[15\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[16\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[16\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[17\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[17\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[18\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[18\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[19\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[19\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[20\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[20\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[21\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[21\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[22\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[22\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[23\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[23\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[24\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[24\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[25\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[25\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[26\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[26\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[27\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[27\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[28\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[28\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[29\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[29\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[30\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[30\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[31\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[31\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[8\]\$latch " "Warning: Latch toMemory\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[9\]\$latch " "Warning: Latch toMemory\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[10\]\$latch " "Warning: Latch toMemory\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[11\]\$latch " "Warning: Latch toMemory\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[12\]\$latch " "Warning: Latch toMemory\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[13\]\$latch " "Warning: Latch toMemory\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[14\]\$latch " "Warning: Latch toMemory\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[15\]\$latch " "Warning: Latch toMemory\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[1\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[16\]\$latch " "Warning: Latch toMemory\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[17\]\$latch " "Warning: Latch toMemory\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[18\]\$latch " "Warning: Latch toMemory\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[19\]\$latch " "Warning: Latch toMemory\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[20\]\$latch " "Warning: Latch toMemory\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[21\]\$latch " "Warning: Latch toMemory\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[22\]\$latch " "Warning: Latch toMemory\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[23\]\$latch " "Warning: Latch toMemory\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[24\]\$latch " "Warning: Latch toMemory\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[25\]\$latch " "Warning: Latch toMemory\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[26\]\$latch " "Warning: Latch toMemory\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[27\]\$latch " "Warning: Latch toMemory\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[28\]\$latch " "Warning: Latch toMemory\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[29\]\$latch " "Warning: Latch toMemory\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[30\]\$latch " "Warning: Latch toMemory\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toMemory\[31\]\$latch " "Warning: Latch toMemory\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STRCtrl\[0\]" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "HWProject " "Warning: Ignored assignments for entity \"HWProject\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity HWProject -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity HWProject -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity HWProject -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity HWProject -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[0\] " "Warning (15610): No output dependent on input pin \"MDR\[0\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[1\] " "Warning (15610): No output dependent on input pin \"MDR\[1\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[2\] " "Warning (15610): No output dependent on input pin \"MDR\[2\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[3\] " "Warning (15610): No output dependent on input pin \"MDR\[3\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[4\] " "Warning (15610): No output dependent on input pin \"MDR\[4\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[5\] " "Warning (15610): No output dependent on input pin \"MDR\[5\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[6\] " "Warning (15610): No output dependent on input pin \"MDR\[6\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDR\[7\] " "Warning (15610): No output dependent on input pin \"MDR\[7\]\"" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Info: Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Info: Implemented 66 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 11:41:56 2016 " "Info: Processing ended: Sun May 15 11:41:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
