Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Mar 20 10:48:21 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_methodology -file comb_SA_methodology_drc_routed.rpt -pb comb_SA_methodology_drc_routed.pb -rpx comb_SA_methodology_drc_routed.rpx
| Design       : comb_SA
| Device       : xc7a15tcsg325-3
| Speed File   : -3
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rst_b relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dout_and relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on finish relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on r_A_and relative to clock(s) clk
Related violations: <none>


