Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 16:57:22 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #1                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            23.157 |                0.589 |
| Logic Delay               | 0.095(12%)          | 6.368(28%)                                                                                                                                                                                                                                                                                        | 0.096(17%)           |
| Net Delay                 | 0.703(88%)          | 16.789(72%)                                                                                                                                                                                                                                                                                       | 0.493(83%)           |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.131 |               -0.022 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             1.704 |               24.380 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                          | 0% x 0%              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[0]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.pt[0]/D                                                                                                                                                                                                                                                                              | sr_p.sr_2_15.pt[0]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #2                                                                                                                                              |    WorstPath from Dst    |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                   25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.968 |                    0.376 |
| Logic Delay               | 0.095(12%)          | 6.233(28%)                                                                                                                                                                                                                                                                                        | 0.095(26%)               |
| Net Delay                 | 0.703(88%)          | 16.735(72%)                                                                                                                                                                                                                                                                                       | 0.281(74%)               |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.112 |                   -0.042 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             1.911 |                   24.573 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                          |
| Bounding Box Size         | 0% x 0%             | 12% x 3%                                                                                                                                                                                                                                                                                          | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector[1]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.sector[1]/D                                                                                                                                                                                                                                                                          | sr_p.sr_2_15.sector[1]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #3                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.919 |                0.473 |
| Logic Delay               | 0.095(12%)          | 6.388(28%)                                                                                                                                                                                                                                                                                        | 0.096(21%)           |
| Net Delay                 | 0.703(88%)          | 16.531(72%)                                                                                                                                                                                                                                                                                       | 0.377(79%)           |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.123 |               -0.042 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             1.950 |               24.476 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                          | 0% x 0%              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[3]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                                                              | sr_p.sr_2_15.pt[3]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #4                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.816 |                0.430 |
| Logic Delay               | 0.095(12%)          | 6.399(29%)                                                                                                                                                                                                                                                                                        | 0.096(23%)           |
| Net Delay                 | 0.703(88%)          | 16.417(71%)                                                                                                                                                                                                                                                                                       | 0.334(77%)           |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.134 |               -0.030 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             2.042 |               24.532 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                          | 0% x 0%              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[2]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                              | sr_p.sr_2_15.pt[2]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #5                                                                                                                                              |    WorstPath from Dst    |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                   25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.833 |                    0.431 |
| Logic Delay               | 0.095(12%)          | 6.276(28%)                                                                                                                                                                                                                                                                                        | 0.096(23%)               |
| Net Delay                 | 0.703(88%)          | 16.557(72%)                                                                                                                                                                                                                                                                                       | 0.335(77%)               |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.111 |                   -0.042 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             2.047 |                   24.518 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                          |
| Bounding Box Size         | 0% x 0%             | 12% x 3%                                                                                                                                                                                                                                                                                          | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector[0]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.sector[0]/D                                                                                                                                                                                                                                                                          | sr_p.sr_2_15.sector[0]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #6                                                                                                                                              |   WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.787 |                 0.387 |
| Logic Delay               | 0.095(12%)          | 6.364(28%)                                                                                                                                                                                                                                                                                        | 0.096(25%)            |
| Net Delay                 | 0.703(88%)          | 16.423(72%)                                                                                                                                                                                                                                                                                       | 0.291(75%)            |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.120 |                -0.030 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             2.084 |                24.575 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                       |
| Bounding Box Size         | 0% x 0%             | 12% x 3%                                                                                                                                                                                                                                                                                          | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi[2]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.roi[2]/D                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.roi[2]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #7                                                                                                                                              |    WorstPath from Dst    |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                   25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.765 |                    0.361 |
| Logic Delay               | 0.095(12%)          | 6.390(29%)                                                                                                                                                                                                                                                                                        | 0.096(27%)               |
| Net Delay                 | 0.703(88%)          | 16.375(71%)                                                                                                                                                                                                                                                                                       | 0.265(73%)               |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.116 |                   -0.044 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             2.110 |                   24.587 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                          |
| Bounding Box Size         | 0% x 0%             | 12% x 3%                                                                                                                                                                                                                                                                                          | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector[3]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.sector[3]/D                                                                                                                                                                                                                                                                          | sr_p.sr_2_15.sector[3]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #8                                                                                                                                              |   WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.755 |                 0.444 |
| Logic Delay               | 0.095(12%)          | 6.417(29%)                                                                                                                                                                                                                                                                                        | 0.096(22%)            |
| Net Delay                 | 0.703(88%)          | 16.338(71%)                                                                                                                                                                                                                                                                                       | 0.348(78%)            |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.122 |                -0.034 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             2.114 |                24.514 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                       |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                          | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi[6]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.roi[6]/D                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.roi[6]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #9                                                                                                                                              |   WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                            22.749 |                 0.492 |
| Logic Delay               | 0.095(12%)          | 6.261(28%)                                                                                                                                                                                                                                                                                        | 0.096(20%)            |
| Net Delay                 | 0.703(88%)          | 16.488(72%)                                                                                                                                                                                                                                                                                       | 0.396(80%)            |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                            -0.125 |                -0.087 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                             2.118 |                24.413 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                       |
| Bounding Box Size         | 0% x 0%             | 12% x 3%                                                                                                                                                                                                                                                                                          | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               774 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                48 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi[1]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.roi[1]/D                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.roi[1]/D |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                         Path #10                                                                                                                                        |    WorstPath from Dst    |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                  25.000 |                   25.000 |
| Path Delay                |               0.798 |                                                                                                                                                                                                                                                                                  22.694 |                    0.584 |
| Logic Delay               | 0.095(12%)          | 6.258(28%)                                                                                                                                                                                                                                                                              | 0.096(17%)               |
| Net Delay                 | 0.703(88%)          | 16.436(72%)                                                                                                                                                                                                                                                                             | 0.488(83%)               |
| Clock Skew                |              -0.035 |                                                                                                                                                                                                                                                                                  -0.121 |                   -0.035 |
| Slack                     |              24.159 |                                                                                                                                                                                                                                                                                   2.176 |                   24.373 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                         |                          |
| Bounding Box Size         | 0% x 0%             | 11% x 3%                                                                                                                                                                                                                                                                                | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                  | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                     777 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                            | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                      54 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                      54 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                     | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                     | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                    | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                    | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                      48 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                       0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                  | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                  | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[84]/C     | muon_cand_5.pt[0]/C                                                                                                                                                                                                                                                                     | sr_p.sr_1_15.sector[2]/C |
| End Point Pin             | muon_cand_5.pt[0]/D | sr_p.sr_1_15.sector[2]/D                                                                                                                                                                                                                                                                | sr_p.sr_2_15.sector[2]/D |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 9 | 10 | 12 | 13 | 14 | 15 | 16 | 19 | 20 | 21 | 22 | 23 | 24 | 26 | 27 | 28 | 29 | 30 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 41 | 45 | 46 | 47 | 48 | 49 | 51 | 52 | 53 | 54 | 56 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 7 | 9 | 8 |  6 |  6 | 10 | 12 |  3 |  1 |  9 |  8 |  1 |  3 |  1 | 13 |  2 | 23 |  1 |  4 | 12 |  2 |  1 |  8 | 10 |  1 |  5 |  2 |  8 | 16 |  3 | 13 |  8 |  7 |  1 |  2 | 11 |  3 |  2 | 14 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.70 |           3.58 |            7595 | 0(0.0%) | 258(5.5%) | 192(4.1%) | 210(4.5%) | 1856(39.5%) | 2181(46.4%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D002_SHORTSR-freq40retfan10000_rev_1 | 0.30 |           3.84 |            5116 | 0(0.0%) | 257(5.6%) | 192(4.2%) | 125(2.7%) | 1856(40.3%) | 2181(47.3%) |          0 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       108% | (CLEM_X70Y397,CLEL_R_X70Y398) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       111% | (CLEL_R_X60Y394,CLEM_X61Y395) | wrapper(100%) |            0% |       4.96875 | 96%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       112% | (CLEL_R_X58Y388,CLEM_X59Y389) | wrapper(100%) |            0% |       5.78125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |       102% | (CLEM_X64Y400,CLEM_X64Y400)   | wrapper(100%) |            0% |         6.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.030% | (CLEM_X57Y394,CLEM_X58Y401)   | wrapper(100%) |            0% |       5.29688 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                0 |           0.001% | (CLEM_X70Y397,CLEM_X70Y397)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.014% | (CLEM_X57Y390,CLEM_X61Y396)   | wrapper(100%) |            0% |       5.20313 | 97%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.031% | (CLEM_X60Y396,CLEM_X67Y403)   | wrapper(100%) |            0% |       5.04688 | 94%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.003% | (CLEM_X60Y384,CLEM_X61Y386)   | wrapper(100%) |            0% |       4.55556 | 79%          | 0%         |  34% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.002% | (CLEM_X58Y394,CLEM_X58Y394)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.096% | (CLEM_X56Y386,CLEM_X63Y401)   | wrapper(100%) |            0% |       4.73224 | 87%          | 0%         |   5% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.045% | (CLEL_R_X68Y392,CLEM_X71Y395) | wrapper(100%) |            0% |       5.30625 | 95%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                3 |           0.082% | (CLEM_X57Y388,CLEL_R_X68Y395) | wrapper(100%) |            0% |       4.78043 | 90%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.164% | (CLEL_R_X55Y388,CLEM_X70Y403) | wrapper(100%) |            0% |       4.42867 | 83%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y379   | 368             | 539          | 41%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y379 | 374             | 539          | 40%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y380 | 374             | 538          | 40%                  | wrapper(100%) | N                   |
| CLEM_X61Y380   | 368             | 538          | 39%                  | wrapper(100%) | N                   |
| CLEM_X61Y386   | 368             | 532          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X63Y380   | 377             | 538          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y378 | 374             | 540          | 37%                  | wrapper(100%) | N                   |
| CLEM_X61Y378   | 368             | 540          | 37%                  | wrapper(100%) | N                   |
| CLEM_X61Y381   | 368             | 537          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y381 | 374             | 537          | 36%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y379   | 368             | 539          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y380 | 374             | 538          | 33%                  | wrapper(100%) | N                   |
| CLEM_X61Y380   | 368             | 538          | 31%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y377 | 374             | 541          | 31%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y379 | 374             | 539          | 31%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y391 | 374             | 526          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X63Y391   | 377             | 526          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X63Y395   | 377             | 522          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y386 | 374             | 532          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X61Y386   | 368             | 532          | 31%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


