7:59:38 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 07:59:42 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_CYCLE_SM.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":155:0:155:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:56:36:58|Input BGn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 07:59:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 07:59:43 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 07:59:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 07:59:44 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 07:59:45 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     36   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 07:59:45 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 07:59:45 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		  93 /        99
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        99         U111_CYCLE_SM.TSn
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 07:59:47 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.301  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                     Arrival           
Instance                                Reference                        Type          Pin     Net                   Time        Slack 
                                        Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       TS_EN                 0.540       8.180 
U111_CYCLE_SM.TS_DELAY                  U111_TOP|CLK40_derived_clock     SB_DFFSS      Q       TS_DELAY              0.540       8.250 
U111_CYCLE_SM.BURST                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST                 0.540       17.308
U111_CYCLE_SM.CYCLE_STATE[5]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[5]        0.540       17.357
U111_CYCLE_SM.CYCLE_STATE[2]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[2]        0.540       17.455
U111_CYCLE_SM.BURST_COUNT[0]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[0]        0.540       17.525
U111_CYCLE_SM.BURST_COUNT[1]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[1]        0.540       17.588
U111_CYCLE_SM.CYCLE_STATE[3]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[3]        0.540       19.050
U111_CYCLE_SM.READ_CYCLE_ACTIVE_esr     U111_TOP|CLK40_derived_clock     SB_DFFESR     Q       READ_CYCLE_ACTIVE     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[0]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[0]        0.540       19.078
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                         Required           
Instance                                       Reference                        Type          Pin     Net                       Time         Slack 
                                               Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                              U111_TOP|CLK40_derived_clock     SB_DFFN       D       TSn                       12.275       8.180 
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep0_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep1_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep2_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep3_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep4_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep5_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep6_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep7_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep8_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                     Net          -        -       1.599     -           2         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TSn                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN      D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_DFF          6 uses
SB_DFFESR       17 uses
SB_DFFESS       64 uses
SB_DFFN         1 use
SB_DFFSR        10 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             1 use
SB_LUT4         157 uses

I/O ports: 96
I/O primitives: 95
SB_IO          94 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   99 (2%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 103

@S |Mapping Summary:
Total  LUTs: 157 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 157 = 157 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 07:59:47 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for BGn, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	157
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	94
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	63
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	82
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_237", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_238", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	240
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	99
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	141
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	240/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	94/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.5 (sec)

Final Design Statistics
    Number of LUTs      	:	240
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	94
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	240/3520
    PLBs                        :	133/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	94/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 221.20 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3590
used logic cells: 240
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3590
used logic cells: 240
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 328 
I1212: Iteration  1 :    35 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 08:11:29 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_BUFFERS.v changed - recompiling
File D:\LocalBus68040\U111\U111_TOP.v changed - recompiling
File D:\LocalBus68040\U111\U111_CYCLE_SM.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":157:0:157:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:56:36:58|Input BGn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:11:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:11:30 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:11:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:11:32 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 08:11:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:11:33 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 08:11:33 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		  95 /       100
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        100        U111_CYCLE_SM.TSn
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 08:11:34 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.301  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                     Arrival           
Instance                                Reference                        Type          Pin     Net                   Time        Slack 
                                        Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       TS_EN                 0.540       8.180 
U111_CYCLE_SM.TS_DELAY                  U111_TOP|CLK40_derived_clock     SB_DFFSS      Q       TS_DELAY              0.540       8.250 
U111_CYCLE_SM.BURST                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST                 0.540       17.308
U111_CYCLE_SM.CYCLE_STATE[5]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[5]        0.540       17.357
U111_CYCLE_SM.CYCLE_STATE[2]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[2]        0.540       17.455
U111_CYCLE_SM.BURST_COUNT[0]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[0]        0.540       17.525
U111_CYCLE_SM.BURST_COUNT[1]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[1]        0.540       17.588
U111_CYCLE_SM.CYCLE_STATE[0]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[0]        0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[3]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[3]        0.540       19.050
U111_CYCLE_SM.READ_CYCLE_ACTIVE_esr     U111_TOP|CLK40_derived_clock     SB_DFFESR     Q       READ_CYCLE_ACTIVE     0.540       19.050
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                         Required           
Instance                                       Reference                        Type          Pin     Net                       Time         Slack 
                                               Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                              U111_TOP|CLK40_derived_clock     SB_DFFN       D       TSn                       12.275       8.180 
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep0_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep1_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep2_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep3_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep4_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep5_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep6_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep7_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep8_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                     Net          -        -       1.599     -           2         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TSn                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN      D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESR       17 uses
SB_DFFESS       64 uses
SB_DFFN         1 use
SB_DFFSR        11 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         159 uses

I/O ports: 96
I/O primitives: 96
SB_IO          95 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   100 (2%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 104

@S |Mapping Summary:
Total  LUTs: 159 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 159 = 159 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:11:34 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	159
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	63
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	82
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_239", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_240", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	242
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	100
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	142
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	242/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.3 (sec)

Final Design Statistics
    Number of LUTs      	:	242
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	242/3520
    PLBs                        :	137/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 219.27 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3599
used logic cells: 242
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3599
used logic cells: 242
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 330 
I1212: Iteration  1 :    43 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 08:20:09 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_BUFFERS.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":157:0:157:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:56:36:58|Input BGn is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_BUFFERS.v":33:15:33:19|Input LBENn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:20:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:20:09 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:20:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:20:11 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 08:20:11 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:20:11 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 08:20:11 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		  94 /       100
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        100        U111_CYCLE_SM.TSn
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 08:20:13 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.301  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                     Arrival           
Instance                                Reference                        Type          Pin     Net                   Time        Slack 
                                        Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       TS_EN                 0.540       8.180 
U111_CYCLE_SM.TS_DELAY                  U111_TOP|CLK40_derived_clock     SB_DFFSS      Q       TS_DELAY              0.540       8.250 
U111_CYCLE_SM.BURST                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST                 0.540       17.308
U111_CYCLE_SM.CYCLE_STATE[5]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[5]        0.540       17.357
U111_CYCLE_SM.CYCLE_STATE[2]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[2]        0.540       17.455
U111_CYCLE_SM.BURST_COUNT[0]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[0]        0.540       17.525
U111_CYCLE_SM.BURST_COUNT[1]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[1]        0.540       17.588
U111_CYCLE_SM.CYCLE_STATE[0]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[0]        0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[3]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[3]        0.540       19.050
U111_CYCLE_SM.READ_CYCLE_ACTIVE_esr     U111_TOP|CLK40_derived_clock     SB_DFFESR     Q       READ_CYCLE_ACTIVE     0.540       19.050
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                         Required           
Instance                                       Reference                        Type          Pin     Net                       Time         Slack 
                                               Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                              U111_TOP|CLK40_derived_clock     SB_DFFN       D       TSn                       12.275       8.180 
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep0_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep1_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep2_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep3_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep4_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep5_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep6_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep7_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep8_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                     Net          -        -       1.599     -           2         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TSn                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN      D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESR       17 uses
SB_DFFESS       64 uses
SB_DFFN         1 use
SB_DFFSR        11 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         158 uses

I/O ports: 96
I/O primitives: 96
SB_IO          95 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   100 (2%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 104

@S |Mapping Summary:
Total  LUTs: 158 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 158 = 158 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:20:13 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	158
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	63
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	82
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_238", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_239", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	241
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	100
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	141
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	241/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.2 (sec)

Final Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	142/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 219.35 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3648
used logic cells: 241
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3648
used logic cells: 241
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 329 
I1212: Iteration  1 :    51 unrouted : 4 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 08:25:21 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_BUFFERS.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":157:0:157:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:56:36:58|Input BGn is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_BUFFERS.v":33:15:33:19|Input LBENn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:25:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:25:21 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:25:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:25:23 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 08:25:23 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:25:23 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 08:25:23 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		  94 /       100
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        100        U111_CYCLE_SM.TSn
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 08:25:25 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.301  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                     Arrival           
Instance                                Reference                        Type          Pin     Net                   Time        Slack 
                                        Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       TS_EN                 0.540       8.180 
U111_CYCLE_SM.TS_DELAY                  U111_TOP|CLK40_derived_clock     SB_DFFSS      Q       TS_DELAY              0.540       8.250 
U111_CYCLE_SM.BURST                     U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST                 0.540       17.308
U111_CYCLE_SM.CYCLE_STATE[5]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[5]        0.540       17.357
U111_CYCLE_SM.CYCLE_STATE[2]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[2]        0.540       17.455
U111_CYCLE_SM.BURST_COUNT[0]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[0]        0.540       17.525
U111_CYCLE_SM.BURST_COUNT[1]            U111_TOP|CLK40_derived_clock     SB_DFFSR      Q       BURST_COUNT[1]        0.540       17.588
U111_CYCLE_SM.CYCLE_STATE[0]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[0]        0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[3]            U111_TOP|CLK40_derived_clock     SB_DFF        Q       CYCLE_STATE[3]        0.540       19.050
U111_CYCLE_SM.READ_CYCLE_ACTIVE_esr     U111_TOP|CLK40_derived_clock     SB_DFFESR     Q       READ_CYCLE_ACTIVE     0.540       19.050
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                         Required           
Instance                                       Reference                        Type          Pin     Net                       Time         Slack 
                                               Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                              U111_TOP|CLK40_derived_clock     SB_DFFN       D       TSn                       12.275       8.180 
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep0_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep1_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep2_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep3_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep4_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep5_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep6_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep7_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
U111_CYCLE_SM.READ_CYCLE_ACTIVE_rep8_i_ess     U111_TOP|CLK40_derived_clock     SB_DFFESS     D       READ_CYCLE_ACTIVE_5_i     24.895       17.301
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                     Net          -        -       1.599     -           2         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TSn                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN      D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESR       17 uses
SB_DFFESS       64 uses
SB_DFFN         1 use
SB_DFFSR        11 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         158 uses

I/O ports: 96
I/O primitives: 96
SB_IO          95 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   100 (2%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 104

@S |Mapping Summary:
Total  LUTs: 158 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 158 = 158 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:25:25 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	158
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	63
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	82
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_238", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_239", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	241
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	100
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	141
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	241/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.9 (sec)

Final Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	142/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 219.35 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3648
used logic cells: 241
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3648
used logic cells: 241
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 329 
I1212: Iteration  1 :    51 unrouted : 4 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 08:33:18 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@E: CS187 :"D:\LocalBus68040\U111\U111_TOP.v":110:4:110:4|Expecting ,
@E: CS187 :"D:\LocalBus68040\U111\U111_TOP.v":158:0:158:8|Expecting endmodule
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:33:18 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:33:18 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 08:35:00 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":157:0:157:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:56:36:58|Input BGn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:35:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:35:01 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:35:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:35:02 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 08:35:02 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:35:02 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 08:35:02 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		 112 /        68
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 68 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        68         U111_CYCLE_SM.TSn
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 08:35:03 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.259  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                 Arrival           
Instance                         Reference                        Type         Pin     Net                Time        Slack 
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       TS_EN              0.540       8.180 
U111_CYCLE_SM.TS_DELAY           U111_TOP|CLK40_derived_clock     SB_DFFSS     Q       TS_DELAY           0.540       8.250 
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST              0.540       17.259
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[0]     0.540       17.280
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[1]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[5]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[5]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[3]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[3]     0.540       18.980
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[2]     0.540       19.029
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[0]     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[1]     0.540       19.050
============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference                        Type         Pin     Net            Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                U111_TOP|CLK40_derived_clock     SB_DFFN      D       TSn            12.275       8.180 
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_11           24.895       17.259
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_9_i          24.895       17.280
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_31_i         24.895       17.350
U111_CYCLE_SM.CYCLE_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       CYCLE_EN_0     24.895       17.350
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     D       BURST_0        24.895       17.413
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_29_i         24.895       17.413
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_45           24.895       17.413
U111_CYCLE_SM.LATCH_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LATCH_EN_0     24.895       17.413
U111_CYCLE_SM.LW_TRANS           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LW_TRANS_0     24.895       17.413
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                     Net          -        -       1.599     -           2         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TSn                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN      D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESS       32 uses
SB_DFFN         1 use
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         142 uses

I/O ports: 97
I/O primitives: 97
SB_IO          96 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   68 (1%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 72

@S |Mapping Summary:
Total  LUTs: 142 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 142 = 142 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:35:04 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	31
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_174", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_175", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	177
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	68
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	109
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	177/3520
    PLBs                        :	23/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.3 (sec)

Final Design Statistics
    Number of LUTs      	:	177
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	177/3520
    PLBs                        :	91/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 226.16 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3077
used logic cells: 177
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3077
used logic cells: 177
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 266 
I1212: Iteration  1 :    43 unrouted : 2 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 08:40:06 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_BUFFERS.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":157:0:157:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:56:36:58|Input BGn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:40:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:40:06 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:40:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:40:07 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 08:40:08 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:40:08 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 08:40:08 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		 113 /        68
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 68 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        68         U111_CYCLE_SM.TSn
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 08:40:09 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.259  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                 Arrival           
Instance                         Reference                        Type         Pin     Net                Time        Slack 
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       TS_EN              0.540       8.180 
U111_CYCLE_SM.TS_DELAY           U111_TOP|CLK40_derived_clock     SB_DFFSS     Q       TS_DELAY           0.540       8.250 
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST              0.540       17.259
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[0]     0.540       17.280
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[1]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[5]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[5]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[3]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[3]     0.540       18.980
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[2]     0.540       19.029
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[0]     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[1]     0.540       19.050
============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference                        Type         Pin     Net            Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                U111_TOP|CLK40_derived_clock     SB_DFFN      D       TSn            12.275       8.180 
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_11           24.895       17.259
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_9_i          24.895       17.280
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_31_i         24.895       17.350
U111_CYCLE_SM.CYCLE_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       CYCLE_EN_0     24.895       17.350
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     D       BURST_0        24.895       17.413
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_29_i         24.895       17.413
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_43           24.895       17.413
U111_CYCLE_SM.LATCH_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LATCH_EN_0     24.895       17.413
U111_CYCLE_SM.LW_TRANS           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LW_TRANS_0     24.895       17.413
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                     Net          -        -       1.599     -           2         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TSn                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN      D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESS       32 uses
SB_DFFN         1 use
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         143 uses

I/O ports: 97
I/O primitives: 97
SB_IO          96 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   68 (1%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 72

@S |Mapping Summary:
Total  LUTs: 143 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 143 = 143 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:40:09 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	143
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	31
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_175", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_176", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	178
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	68
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	110
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	178/3520
    PLBs                        :	23/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.0 (sec)

Final Design Statistics
    Number of LUTs      	:	178
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	178/3520
    PLBs                        :	86/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 246.94 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2969
used logic cells: 178
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2969
used logic cells: 178
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 266 
I1212: Iteration  1 :    29 unrouted : 4 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 08:46:51 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":87:2:87:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":157:0:157:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:56:36:58|Input BGn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:46:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:46:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:46:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 08:46:52 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 08:46:53 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:46:53 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 08:46:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		 113 /        68
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 68 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        68         U111_CYCLE_SM.TSn
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 08:46:54 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.259  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                 Arrival           
Instance                         Reference                        Type         Pin     Net                Time        Slack 
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       TS_EN              0.540       8.180 
U111_CYCLE_SM.TS_DELAY           U111_TOP|CLK40_derived_clock     SB_DFFSS     Q       TS_DELAY           0.540       8.250 
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST              0.540       17.259
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[0]     0.540       17.280
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[1]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[5]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[5]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[3]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[3]     0.540       18.980
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[2]     0.540       19.029
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[0]     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[1]     0.540       19.050
============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference                        Type         Pin     Net            Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                U111_TOP|CLK40_derived_clock     SB_DFFN      D       TSn            12.275       8.180 
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_11           24.895       17.259
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_9_i          24.895       17.280
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_31_i         24.895       17.350
U111_CYCLE_SM.CYCLE_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       CYCLE_EN_0     24.895       17.350
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     D       BURST_0        24.895       17.413
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_29_i         24.895       17.413
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_43           24.895       17.413
U111_CYCLE_SM.LATCH_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LATCH_EN_0     24.895       17.413
U111_CYCLE_SM.LW_TRANS           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LW_TRANS_0     24.895       17.413
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                     Net          -        -       1.599     -           2         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TSn                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN      D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESS       32 uses
SB_DFFN         1 use
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         143 uses

I/O ports: 97
I/O primitives: 97
SB_IO          96 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   68 (1%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 72

@S |Mapping Summary:
Total  LUTs: 143 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 143 = 143 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 08:46:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	143
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	31
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_175", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_176", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	178
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	68
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	110
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	178/3520
    PLBs                        :	23/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.2 (sec)

Final Design Statistics
    Number of LUTs      	:	178
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	178/3520
    PLBs                        :	86/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 246.94 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2969
used logic cells: 178
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2969
used logic cells: 178
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 266 
I1212: Iteration  1 :    29 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 09:01:10 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
@E: CS187 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":67:11:67:11|Expecting =
@E: CG342 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":183:8:183:15|Expecting target variable, found CYCLE_EN -- possible misspelling
@E: CS187 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":263:0:263:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:01:10 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:01:10 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 09:01:33 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
@E: CG342 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":183:8:183:15|Expecting target variable, found CYCLE_EN -- possible misspelling
@E: CS187 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":263:0:263:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:01:33 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:01:33 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 09:02:48 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
Verilog syntax check successful!
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":167:0:167:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:02:48 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:02:48 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:02:48 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:02:50 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 09:02:50 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:02:50 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 09:02:50 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		 114 /        68
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 68 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        68         U111_CYCLE_SM.TS_OUT
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 09:02:52 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.259  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                 Arrival           
Instance                         Reference                        Type         Pin     Net                Time        Slack 
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       TS_EN              0.540       8.180 
U111_CYCLE_SM.TS_DELAY           U111_TOP|CLK40_derived_clock     SB_DFFSS     Q       TS_DELAY           0.540       8.250 
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST              0.540       17.259
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[0]     0.540       17.280
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[1]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[5]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[5]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[3]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[3]     0.540       18.980
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[2]     0.540       19.029
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[0]     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[1]     0.540       19.050
============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference                        Type         Pin     Net            Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_OUT             U111_TOP|CLK40_derived_clock     SB_DFFN      D       TS_OUT         12.275       8.180 
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_10           24.895       17.259
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_12_i         24.895       17.280
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_16_i         24.895       17.350
U111_CYCLE_SM.CYCLE_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       CYCLE_EN_1     24.895       17.350
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     D       BURST_0        24.895       17.413
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_14_i         24.895       17.413
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_44           24.895       17.413
U111_CYCLE_SM.LATCH_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LATCH_EN_0     24.895       17.413
U111_CYCLE_SM.LW_TRANS           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LW_TRANS_0     24.895       17.413
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TS_OUT / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN          SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                        Net          -        -       1.599     -           2         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TS_OUT                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TS_OUT         SB_DFFN      D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESS       32 uses
SB_DFFN         1 use
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         145 uses

I/O ports: 97
I/O primitives: 97
SB_IO          96 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   68 (1%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 72

@S |Mapping Summary:
Total  LUTs: 145 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 145 = 145 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:02:52 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	145
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	31
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_177", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_178", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	180
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	68
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	112
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	180/3520
    PLBs                        :	23/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.3 (sec)

Final Design Statistics
    Number of LUTs      	:	180
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	180/3520
    PLBs                        :	95/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 210.57 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3092
used logic cells: 180
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3092
used logic cells: 180
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 267 
I1212: Iteration  1 :    34 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 09:12:49 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
@W: CG921 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":66:5:66:13|CPU_CYCLE is already declared in this scope.
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_CYCLE_SM.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":165:0:165:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:12:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:12:49 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:12:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:12:50 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 09:12:50 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:12:51 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 09:12:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		 114 /        68
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net U111_CYCLE_SM.CYCLE_STATE_0[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 68 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        68         U111_CYCLE_SM.TS_OUT
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 09:12:52 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.259  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                 Arrival           
Instance                         Reference                        Type         Pin     Net                Time        Slack 
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       TS_EN              0.540       8.180 
U111_CYCLE_SM.TS_DELAY           U111_TOP|CLK40_derived_clock     SB_DFFSS     Q       TS_DELAY           0.540       8.250 
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST              0.540       17.259
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[0]     0.540       17.280
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[1]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[5]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[5]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[3]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[3]     0.540       18.980
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[2]     0.540       19.029
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[0]     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[1]     0.540       19.050
============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference                        Type         Pin     Net            Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_OUT             U111_TOP|CLK40_derived_clock     SB_DFFN      D       TS_OUT         12.275       8.180 
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_10           24.895       17.259
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_12_i         24.895       17.280
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_16_i         24.895       17.350
U111_CYCLE_SM.CYCLE_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       CYCLE_EN_1     24.895       17.350
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     D       BURST_0        24.895       17.413
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_14_i         24.895       17.413
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_44           24.895       17.413
U111_CYCLE_SM.LATCH_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LATCH_EN_0     24.895       17.413
U111_CYCLE_SM.LW_TRANS           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LW_TRANS_0     24.895       17.413
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TS_OUT / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN          SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                        Net          -        -       1.599     -           2         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TS_OUT                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TS_OUT         SB_DFFN      D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFESS       32 uses
SB_DFFN         1 use
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           2 uses
VCC             2 uses
SB_LUT4         145 uses

I/O ports: 97
I/O primitives: 97
SB_IO          96 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   68 (1%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 72

@S |Mapping Summary:
Total  LUTs: 145 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 145 = 145 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:12:52 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	145
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	31
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_177", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_178", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	180
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	68
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	112
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	180/3520
    PLBs                        :	23/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.5 (sec)

Final Design Statistics
    Number of LUTs      	:	180
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	180/3520
    PLBs                        :	95/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 210.57 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3092
used logic cells: 180
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3092
used logic cells: 180
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 267 
I1212: Iteration  1 :    34 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 09:22:20 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
@W: CG921 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":66:5:66:13|CPU_CYCLE is already declared in this scope.
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_CYCLE_SM.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":184:0:184:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:22:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:22:20 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:22:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:22:21 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 09:22:21 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:22:22 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 09:22:22 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		 115 /        37
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        37         U111_CYCLE_SM.TS_OUT
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 09:22:23 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.259  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                 Arrival           
Instance                         Reference                        Type         Pin     Net                Time        Slack 
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       TS_EN              0.540       8.180 
U111_CYCLE_SM.TS_DELAY           U111_TOP|CLK40_derived_clock     SB_DFFSS     Q       TS_DELAY           0.540       8.250 
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST              0.540       17.259
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[0]     0.540       17.280
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[1]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[5]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[5]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[3]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[3]     0.540       18.980
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[2]     0.540       19.029
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[0]     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[1]     0.540       19.050
============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference                        Type         Pin     Net            Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_OUT             U111_TOP|CLK40_derived_clock     SB_DFFN      D       TS_OUT         12.275       8.180 
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_12           24.895       17.259
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_10_i         24.895       17.280
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_16_i         24.895       17.350
U111_CYCLE_SM.CYCLE_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       CYCLE_EN_1     24.895       17.350
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     D       BURST_0        24.895       17.413
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_14_i         24.895       17.413
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_42           24.895       17.413
U111_CYCLE_SM.LATCH_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LATCH_EN_0     24.895       17.413
U111_CYCLE_SM.LW_TRANS           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LW_TRANS_0     24.895       17.413
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TS_OUT / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN          SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                        Net          -        -       1.599     -           2         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TS_OUT                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TS_OUT         SB_DFFN      D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFN         1 use
SB_DFFSR        29 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             2 uses
SB_LUT4         113 uses

I/O ports: 97
I/O primitives: 97
SB_IO          96 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   37 (1%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 41

@S |Mapping Summary:
Total  LUTs: 113 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 113 = 113 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:22:23 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	113
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_114", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_115", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	117
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	80
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	117/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.3 (sec)

Final Design Statistics
    Number of LUTs      	:	117
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	117/3520
    PLBs                        :	40/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 248.20 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2747
used logic cells: 117
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2747
used logic cells: 117
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 207 
I1212: Iteration  1 :    34 unrouted : 2 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U111_icecube_syn.prj" -log "U111_icecube_Implmnt/U111_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U111_icecube_Implmnt/U111_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Jun 13 09:32:17 2025

#Implementation: U111_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U111\U111_BUFFERS.v" (library work)
@I::"D:\LocalBus68040\U111\U111_TOP.v" (library work)
@I::"D:\LocalBus68040\U111\U111_CYCLE_SM.v" (library work)
@W: CG921 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":66:5:66:13|CPU_CYCLE is already declared in this scope.
Verilog syntax check successful!
File D:\LocalBus68040\U111\U111_CYCLE_SM.v changed - recompiling
Selecting top level module U111_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_BUFFERS.v":32:7:32:18|Synthesizing module U111_BUFFERS in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":35:7:35:19|Synthesizing module U111_CYCLE_SM in library work.

@N: CG364 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Synthesizing module U111_TOP in library work.

@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\LocalBus68040\U111\U111_TOP.v":89:2:89:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":185:0:185:5|Trying to extract state machine for register CYCLE_STATE.
Extracted state machine for register CYCLE_STATE
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\LocalBus68040\U111\U111_CYCLE_SM.v":36:10:36:14|Input CLK80 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:32:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:32:18 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:32:18 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U111\U111_TOP.v":34:7:34:14|Selected library: work cell: U111_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 13 09:32:19 2025

###########################################################]
Pre-mapping Report

# Fri Jun 13 09:32:19 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U111\U111_TOP.sdc
@L: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U111_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U111_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     37   
U111_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:32:19 2025

###########################################################]
Map & Optimize Report

# Fri Jun 13 09:32:20 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[5:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.31ns		 116 /        37
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U111_TOP|CLK80_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        37         U111_CYCLE_SM.TS_OUT
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 13 09:32:21 2025
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.180

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      117.9 MHz     25.000        8.481         8.180       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK40_derived_clock  U111_TOP|CLK40_derived_clock  |  25.000      17.259  |  No paths    -      |  12.380      8.180  |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK40_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                 Arrival           
Instance                         Reference                        Type         Pin     Net                Time        Slack 
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       TS_EN              0.540       8.180 
U111_CYCLE_SM.TS_DELAY           U111_TOP|CLK40_derived_clock     SB_DFFSS     Q       TS_DELAY           0.540       8.250 
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST              0.540       17.259
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[0]     0.540       17.280
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     Q       BURST_COUNT[1]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[5]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[5]     0.540       17.343
U111_CYCLE_SM.CYCLE_STATE[3]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[3]     0.540       18.980
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[2]     0.540       19.029
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[0]     0.540       19.050
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       Q       CYCLE_STATE[1]     0.540       19.050
============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                             Required           
Instance                         Reference                        Type         Pin     Net            Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_OUT             U111_TOP|CLK40_derived_clock     SB_DFFN      D       TS_OUT         12.275       8.180 
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_12           24.895       17.259
U111_CYCLE_SM.CYCLE_STATE[2]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_10_i         24.895       17.280
U111_CYCLE_SM.BURST_COUNT[0]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_16_i         24.895       17.350
U111_CYCLE_SM.CYCLE_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       CYCLE_EN_1     24.895       17.350
U111_CYCLE_SM.BURST              U111_TOP|CLK40_derived_clock     SB_DFFSR     D       BURST_0        24.895       17.413
U111_CYCLE_SM.BURST_COUNT[1]     U111_TOP|CLK40_derived_clock     SB_DFFSR     D       N_14_i         24.895       17.413
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK40_derived_clock     SB_DFF       D       N_42           24.895       17.413
U111_CYCLE_SM.LATCH_EN           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LATCH_EN_0     24.895       17.413
U111_CYCLE_SM.LW_TRANS           U111_TOP|CLK40_derived_clock     SB_DFFSR     D       LW_TRANS_0     24.895       17.413
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.275

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.180

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TS_OUT / D
    The start point is clocked by            U111_TOP|CLK40_derived_clock [rising] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN          SB_DFFSR     Q        Out     0.540     0.540       -         
TS_EN                        Net          -        -       1.599     -           2         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      I0       In      -         2.139       -         
U111_CYCLE_SM.TS_OUT_RNO     SB_LUT4      O        Out     0.449     2.588       -         
TS_OUT                       Net          -        -       1.507     -           1         
U111_CYCLE_SM.TS_OUT         SB_DFFN      D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          6 uses
SB_DFFN         1 use
SB_DFFSR        29 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             2 uses
SB_LUT4         114 uses

I/O ports: 97
I/O primitives: 97
SB_IO          96 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   37 (1%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK40_derived_clock: 41

@S |Mapping Summary:
Total  LUTs: 114 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 114 = 114 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 13 09:32:21 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U111_icecube_Implmnt its sbt path: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf " "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/LocalBus68040/U111/U111_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.edf...
Parsing constraint file: D:/LocalBus68040/U111/U111_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
sdc_reader OK D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/U111_icecube.scf
Stored edif netlist at D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP...

write Timing Constraint to D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U111_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --outdir D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP
SDC file             - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	114
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK80_THRU_LUT4_0_LC_115", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40_THRU_LUT4_0_LC_116", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	118
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	118/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.7 (sec)

Final Design Statistics
    Number of LUTs      	:	118
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	118/3520
    PLBs                        :	39/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 246.65 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2753
used logic cells: 118
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2753
used logic cells: 118
Translating sdc file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --outdir "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc --outdir D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U111_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 206 
I1212: Iteration  1 :    42 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design U111_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v" --vhdl "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd" --lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.v
Writing D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt/sbt/outputs/simulation_netlist\U111_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\netlister\U111_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\simulation_netlist\U111_TOP_sbt.sdf --report-file D:\LocalBus68040\U111\U111_icecube\U111_icecube_Implmnt\sbt\outputs\timer\U111_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMA_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40A_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK80_CPU_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAMB_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
10:54:05 AM
