#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Feb 12 16:30:55 2020
# Process ID: 25996
# Current directory: C:/Users/port3116/Desktop/lab_4/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10140 C:\Users\port3116\Desktop\lab_4\project_4\project_4.xpr
# Log file: C:/Users/port3116/Desktop/lab_4/project_4/vivado.log
# Journal file: C:/Users/port3116/Desktop/lab_4/project_4\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
start_gui
open_project C:/Users/port3116/Desktop/lab_4/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v:1]
[Wed Feb 12 16:32:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v:1]
[Wed Feb 12 16:33:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
file mkdir C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv w ]
add_files -fileset sim_1 C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv
open_bd_design {C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Successfully read diagram <my_test_mem> from BD file <C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 901.078 ; gain = 35.711
set_property -dict [list CONFIG.coefficient_file {c:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/ip/my_test_mem_dist_mem_gen_0_0/my_test_mem_dist_mem_gen_0_0.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/ip/my_test_mem_dist_mem_gen_0_0/my_test_mem_dist_mem_gen_0_0.coe' provided. It will be converted relative to IP Instance files 'my_test_mem_dist_mem_gen_0_0.coe'
reset_run my_test_mem_dist_mem_gen_0_0_synth_1
save_bd_design
Wrote  : <C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 12 16:47:50 2020] Launched my_test_mem_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/my_test_mem_dist_mem_gen_0_0_synth_1/runme.log
[Wed Feb 12 16:47:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
open_bd_design {C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 12 16:58:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 12 16:58:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.266 ; gain = 33.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.266 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_behav xil_defaultlib.memory_cir xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_behav -key {Behavioral:sim_1:Functional:memory_cir} -tclbatch {memory_cir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.266 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_behav xil_defaultlib.memory_cir xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_behav -key {Behavioral:sim_1:Functional:memory_cir} -tclbatch {memory_cir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_behav xil_defaultlib.memory_cir xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_behav -key {Behavioral:sim_1:Functional:memory_cir} -tclbatch {memory_cir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.648 ; gain = 6.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_behav xil_defaultlib.memory_cir xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_behav -key {Behavioral:sim_1:Functional:memory_cir} -tclbatch {memory_cir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_behav xil_defaultlib.memory_cir xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_behav -key {Behavioral:sim_1:Functional:memory_cir} -tclbatch {memory_cir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.844 ; gain = 0.000
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 12 17:07:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv:29]
ERROR: [VRFC 10-1040] module memory_cir_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 12 17:10:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_behav xil_defaultlib.memory_cir xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_behav -key {Behavioral:sim_1:Functional:memory_cir} -tclbatch {memory_cir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.844 ; gain = 0.000
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 12 17:12:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/memory_cir_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.180 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv:1]
[Wed Feb 12 17:25:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1110.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.180 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Wed Feb 12 17:29:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Feb 12 17:30:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
[Wed Feb 12 17:30:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Feb 12 17:31:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
[Wed Feb 12 17:31:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/port3116/Desktop/lab_4/ZYBO_Master.xdc
import_files -fileset constrs_1 C:/Users/port3116/Desktop/lab_4/ZYBO_Master.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Feb 12 17:33:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
[Wed Feb 12 17:33:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_cir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/my_test_mem_dist_mem_gen_0_0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj memory_cir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8393799ead8147b6b71aec4c88c87a43 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_cir_tb_behav xil_defaultlib.memory_cir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_test_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.memory_cir
Compiling module xil_defaultlib.memory_cir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_cir_tb_behav -key {Behavioral:sim_1:Functional:memory_cir_tb} -tclbatch {memory_cir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source memory_cir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_cir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.750 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv:1]
[Wed Feb 12 17:36:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv:1]
[Wed Feb 12 17:38:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 12 17:38:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
Verilog Output written to : C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v
Verilog Output written to : C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem_wrapper.v
Wrote  : <C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hw_handoff/my_test_mem.hwh
Generated Block Design Tcl file C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hw_handoff/my_test_mem_bd.tcl
Generated Hardware Definition File C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/ip/my_test_mem_dist_mem_gen_0_0/synth/my_test_mem_dist_mem_gen_0_0.vhd" into library xil_defaultlib [c:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/ip/my_test_mem_dist_mem_gen_0_0/synth/my_test_mem_dist_mem_gen_0_0.vhd:1]
INFO: [BD 41-1662] The design 'my_test_mem.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v
Verilog Output written to : C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hw_handoff/my_test_mem.hwh
Generated Block Design Tcl file C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hw_handoff/my_test_mem_bd.tcl
Generated Hardware Definition File C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd'
INFO: [BD 41-1662] The design 'my_test_mem.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.v
Verilog Output written to : C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hw_handoff/my_test_mem.hwh
Generated Block Design Tcl file C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hw_handoff/my_test_mem_bd.tcl
Generated Hardware Definition File C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/hdl/my_test_mem.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/bd/my_test_mem/my_test_mem.bd'
[Wed Feb 12 17:42:02 2020] Launched my_test_mem_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/my_test_mem_dist_mem_gen_0_0_synth_1/runme.log
[Wed Feb 12 17:42:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv:1]
[Wed Feb 12 17:44:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 12 17:45:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library work [C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv:1]
[Wed Feb 12 17:46:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_4/project_4/project_4.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 17:50:00 2020...
