Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Tue Oct 18 05:40:24 2016
| Host         : TELOPS177 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file d:/Telops/fir-00251-Proc/Reports/scorpiomwD/fir_00251_proc_scorpiomwD_clock_utilization_placed.rpt
| Design       : fir_00251_proc_scorpiomwD
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1
12. Net wise resources used in clock region X0Y2
13. Net wise resources used in clock region X1Y2
14. Net wise resources used in clock region X0Y3
15. Net wise resources used in clock region X1Y3
16. Net wise resources used in clock region X0Y4
17. Net wise resources used in clock region X1Y4

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |   25 |        32 |          0 |
| BUFH  |    2 |       120 |          0 |
| BUFIO |    0 |        32 |          0 |
| MMCM  |    7 |         8 |          2 |
| BUFR  |    0 |        32 |          0 |
| BUFMR |    0 |        16 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+---------------+-----------+
|       |                                                                                                                                |                                                                                                                                    |   Num Loads   |        |               |           |
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+-------+--------+---------------+-----------+
| Index | BUFG Cell                                                                                                                      | Net Name                                                                                                                           |  BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+-------+--------+---------------+-----------+
|     1 | CLINK/ch1_enabled.U1/clkin1_bufg                                                                                               | CLINK/ch1_enabled.U1/PROXY_DCLK_IN_clink_serdes_clk_wrapper                                                                        |     1 |     1 |     no |         1.965 |     0.132 |
|     2 | CLINK/ch1_enabled.U1/clkf_buf                                                                                                  | CLINK/ch1_enabled.U1/clkfbout_buf_clink_serdes_clk_wrapper                                                                         |     1 |     1 |     no |         1.965 |     0.132 |
|     3 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkf_buf                                                                             | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkfbout_buf_core_clk_wiz_1_0                                                            |     1 |     1 |     no |         1.567 |     0.135 |
|     4 | CLINK/U14/clkin1_bufg                                                                                                          | CLINK/U14/PROXY_DCLK_IN_clink_serdes_clk_wrapper                                                                                   |     1 |     1 |     no |         1.573 |     0.128 |
|     5 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout3_buf                                                                          | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3                                                                                 |     1 |     1 |     no |         1.455 |     0.104 |
|     6 | CLINK/U14/clkf_buf                                                                                                             | CLINK/U14/clkfbout_buf_clink_serdes_clk_wrapper                                                                                    |     1 |     1 |     no |         1.573 |     0.128 |
|     7 | ACQ/U8/U0/clkf_buf                                                                                                             | ACQ/U8/U0/clkfbout_buf_mmcm_clk_20MHz                                                                                              |     1 |     1 |     no |         1.573 |     0.128 |
|     8 | ACQ/BULK_USART/U11/U0/clkf_buf                                                                                                 | ACQ/BULK_USART/U11/U0/clkfbout_buf_usart_mmcm                                                                                      |     1 |     1 |     no |         1.770 |     0.130 |
|     9 | CLINK/ch1_enabled.U1/clkout2_buf                                                                                               | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7                                                                                          |     4 |     8 |     no |         1.837 |     0.172 |
|    10 | CLINK/U14/clkout2_buf                                                                                                          | CLINK/U14/PROXY_DCLK_OUT_MULT7                                                                                                     |     4 |     8 |     no |         1.831 |     0.172 |
|    11 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref |    16 |     3 |     no |         1.583 |     0.429 |
|    12 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref    | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref    |    16 |     4 |     no |         1.751 |     0.475 |
|    13 | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK                                                                            | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                                                |   287 |    91 |     no |         1.553 |     0.241 |
|    14 | ACQ/BULK_USART/U11/U0/clkout1_buf                                                                                              | ACQ/BULK_USART/U11/U0/CLK0                                                                                                         |   357 |    76 |     no |         1.546 |     0.233 |
|    15 | ACQ/U8/U0/clkout1_buf                                                                                                          | ACQ/U8/U0/clk_20M                                                                                                                  |   973 |   221 |     no |         1.940 |     0.579 |
|    16 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf                                                                          | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4                                                                                 |  1061 |   267 |     no |         1.823 |     0.504 |
|    17 | CLINK/U14/clkout1_buf                                                                                                          | CLINK/U14/PROXY_DCLK_OUT                                                                                                           |  1930 |   425 |     no |         2.004 |     0.459 |
|    18 | CLINK/ch1_enabled.U1/clkout1_buf                                                                                               | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT                                                                                                |  1931 |   438 |     no |         2.004 |     0.660 |
|    19 | ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i                                                                                          | ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK                                                                                                    |  2180 |   379 |     no |         1.822 |     0.401 |
|    20 | ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i                                                                                         | ACQ/MGT/MGTS/DATA_CLOCK/O1                                                                                                         |  4313 |   726 |     no |         1.727 |     0.406 |
|    21 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0            | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1                            |  6546 |  1351 |     no |         1.788 |     0.458 |
|    22 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf                                                                          | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                                                 | 11836 |  2314 |     no |         2.006 |     0.710 |
|    23 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0         | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1                         | 12087 |  2271 |     no |         1.944 |     0.631 |
|    24 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf                                                                          | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                                                 | 33563 |  6580 |     no |         2.006 |     0.743 |
|    25 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf                                                                          | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                                                 | 65761 | 10628 |     no |         2.006 |     0.719 |
+-------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+-------+--------+---------------+-----------+


+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                                                                         |                                                                                                                  |   Num Loads  |        |               |           |
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFH Cell                                                                                                               | Net Name                                                                                                         | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3 |    1 |     1 |     no |         0.863 |     0.046 |
|     2 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3    | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3    |    1 |     1 |     no |         0.864 |     0.046 |
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+


+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                                                                                    |                                                                                                                      |   Num Loads  |        |               |           |
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                                                                                                                          | Net Name                                                                                                             | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clkout0 |    0 |     0 |  yes   |         0.000 |     0.000 |
|     2 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clkout1 |    0 |     0 |  yes   |         0.000 |     0.000 |
|     3 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clkout2 |    0 |     0 |  yes   |         0.000 |     0.000 |
|     4 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clkout3 |    0 |     0 |  yes   |         0.000 |     0.000 |
|     5 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clkout4 |    0 |     0 |  yes   |         0.000 |     0.000 |
|     6 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst                                                                            | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out5_core_clk_wiz_1_0                                                  |    0 |     0 |     no |         0.000 |     0.000 |
|     7 | ACQ/BULK_USART/U11/U0/mmcm_adv_inst                                                                                                | ACQ/BULK_USART/U11/U0/CLK180_usart_mmcm                                                                              |    0 |     0 |     no |         0.000 |     0.000 |
|     8 | CLINK/ch1_enabled.U1/mmcm_adv_inst                                                                                                 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7_clink_serdes_clk_wrapper                                                   |    1 |     1 |     no |         2.374 |     0.112 |
|     9 | CLINK/ch1_enabled.U1/mmcm_adv_inst                                                                                                 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_clink_serdes_clk_wrapper                                                         |    1 |     1 |     no |         2.374 |     0.112 |
|    10 | CLINK/ch1_enabled.U1/mmcm_adv_inst                                                                                                 | CLINK/ch1_enabled.U1/clkfbout_clink_serdes_clk_wrapper                                                               |    1 |     1 |     no |         2.374 |     0.112 |
|    11 | CLINK/U14/mmcm_adv_inst                                                                                                            | CLINK/U14/PROXY_DCLK_OUT_MULT7_clink_serdes_clk_wrapper                                                              |    1 |     1 |     no |         1.627 |     0.082 |
|    12 | CLINK/U14/mmcm_adv_inst                                                                                                            | CLINK/U14/PROXY_DCLK_OUT_clink_serdes_clk_wrapper                                                                    |    1 |     1 |     no |         1.627 |     0.082 |
|    13 | CLINK/U14/mmcm_adv_inst                                                                                                            | CLINK/U14/clkfbout_clink_serdes_clk_wrapper                                                                          |    1 |     1 |     no |         1.627 |     0.082 |
|    14 | ACQ/U8/U0/mmcm_adv_inst                                                                                                            | ACQ/U8/U0/clk_20M_mmcm_clk_20MHz                                                                                     |    1 |     1 |     no |         1.622 |     0.082 |
|    15 | ACQ/U8/U0/mmcm_adv_inst                                                                                                            | ACQ/U8/U0/clkfbout_mmcm_clk_20MHz                                                                                    |    1 |     1 |     no |         1.622 |     0.082 |
|    16 | ACQ/BULK_USART/U11/U0/mmcm_adv_inst                                                                                                | ACQ/BULK_USART/U11/U0/CLK0_usart_mmcm                                                                                |    1 |     1 |     no |         2.003 |     0.097 |
|    17 | ACQ/BULK_USART/U11/U0/mmcm_adv_inst                                                                                                | ACQ/BULK_USART/U11/U0/clkfbout_usart_mmcm                                                                            |    1 |     1 |     no |         2.003 |     0.097 |
|    18 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst                                                                            | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|    19 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst                                                                            | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|    20 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst                                                                            | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3_core_clk_wiz_1_0                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|    21 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst                                                                            | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|    22 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst                                                                            | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|    23 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst                                                                            | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkfbout_core_clk_wiz_1_0                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|    24 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i               | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i       |    1 |     1 |  yes   |         1.874 |     0.113 |
|    25 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i    |    1 |     1 |  yes   |         1.998 |     0.097 |
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |   Num Loads  |        |               |           |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | Local Clk Src                                                                                                                                                                                                                                           | Net Name                                                                                                                                                                                                                                            | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed |    2 |     2 |  yes   |         0.404 |     0.042 |
|     2 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out                 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed    |    2 |     2 |  yes   |         0.396 |     0.042 |
|     3 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out                 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed    |    2 |     2 |  yes   |         0.404 |     0.042 |
|     4 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed |    2 |     2 |  yes   |         0.389 |     0.041 |
|     5 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed |    2 |     2 |  yes   |         0.396 |     0.042 |
|     6 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed |    2 |     2 |  yes   |         0.380 |     0.040 |
|     7 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk         |    7 |     7 |  yes   |         0.385 |     0.045 |
|     8 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  |    8 |    16 |  yes   |         0.418 |     0.048 |
|     9 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1                  |    8 |    16 |  yes   |         0.402 |     0.047 |
|    10 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1                  |    8 |    16 |  yes   |         0.418 |     0.048 |
|    11 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in    | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                     |    8 |    16 |  yes   |         0.418 |     0.048 |
|    12 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in    | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1                     |    8 |    16 |  yes   |         0.418 |     0.048 |
|    13 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1                  |    8 |    16 |  yes   |         0.404 |     0.047 |
|    14 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk         |    9 |     9 |  yes   |         0.383 |     0.045 |
|    15 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk         |    9 |     9 |  yes   |         0.398 |     0.046 |
|    16 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out                 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk            |   11 |    11 |  yes   |         0.385 |     0.045 |
|    17 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out                 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk            |   12 |    12 |  yes   |         0.383 |     0.045 |
|    18 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out                 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk            |   18 |    18 |  yes   |         0.397 |     0.047 |
|    19 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk         |   18 |    18 |  yes   |         0.399 |     0.047 |
|    20 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         |   18 |    18 |  yes   |         0.397 |     0.047 |
|    21 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk         |   18 |    18 |  yes   |         0.385 |     0.045 |
|    22 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk         |   18 |    18 |  yes   |         0.383 |     0.045 |
|    23 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out                 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk            |   18 |    18 |  yes   |         0.399 |     0.047 |
|    24 | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I                                                                                                                                                                                              | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                           |   44 |    20 |  yes   |         2.126 |     1.138 |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |  Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 16549 | 22400 | 1327 |  3400 |    8 |   120 |   24 |    30 |   22 |    60 |
| X1Y0              |    9 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 13279 | 21600 |   65 |  3800 |   28 |   160 |   16 |    40 |    3 |    60 |
| X0Y1              |   11 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    8 |    50 |    0 |    50 | 15310 | 22400 |  916 |  3400 |    7 |   120 |   26 |    30 |   31 |    60 |
| X1Y1              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   31 |    50 | 12197 | 21600 |  797 |  3800 |    1 |   160 |   39 |    40 |    0 |    60 |
| X0Y2              |   10 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    1 |    50 |    0 |    50 | 12032 | 17600 |  926 |  3400 |   13 |   120 |   23 |    30 |    8 |    60 |
| X1Y2              |   10 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   32 |    50 |   46 |    50 | 13118 | 21600 | 2804 |  3800 |   27 |   160 |   23 |    40 |    5 |    60 |
| X0Y3              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 11550 | 17600 | 1235 |  3400 |    1 |   120 |   27 |    30 |   19 |    60 |
| X1Y3              |    8 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     1 |    0 |     0 |    0 |     0 | 12252 | 17200 |  996 |  3200 |    5 |   100 |   17 |    25 |    6 |    60 |
| X0Y4              |    9 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |   16 |    50 |   45 |    50 | 11585 | 22400 | 1899 |  3400 |    0 |   120 |    1 |    30 |    0 |    60 |
| X1Y4              |    8 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    3 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 12613 | 18400 |  815 |  3400 |    0 |   120 |    6 |    30 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-------+-------+----------+------+----------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |   FFs | LUTMs | DSP48E1s | PLLs |                                     Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-------+-------+----------+------+----------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         1 |       0 |       0 |   105 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT                |
| BUFG        |   no   |         0 |       0 |         1 |       0 |       0 |   194 |     0 |        0 |    0 | CLINK/U14/PROXY_DCLK_OUT                           |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   216 |     0 |        0 |    0 | ACQ/U8/U0/clk_20M                                  |
| BUFG        |   no   |         0 |       0 |         2 |       0 |       0 |   375 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6 |
| BUFG        |   no   |         0 |       0 |         4 |       0 |       0 |  1173 |    44 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1 |
| BUFG        |   no   |         0 |       0 |        56 |       0 |       0 | 14486 |  1283 |       22 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2 |
+-------------+--------+-----------+---------+-----------+---------+---------+-------+-------+----------+------+----------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                             Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/clkfbout_buf_clink_serdes_clk_wrapper                                                 |
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/PROXY_DCLK_IN_clink_serdes_clk_wrapper                                                |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   45 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  414 |    40 |        0 |    0 | ACQ/U8/U0/clk_20M                                                                                          |
| BUFG        |   no   |         0 |       0 |        15 |       0 |       0 | 1269 |    24 |        2 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 1442 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT                                                                        |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 1452 |     0 |        0 |    0 | CLINK/U14/PROXY_DCLK_OUT                                                                                   |
| BUFG        |   no   |         0 |       0 |        38 |       0 |       0 | 2145 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                         |
| BUFG        |   no   |         0 |       0 |        34 |       0 |       0 | 6512 |     1 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                         |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-------+-------+----------+------+----------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |   FFs | LUTMs | DSP48E1s | PLLs |                                     Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-------+-------+----------+------+----------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       8 |       0 |     0 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7          |
| BUFG        |   no   |         0 |       0 |         0 |       8 |       0 |     0 |     0 |        0 |    0 | CLINK/U14/PROXY_DCLK_OUT_MULT7                     |
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |     0 |     0 |        0 |    0 | ACQ/BULK_USART/U11/U0/clkfbout_buf_usart_mmcm      |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |    75 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   212 |     0 |        2 |    0 | ACQ/U8/U0/clk_20M                                  |
| BUFG        |   no   |         0 |       0 |         0 |       4 |       0 |   275 |     0 |        0 |    0 | CLINK/U14/PROXY_DCLK_OUT                           |
| BUFG        |   no   |         0 |       0 |         0 |       4 |       0 |   362 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT                |
| BUFG        |   no   |         0 |       0 |         3 |       0 |       0 |   858 |     0 |       11 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6 |
| BUFG        |   no   |         0 |       0 |        16 |       0 |       0 |  2141 |    76 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1 |
| BUFG        |   no   |         0 |       0 |        47 |       0 |       0 | 11387 |   840 |       16 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2 |
+-------------+--------+-----------+---------+-----------+---------+---------+-------+-------+----------+------+----------------------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                                   Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------------+
| BUFH        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   11 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT                                                                              |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   86 |     0 |        0 |    0 | ACQ/U8/U0/clk_20M                                                                                                |
| BUFG        |   no   |         0 |       0 |         6 |       0 |       0 |  968 |   203 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                               |
| BUFG        |   no   |         0 |       0 |        29 |       0 |       0 | 2454 |    41 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                               |
| BUFG        |   no   |         1 |       0 |        18 |       0 |       0 | 3831 |   445 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1       |
| BUFG        |   no   |         0 |       0 |        27 |       0 |       6 | 4847 |   108 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                               |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                             Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | CLINK/U14/PROXY_DCLK_IN_clink_serdes_clk_wrapper                                                           |
| BUFG        |   no   |         0 |       0 |         0 |       1 |       0 |    0 |     0 |        0 |    0 | ACQ/U8/U0/clk_20M                                                                                          |
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | CLINK/U14/clkfbout_buf_clink_serdes_clk_wrapper                                                            |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |    5 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   48 |     4 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                        |
| BUFG        |   no   |         0 |       0 |         4 |       0 |       0 |   92 |     8 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |         1 |       0 |       0 |  300 |     0 |        0 |    0 | ACQ/BULK_USART/U11/U0/CLK0                                                                                 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  453 |   141 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                         |
| BUFG        |   no   |         0 |       0 |        21 |       0 |       0 | 1694 |   116 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                         |
| BUFG        |   no   |         0 |       0 |        46 |       0 |       0 | 9432 |   657 |        8 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                         |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                                                     Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | ACQ/U8/U0/clkfbout_buf_mmcm_clk_20MHz                                                                                              |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |    2 |     0 |        0 |    0 | CLINK/ch1_enabled.U1/PROXY_DCLK_OUT                                                                                                |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |    2 |     0 |        0 |    0 | ACQ/U8/U0/clk_20M                                                                                                                  |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |    8 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                                                |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   15 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref |
| BUFG        |   no   |         0 |       0 |         1 |       0 |       0 |   55 |     0 |        0 |    0 | ACQ/BULK_USART/U11/U0/CLK0                                                                                                         |
| BUFG        |   no   |         0 |       0 |        14 |       0 |       0 | 1275 |   262 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                                                 |
| BUFG        |   no   |         0 |       0 |        44 |       0 |       0 | 2931 |   407 |        5 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                                                 |
| BUFG        |   no   |         0 |       0 |        28 |       0 |       0 | 4317 |  2071 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1                         |
| BUFG        |   no   |         1 |       0 |        13 |       0 |       2 | 4513 |    64 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                                                 |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------------------------------+


14. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                             Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkfbout_buf_core_clk_wiz_1_0                                    |
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1    |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   65 |     9 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   69 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  114 |    48 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                        |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  203 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |        34 |       0 |       0 | 3630 |   328 |        5 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                         |
| BUFG        |   no   |         0 |       0 |        22 |       0 |       0 | 7434 |   850 |       14 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                         |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                             Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |    8 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1    |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   51 |    14 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                        |
| BUFG        |   no   |         0 |       5 |         0 |       0 |       0 |  252 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  789 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |         3 |       0 |       0 |  913 |    21 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                         |
| BUFG        |   no   |         0 |       0 |         7 |       0 |       0 |  978 |   136 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                         |
| BUFG        |   no   |         0 |      16 |         3 |       0 |       0 | 1481 |   225 |        0 |    0 | ACQ/MGT/MGTS/DATA_CLOCK/O1                                                                                 |
| BUFG        |   no   |         0 |       0 |        31 |       0 |       0 | 7780 |   600 |        6 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                         |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+


16. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                                                  Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3                   |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   12 |     0 |        0 |    0 | ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK                                                                                                 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   15 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                                              |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   15 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   91 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1                      |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  137 |     8 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4                                                                              |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 1889 |    40 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                                              |
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 | 4360 |  1360 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1                         |
| BUFG        |   no   |         0 |       0 |         2 |       0 |       0 | 5066 |   491 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                                              |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------------------------------+


17. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                             Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   97 |     0 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       3 |         0 |       0 |       0 |  501 |     1 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  776 |    11 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1    |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 1600 |    88 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 1700 |    11 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2                                                         |
| BUFG        |   no   |         0 |       8 |         3 |       0 |       0 | 1944 |   219 |        0 |    0 | ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK                                                                            |
| BUFG        |   no   |         0 |       0 |         3 |       0 |       0 | 2384 |   213 |        0 |    0 | ACQ/MGT/MGTS/DATA_CLOCK/O1                                                                                 |
| BUFG        |   no   |         0 |       0 |         6 |       0 |       0 | 3611 |   272 |        0 |    0 | ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6                                                         |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+------------------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y14 [get_cells CLINK/ch1_enabled.U1/clkin1_bufg]
set_property LOC BUFGCTRL_X0Y13 [get_cells CLINK/ch1_enabled.U1/clkf_buf]
set_property LOC BUFGCTRL_X0Y25 [get_cells ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y12 [get_cells CLINK/U14/clkin1_bufg]
set_property LOC BUFGCTRL_X0Y21 [get_cells ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout3_buf]
set_property LOC BUFGCTRL_X0Y11 [get_cells CLINK/U14/clkf_buf]
set_property LOC BUFGCTRL_X0Y10 [get_cells ACQ/U8/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y9 [get_cells ACQ/BULK_USART/U11/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y7 [get_cells CLINK/ch1_enabled.U1/clkout2_buf]
set_property LOC BUFGCTRL_X0Y6 [get_cells CLINK/U14/clkout2_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y5 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y24 [get_cells ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK]
set_property LOC BUFGCTRL_X0Y8 [get_cells ACQ/BULK_USART/U11/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells ACQ/U8/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y20 [get_cells ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells CLINK/U14/clkout1_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells CLINK/ch1_enabled.U1/clkout1_buf]
set_property LOC BUFGCTRL_X0Y19 [get_cells ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i]
set_property LOC BUFGCTRL_X0Y18 [get_cells ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i]
set_property LOC BUFGCTRL_X0Y17 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y23 [get_cells ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y16 [get_cells ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y22 [get_cells ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y1 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i]
set_property LOC MMCME2_ADV_X0Y4 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i]
set_property LOC MMCME2_ADV_X0Y3 [get_cells ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y1 [get_cells ACQ/BULK_USART/U11/U0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y2 [get_cells ACQ/U8/U0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y2 [get_cells CLINK/U14/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y0 [get_cells CLINK/ch1_enabled.U1/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X1Y12 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]
set_property LOC BUFHCE_X0Y48 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y1 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i]
set_property LOC PLLE2_ADV_X0Y4 [get_cells ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y77 [get_ports CH0_CLK_N]
set_property LOC IOB_X0Y78 [get_ports CH0_CLK_P]
set_property LOC IOB_X0Y75 [get_ports CH1_CLK_N]
set_property LOC IOB_X0Y76 [get_ports CH1_CLK_P]
set_property LOC IOB_X0Y115 [get_ports R_GIGE_BULK_CLK0]
set_property LOC IOB_X0Y73 [get_ports SYS_CLK_N0]
set_property LOC IOB_X1Y73 [get_ports SYS_CLK_N1]
set_property LOC IOB_X0Y74 [get_ports SYS_CLK_P0]
set_property LOC IOB_X1Y74 [get_ports SYS_CLK_P1]

# Clock net "ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0" driven by instance "ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK" located at site "BUFGCTRL_X0Y24"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i && NAME!=ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1" driven by instance "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ACQ/U8/U0/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2" driven by instance "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf" located at site "BUFGCTRL_X0Y22"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3" driven by instance "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout3_buf" located at site "BUFGCTRL_X0Y21"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4" driven by instance "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6" driven by instance "ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf" located at site "BUFGCTRL_X0Y23"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/BULK_USART/U11/U0/CLK0" driven by instance "ACQ/BULK_USART/U11/U0/clkout1_buf" located at site "BUFGCTRL_X0Y8"
#startgroup
create_pblock CLKAG_ACQ/BULK_USART/U11/U0/CLK0
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BULK_USART/U11/U0/CLK0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BULK_USART/U11/U0/CLK0"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BULK_USART/U11/U0/CLK0] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/MGT/MGTS/DATA_CLOCK/O1" driven by instance "ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock CLKAG_ACQ/MGT/MGTS/DATA_CLOCK/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/MGT/MGTS/DATA_CLOCK/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/MGT/MGTS/DATA_CLOCK/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/MGT/MGTS/DATA_CLOCK/O1] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK" driven by instance "ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock CLKAG_ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/MGT/MGTS/EXP_CLOCK/USER_CLK] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "ACQ/U8/U0/clk_20M" driven by instance "ACQ/U8/U0/clkout1_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_ACQ/U8/U0/clk_20M
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/U8/U0/clk_20M] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/U8/U0/clk_20M"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/U8/U0/clk_20M] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "CLINK/U14/PROXY_DCLK_OUT" driven by instance "CLINK/U14/clkout1_buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_CLINK/U14/PROXY_DCLK_OUT
add_cells_to_pblock [get_pblocks  CLKAG_CLINK/U14/PROXY_DCLK_OUT] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLINK/U14/PROXY_DCLK_OUT"}]]]
resize_pblock [get_pblocks CLKAG_CLINK/U14/PROXY_DCLK_OUT] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "CLINK/U14/PROXY_DCLK_OUT_MULT7" driven by instance "CLINK/U14/clkout2_buf" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock CLKAG_CLINK/U14/PROXY_DCLK_OUT_MULT7
add_cells_to_pblock [get_pblocks  CLKAG_CLINK/U14/PROXY_DCLK_OUT_MULT7] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLINK/U14/PROXY_DCLK_OUT_MULT7"}]]]
resize_pblock [get_pblocks CLKAG_CLINK/U14/PROXY_DCLK_OUT_MULT7] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "CLINK/ch1_enabled.U1/PROXY_DCLK_OUT" driven by instance "CLINK/ch1_enabled.U1/clkout1_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_CLINK/ch1_enabled.U1/PROXY_DCLK_OUT
add_cells_to_pblock [get_pblocks  CLKAG_CLINK/ch1_enabled.U1/PROXY_DCLK_OUT] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLINK/ch1_enabled.U1/PROXY_DCLK_OUT"}]]]
resize_pblock [get_pblocks CLKAG_CLINK/ch1_enabled.U1/PROXY_DCLK_OUT] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7" driven by instance "CLINK/ch1_enabled.U1/clkout2_buf" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock CLKAG_CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7
add_cells_to_pblock [get_pblocks  CLKAG_CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7"}]]]
resize_pblock [get_pblocks CLKAG_CLINK/ch1_enabled.U1/PROXY_DCLK_OUT_MULT7] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clkfbout" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clkfbout
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clkfbout] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clkfbout"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clkfbout] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/freq_refclk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/freq_refclk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/freq_refclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/freq_refclk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/freq_refclk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mem_refclk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mem_refclk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mem_refclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mem_refclk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mem_refclk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/sync_pulse" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/sync_pulse
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/sync_pulse] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/sync_pulse"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/sync_pulse] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_locked_i" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_locked_i
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_locked_i] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_locked_i"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_locked_i] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y4"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y4"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y4"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y4"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_locked_i" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X0Y4"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_locked_i
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_locked_i] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_locked_i"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_locked_i] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X0Y19"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X0Y18"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y10"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y11"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y9"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y8"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X0Y17"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X0Y19"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y10"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y7"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y11"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X0Y16"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y19"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y9"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y9"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y8"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE" driven by instance "ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I" located at site "BSCAN_X0Y1"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y5"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X0Y16"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y11"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X0Y16"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y10"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y8"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y6"
#startgroup
create_pblock CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
