#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b59030 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000bc7bb0_0 .net "A_O", 31 0, L_0000000000c144c0;  1 drivers
v0000000000bc8470_0 .net "C", 0 0, v0000000000bc8330_0;  1 drivers
v0000000000bc76b0_0 .net "C_U_out", 6 0, L_0000000000c16220;  1 drivers
RS_0000000000b65158 .resolv tri, v0000000000bb5940_0, v0000000000bb8240_0;
v0000000000bc6530_0 .net8 "DO", 31 0, RS_0000000000b65158;  2 drivers
v0000000000bc63f0_0 .net "Data_RAM_Out", 31 0, v0000000000bb90a0_0;  1 drivers
v0000000000bc7cf0_0 .net "EX_ALU_OP", 3 0, v0000000000b0dc10_0;  1 drivers
v0000000000bc6df0_0 .net "EX_Bit11_0", 31 0, v0000000000b0e4d0_0;  1 drivers
v0000000000bc81f0_0 .net "EX_Bit15_12", 3 0, v0000000000b0e570_0;  1 drivers
v0000000000bc8290_0 .net "EX_MUX_2X1_OUT", 31 0, L_000000000099db10;  1 drivers
v0000000000bc6710_0 .net "EX_RF_Enable", 0 0, v0000000000b0e6b0_0;  1 drivers
v0000000000bc8510_0 .net "EX_Shift_imm", 0 0, v0000000000b0e750_0;  1 drivers
v0000000000bc7890_0 .net "EX_addresing_modes", 7 0, v0000000000b0f0b0_0;  1 drivers
v0000000000bc7750_0 .net "EX_load_instr", 0 0, v0000000000b0ecf0_0;  1 drivers
v0000000000bc7110_0 .net "EX_mem_read_write", 0 0, v0000000000b0e930_0;  1 drivers
v0000000000bc77f0_0 .net "EX_mem_size", 0 0, v0000000000b0ebb0_0;  1 drivers
v0000000000bc6990_0 .net "ID_B_instr", 0 0, L_0000000000c14ec0;  1 drivers
v0000000000bc67b0_0 .net "ID_Bit11_0", 11 0, v0000000000bb5c60_0;  1 drivers
v0000000000bc6cb0_0 .net "ID_Bit15_12", 3 0, v0000000000bb51c0_0;  1 drivers
v0000000000bc7570_0 .net "ID_Bit19_16", 3 0, v0000000000bb5260_0;  1 drivers
v0000000000bc6ad0_0 .net "ID_Bit23_0", 23 0, v0000000000bb45e0_0;  1 drivers
v0000000000bc8830_0 .net "ID_Bit31_28", 3 0, v0000000000bb5da0_0;  1 drivers
v0000000000bc71b0_0 .net "ID_Bit3_0", 3 0, v0000000000bb4720_0;  1 drivers
v0000000000bc8010_0 .net "ID_CU", 6 0, L_000000000099d950;  1 drivers
o0000000000b64bb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bc8a10_0 .net "ID_addresing_modes", 7 0, o0000000000b64bb8;  0 drivers
v0000000000bc85b0_0 .net "ID_mem_read_write", 0 0, L_0000000000c15280;  1 drivers
o0000000000b64c18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bc7d90_0 .net "ID_mem_size", 0 0, o0000000000b64c18;  0 drivers
o0000000000b65188 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bc7250_0 .net "IF_ID_Load", 0 0, o0000000000b65188;  0 drivers
v0000000000bc7c50_0 .net "IF_ID_load", 0 0, v0000000000bb8740_0;  1 drivers
v0000000000bc72f0_0 .net "MEM_A_O", 31 0, v0000000000b1f5e0_0;  1 drivers
v0000000000bc80b0_0 .net "MEM_Bit15_12", 3 0, v0000000000b1fb80_0;  1 drivers
v0000000000bc86f0_0 .net "MEM_MUX3", 31 0, v0000000000b1ff40_0;  1 drivers
v0000000000bc62b0_0 .net "MEM_RF_Enable", 0 0, v0000000000b1e1e0_0;  1 drivers
o0000000000b67258 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bc7390_0 .net "MEM_load", 0 0, o0000000000b67258;  0 drivers
v0000000000bc6a30_0 .net "MEM_load_instr", 0 0, v0000000000b0e390_0;  1 drivers
v0000000000bc88d0_0 .net "MEM_mem_read_write", 0 0, v0000000000b0e250_0;  1 drivers
v0000000000bc7610_0 .net "MEM_mem_size", 0 0, v0000000000b0dad0_0;  1 drivers
v0000000000bc6b70_0 .net "MUX1_signal", 1 0, v0000000000bb8420_0;  1 drivers
v0000000000bc7070_0 .net "MUX2_signal", 1 0, v0000000000bb8f60_0;  1 drivers
v0000000000bc7930_0 .net "MUX3_signal", 1 0, v0000000000bb8c40_0;  1 drivers
v0000000000bc6fd0_0 .net "MUXControlUnit_signal", 0 0, v0000000000bb82e0_0;  1 drivers
v0000000000bc6e90_0 .net "M_O", 31 0, L_000000000099dcd0;  1 drivers
o0000000000b66e98 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000bc6c10_0 .net "NOP_S", 6 0, o0000000000b66e98;  0 drivers
v0000000000bc65d0_0 .net "Next_PC", 31 0, v0000000000bb4860_0;  1 drivers
v0000000000bc6490_0 .net "PA", 31 0, v0000000000bc27a0_0;  1 drivers
v0000000000bc7430_0 .net "PB", 31 0, v0000000000bc40a0_0;  1 drivers
v0000000000bc8970_0 .net "PC4", 31 0, L_0000000000c15fa0;  1 drivers
v0000000000bc7a70_0 .net "PCI", 31 0, L_0000000000b17b20;  1 drivers
v0000000000bc9730_0 .net "PCO", 31 0, L_000000000099d790;  1 drivers
v0000000000bc9370_0 .net "PC_RF_ld", 0 0, v0000000000bb9d20_0;  1 drivers
v0000000000bc99b0_0 .net "PCin", 31 0, L_000000000099d410;  1 drivers
v0000000000bc97d0_0 .net "PD", 31 0, v0000000000bc48c0_0;  1 drivers
v0000000000bc9690_0 .net "PW", 31 0, L_000000000099d2c0;  1 drivers
o0000000000b68cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bc9e10_0 .net "RFLd", 0 0, o0000000000b68cf8;  0 drivers
v0000000000bc9410_0 .var "Reset", 0 0;
L_0000000000bcc278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000bc95f0_0 .net "S", 0 0, L_0000000000bcc278;  1 drivers
o0000000000b69478 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bc8bf0_0 .net "SD", 3 0, o0000000000b69478;  0 drivers
v0000000000bc9870_0 .net "SEx4_out", 31 0, L_0000000000b17b90;  1 drivers
v0000000000bc9f50_0 .net "SSE_out", 31 0, v0000000000bc7b10_0;  1 drivers
o0000000000b668c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bc9d70_0 .net "Size", 0 0, o0000000000b668c8;  0 drivers
v0000000000bc9a50_0 .net "TA", 31 0, L_0000000000c15140;  1 drivers
v0000000000bc9eb0_0 .net "WB_A_O", 31 0, v0000000000bb4f40_0;  1 drivers
v0000000000bc8b50_0 .net "WB_Bit15_12", 3 0, v0000000000bb5300_0;  1 drivers
o0000000000b68c98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bc90f0_0 .net "WB_Bit15_12_out", 3 0, o0000000000b68c98;  0 drivers
v0000000000bc8fb0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000bb4fe0_0;  1 drivers
v0000000000bc8c90_0 .net "WB_RF_Enable", 0 0, v0000000000bb4c20_0;  1 drivers
v0000000000bc9ff0_0 .net "WB_load_instr", 0 0, v0000000000bb5d00_0;  1 drivers
v0000000000bc9550_0 .net "asserted", 0 0, L_0000000000c15320;  1 drivers
v0000000000bc9050_0 .net "cc_alu_1", 3 0, L_0000000000bc8e70;  1 drivers
v0000000000bc9af0_0 .net "cc_alu_2", 3 0, L_0000000000c151e0;  1 drivers
v0000000000bc94b0_0 .net "cc_main_alu_out", 3 0, L_0000000000c14ba0;  1 drivers
v0000000000bc8d30_0 .net "cc_out", 3 0, v0000000000bb54e0_0;  1 drivers
v0000000000bca090_0 .net "choose_ta_r_nop", 0 0, v0000000000b1fd60_0;  1 drivers
v0000000000bca130_0 .var "clk", 0 0;
v0000000000bc8ab0_0 .net "mux_out_1", 31 0, L_000000000099d6b0;  1 drivers
v0000000000bc9910_0 .net "mux_out_1_A", 31 0, v0000000000bb5580_0;  1 drivers
v0000000000bc9190_0 .net "mux_out_2", 31 0, L_000000000099d800;  1 drivers
v0000000000bc8f10_0 .net "mux_out_2_B", 31 0, v0000000000bb47c0_0;  1 drivers
v0000000000bc8dd0_0 .net "mux_out_3", 31 0, L_000000000099d250;  1 drivers
v0000000000bc9b90_0 .net "mux_out_3_C", 31 0, v0000000000bb4540_0;  1 drivers
S_00000000008fcda0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 422, 2 798 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
v0000000000b1f220_0 .net "asserted", 0 0, L_0000000000c15320;  alias, 1 drivers
v0000000000b1f360_0 .var/i "assrt", 31 0;
v0000000000b1e5a0_0 .var/i "c", 31 0;
v0000000000b1f900_0 .net "cc_in", 3 0, v0000000000bb54e0_0;  alias, 1 drivers
v0000000000b1e6e0_0 .net "instr_condition", 3 0, v0000000000bb5da0_0;  alias, 1 drivers
v0000000000b1fa40_0 .var/i "n", 31 0;
v0000000000b1fea0_0 .var/i "v", 31 0;
v0000000000b1ed20_0 .var/i "z", 31 0;
E_0000000000b3d1f0/0 .event edge, v0000000000b1f900_0, v0000000000b1e6e0_0, v0000000000b1ed20_0, v0000000000b1e5a0_0;
E_0000000000b3d1f0/1 .event edge, v0000000000b1fa40_0, v0000000000b1fea0_0;
E_0000000000b3d1f0 .event/or E_0000000000b3d1f0/0, E_0000000000b3d1f0/1;
L_0000000000c15320 .part v0000000000b1f360_0, 0, 1;
S_00000000008fcf30 .scope module, "Condition_Handler" "Condition_Handler" 2 434, 2 954 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b1e8c0_0 .net "asserted", 0 0, L_0000000000c15320;  alias, 1 drivers
v0000000000b1e960_0 .net "b_instr", 0 0, L_0000000000c14ec0;  alias, 1 drivers
v0000000000b1fd60_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b3ccf0 .event edge, v0000000000b1f220_0, v0000000000b1e960_0;
S_00000000008fd0c0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 448, 2 1071 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_Enable";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b1f9a0_0 .net "A_O", 31 0, L_0000000000c144c0;  alias, 1 drivers
v0000000000b1edc0_0 .net "EX_Bit15_12", 3 0, v0000000000b0e570_0;  alias, 1 drivers
v0000000000b1ee60_0 .net "EX_RF_Enable", 0 0, v0000000000b0e6b0_0;  alias, 1 drivers
v0000000000b1f400_0 .net "EX_load_instr", 0 0, v0000000000b0ecf0_0;  alias, 1 drivers
v0000000000b1f4a0_0 .net "EX_mem_read_write", 0 0, v0000000000bca130_0;  1 drivers
v0000000000b1f540_0 .net "EX_mem_size", 0 0, v0000000000b0e930_0;  alias, 1 drivers
v0000000000b1f5e0_0 .var "MEM_A_O", 31 0;
v0000000000b1fb80_0 .var "MEM_Bit15_12", 3 0;
v0000000000b1ff40_0 .var "MEM_MUX3", 31 0;
v0000000000b1e1e0_0 .var "MEM_RF_Enable", 0 0;
v0000000000b0e390_0 .var "MEM_load_instr", 0 0;
v0000000000b0e250_0 .var "MEM_mem_read_write", 0 0;
v0000000000b0dad0_0 .var "MEM_mem_size", 0 0;
v0000000000b0f010_0 .net "cc_main_alu_out", 3 0, L_0000000000c14ba0;  alias, 1 drivers
v0000000000b0d850_0 .net "clk", 0 0, v0000000000b0ebb0_0;  alias, 1 drivers
v0000000000b0db70_0 .net "mux_out_3_C", 31 0, v0000000000bb4540_0;  alias, 1 drivers
E_0000000000b3d230 .event posedge, v0000000000b0d850_0;
S_00000000008ff690 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 340, 2 1029 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b0dc10_0 .var "EX_ALU_OP", 3 0;
v0000000000b0e4d0_0 .var "EX_Bit11_0", 31 0;
v0000000000b0e570_0 .var "EX_Bit15_12", 3 0;
v0000000000b0e6b0_0 .var "EX_RF_instr", 0 0;
v0000000000b0e750_0 .var "EX_Shift_imm", 0 0;
v0000000000b0f0b0_0 .var "EX_addresing_modes", 7 0;
v0000000000b0ecf0_0 .var "EX_load_instr", 0 0;
v0000000000b0e930_0 .var "EX_mem_read_write", 0 0;
v0000000000b0ebb0_0 .var "EX_mem_size", 0 0;
v0000000000b0f150_0 .net "ID_Bit11_0", 11 0, v0000000000bb5c60_0;  alias, 1 drivers
v0000000000af3060_0 .net "ID_Bit15_12", 3 0, v0000000000bb51c0_0;  alias, 1 drivers
v0000000000af4960_0 .net "ID_CU", 6 0, L_0000000000c16220;  alias, 1 drivers
v0000000000953490_0 .net "ID_addresing_modes", 7 0, o0000000000b64bb8;  alias, 0 drivers
v00000000009537b0_0 .net "ID_mem_read_write", 0 0, L_0000000000c15280;  alias, 1 drivers
v0000000000bb4a40_0 .net "ID_mem_size", 0 0, o0000000000b64c18;  alias, 0 drivers
v0000000000bb5620_0 .net "clk", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bb56c0_0 .net "mux_out_1", 31 0, L_000000000099d6b0;  alias, 1 drivers
v0000000000bb5580_0 .var "mux_out_1_A", 31 0;
v0000000000bb4e00_0 .net "mux_out_2", 31 0, L_000000000099d800;  alias, 1 drivers
v0000000000bb47c0_0 .var "mux_out_2_B", 31 0;
v0000000000bb4680_0 .net "mux_out_3", 31 0, L_000000000099d250;  alias, 1 drivers
v0000000000bb4540_0 .var "mux_out_3_C", 31 0;
E_0000000000b3d5b0 .event posedge, v0000000000b1f4a0_0;
S_00000000008ff990 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 145, 2 967 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000bb53a0_0 .net8 "DataOut", 31 0, RS_0000000000b65158;  alias, 2 drivers
v0000000000bb4ae0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000b65188;  alias, 0 drivers
v0000000000bb5c60_0 .var "ID_Bit11_0", 11 0;
v0000000000bb51c0_0 .var "ID_Bit15_12", 3 0;
v0000000000bb5260_0 .var "ID_Bit19_16", 3 0;
v0000000000bb45e0_0 .var "ID_Bit23_0", 23 0;
v0000000000bb5940_0 .var "ID_Bit31_0", 31 0;
v0000000000bb5da0_0 .var "ID_Bit31_28", 3 0;
v0000000000bb4720_0 .var "ID_Bit3_0", 3 0;
v0000000000bb4860_0 .var "ID_Next_PC", 31 0;
v0000000000bb49a0_0 .net "PC4", 31 0, L_0000000000c15fa0;  alias, 1 drivers
v0000000000bb5800_0 .net "Reset", 0 0, v0000000000bc9410_0;  1 drivers
v0000000000bb5760_0 .net "clk", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bb60c0_0 .net "nop", 0 0, v0000000000b1fd60_0;  alias, 1 drivers
S_00000000008f72d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 503, 2 1095 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000bb4900_0 .net "MEM_RF_Enable", 0 0, v0000000000b1e1e0_0;  alias, 1 drivers
v0000000000bb4b80_0 .net "MEM_load_instr", 0 0, v0000000000b0e390_0;  alias, 1 drivers
v0000000000bb4c20_0 .var "WB_RF_Enable", 0 0;
v0000000000bb5d00_0 .var "WB_load_instr", 0 0;
v0000000000bb4cc0_0 .net "alu_out", 31 0, v0000000000b1f5e0_0;  alias, 1 drivers
v0000000000bb59e0_0 .net "bit15_12", 3 0, v0000000000b1fb80_0;  alias, 1 drivers
v0000000000bb4d60_0 .net "clk", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bb4ea0_0 .net "data_r_out", 31 0, v0000000000bb90a0_0;  alias, 1 drivers
v0000000000bb4f40_0 .var "wb_alu_out", 31 0;
v0000000000bb5300_0 .var "wb_bit15_12", 3 0;
v0000000000bb4fe0_0 .var "wb_data_r_out", 31 0;
S_00000000008f7460 .scope module, "Status_register" "Status_register" 2 170, 2 756 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000bb58a0_0 .net "S", 0 0, L_0000000000bcc278;  alias, 1 drivers
v0000000000bb5080_0 .net "cc_in", 3 0, L_0000000000c14ba0;  alias, 1 drivers
v0000000000bb54e0_0 .var "cc_out", 3 0;
v0000000000bb5120_0 .net "clk", 0 0, v0000000000bca130_0;  alias, 1 drivers
S_00000000008f75f0 .scope module, "alu_1" "alu" 2 126, 3 4 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bb5f80_0 .net "A", 31 0, L_000000000099d790;  alias, 1 drivers
v0000000000bb5a80_0 .net "Alu_Out", 3 0, L_0000000000bc8e70;  alias, 1 drivers
L_0000000000bcc2c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000bb5440_0 .net "B", 31 0, L_0000000000bcc2c0;  1 drivers
L_0000000000bcc350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bb5b20_0 .net "Cin", 0 0, L_0000000000bcc350;  1 drivers
L_0000000000bcc308 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bb5bc0_0 .net "OPS", 3 0, L_0000000000bcc308;  1 drivers
v0000000000bb5e40_0 .var "OPS_result", 32 0;
v0000000000bb5ee0_0 .net "S", 31 0, L_0000000000c15fa0;  alias, 1 drivers
v0000000000bb6020_0 .net *"_ivl_11", 0 0, L_0000000000bc9230;  1 drivers
v0000000000bb4220_0 .net *"_ivl_16", 0 0, L_0000000000bc92d0;  1 drivers
v0000000000bb42c0_0 .net *"_ivl_3", 0 0, L_0000000000bc9c30;  1 drivers
v0000000000bb4360_0 .net *"_ivl_7", 0 0, L_0000000000bc9cd0;  1 drivers
v0000000000bb4400_0 .var/i "ol", 31 0;
v0000000000bb44a0_0 .var/i "tc", 31 0;
v0000000000bb7770_0 .var/i "tn", 31 0;
v0000000000bb7f90_0 .var/i "tv", 31 0;
v0000000000bb7130_0 .var/i "tz", 31 0;
E_0000000000b3d430/0 .event edge, v0000000000bb5bc0_0, v0000000000bb5f80_0, v0000000000bb5440_0, v0000000000bb5b20_0;
E_0000000000b3d430/1 .event edge, v0000000000bb5e40_0, v0000000000bb4400_0;
E_0000000000b3d430 .event/or E_0000000000b3d430/0, E_0000000000b3d430/1;
L_0000000000bc9c30 .part v0000000000bb7770_0, 0, 1;
L_0000000000bc9cd0 .part v0000000000bb7130_0, 0, 1;
L_0000000000bc9230 .part v0000000000bb44a0_0, 0, 1;
L_0000000000bc8e70 .concat8 [ 1 1 1 1], L_0000000000bc92d0, L_0000000000bc9230, L_0000000000bc9cd0, L_0000000000bc9c30;
L_0000000000bc92d0 .part v0000000000bb7f90_0, 0, 1;
L_0000000000c15fa0 .part v0000000000bb5e40_0, 0, 32;
S_00000000009312d0 .scope module, "alu_2" "alu" 2 195, 3 4 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bb7590_0 .net "A", 31 0, L_0000000000b17b90;  alias, 1 drivers
v0000000000bb6690_0 .net "Alu_Out", 3 0, L_0000000000c151e0;  alias, 1 drivers
v0000000000bb6e10_0 .net "B", 31 0, v0000000000bb4860_0;  alias, 1 drivers
L_0000000000bcc3e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bb6550_0 .net "Cin", 0 0, L_0000000000bcc3e0;  1 drivers
L_0000000000bcc398 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bb6cd0_0 .net "OPS", 3 0, L_0000000000bcc398;  1 drivers
v0000000000bb7810_0 .var "OPS_result", 32 0;
v0000000000bb7c70_0 .net "S", 31 0, L_0000000000c15140;  alias, 1 drivers
v0000000000bb71d0_0 .net *"_ivl_11", 0 0, L_0000000000c14c40;  1 drivers
v0000000000bb6410_0 .net *"_ivl_16", 0 0, L_0000000000c15820;  1 drivers
v0000000000bb7d10_0 .net *"_ivl_3", 0 0, L_0000000000c16040;  1 drivers
v0000000000bb76d0_0 .net *"_ivl_7", 0 0, L_0000000000c167c0;  1 drivers
v0000000000bb7630_0 .var/i "ol", 31 0;
v0000000000bb73b0_0 .var/i "tc", 31 0;
v0000000000bb78b0_0 .var/i "tn", 31 0;
v0000000000bb7a90_0 .var/i "tv", 31 0;
v0000000000bb7ef0_0 .var/i "tz", 31 0;
E_0000000000b3cbb0/0 .event edge, v0000000000bb6cd0_0, v0000000000bb7590_0, v0000000000bb4860_0, v0000000000bb6550_0;
E_0000000000b3cbb0/1 .event edge, v0000000000bb7810_0, v0000000000bb7630_0;
E_0000000000b3cbb0 .event/or E_0000000000b3cbb0/0, E_0000000000b3cbb0/1;
L_0000000000c16040 .part v0000000000bb78b0_0, 0, 1;
L_0000000000c167c0 .part v0000000000bb7ef0_0, 0, 1;
L_0000000000c14c40 .part v0000000000bb73b0_0, 0, 1;
L_0000000000c151e0 .concat8 [ 1 1 1 1], L_0000000000c15820, L_0000000000c14c40, L_0000000000c167c0, L_0000000000c16040;
L_0000000000c15820 .part v0000000000bb7a90_0, 0, 1;
L_0000000000c15140 .part v0000000000bb7810_0, 0, 32;
S_0000000000931460 .scope module, "alu_main" "alu" 2 383, 3 4 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bb7950_0 .net "A", 31 0, v0000000000bb5580_0;  alias, 1 drivers
v0000000000bb79f0_0 .net "Alu_Out", 3 0, L_0000000000c14ba0;  alias, 1 drivers
v0000000000bb8030_0 .net "B", 31 0, L_000000000099db10;  alias, 1 drivers
v0000000000bb7b30_0 .net "Cin", 0 0, v0000000000bc8330_0;  alias, 1 drivers
v0000000000bb7bd0_0 .net "OPS", 3 0, v0000000000b0dc10_0;  alias, 1 drivers
v0000000000bb7db0_0 .var "OPS_result", 32 0;
v0000000000bb6f50_0 .net "S", 31 0, L_0000000000c144c0;  alias, 1 drivers
v0000000000bb74f0_0 .net *"_ivl_11", 0 0, L_0000000000c14b00;  1 drivers
v0000000000bb6eb0_0 .net *"_ivl_16", 0 0, L_0000000000c14420;  1 drivers
v0000000000bb7e50_0 .net *"_ivl_3", 0 0, L_0000000000c162c0;  1 drivers
v0000000000bb80d0_0 .net *"_ivl_7", 0 0, L_0000000000c16a40;  1 drivers
v0000000000bb6a50_0 .var/i "ol", 31 0;
v0000000000bb6730_0 .var/i "tc", 31 0;
v0000000000bb6230_0 .var/i "tn", 31 0;
v0000000000bb6370_0 .var/i "tv", 31 0;
v0000000000bb67d0_0 .var/i "tz", 31 0;
E_0000000000b3d4b0/0 .event edge, v0000000000b0dc10_0, v0000000000bb5580_0, v0000000000bb8030_0, v0000000000bb7b30_0;
E_0000000000b3d4b0/1 .event edge, v0000000000bb7db0_0, v0000000000bb6a50_0;
E_0000000000b3d4b0 .event/or E_0000000000b3d4b0/0, E_0000000000b3d4b0/1;
L_0000000000c162c0 .part v0000000000bb6230_0, 0, 1;
L_0000000000c16a40 .part v0000000000bb67d0_0, 0, 1;
L_0000000000c14b00 .part v0000000000bb6730_0, 0, 1;
L_0000000000c14ba0 .concat8 [ 1 1 1 1], L_0000000000c14420, L_0000000000c14b00, L_0000000000c16a40, L_0000000000c162c0;
L_0000000000c14420 .part v0000000000bb6370_0, 0, 1;
L_0000000000c144c0 .part v0000000000bb7db0_0, 0, 32;
S_00000000009315f0 .scope module, "control_unit" "control_unit" 2 298, 2 601 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "A";
v0000000000bb64b0_0 .net8 "A", 31 0, RS_0000000000b65158;  alias, 2 drivers
v0000000000bb7270_0 .net "C_U_out", 6 0, L_0000000000c16220;  alias, 1 drivers
v0000000000bb7310_0 .net "ID_B_instr", 0 0, L_0000000000c14ec0;  alias, 1 drivers
v0000000000bb62d0_0 .net "MemReadWrite", 0 0, L_0000000000c15280;  alias, 1 drivers
v0000000000bb65f0_0 .net *"_ivl_11", 0 0, L_0000000000c15c80;  1 drivers
v0000000000bb6870_0 .net *"_ivl_18", 3 0, v0000000000bb6af0_0;  1 drivers
v0000000000bb6910_0 .net *"_ivl_3", 0 0, L_0000000000c156e0;  1 drivers
v0000000000bb69b0_0 .net *"_ivl_7", 0 0, L_0000000000c15780;  1 drivers
v0000000000bb6af0_0 .var "alu_op", 3 0;
v0000000000bb6b90_0 .var/i "b_bl", 31 0;
v0000000000bb6ff0_0 .var/i "b_instr", 31 0;
v0000000000bb7450_0 .net "clk", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bb6c30_0 .var/i "condAsserted", 31 0;
v0000000000bb6d70_0 .var "instr", 2 0;
v0000000000bb7090_0 .var/i "l", 31 0;
v0000000000bb96e0_0 .var/i "l_instr", 31 0;
v0000000000bba040_0 .var/i "m_rw", 31 0;
v0000000000bb89c0_0 .var/i "r_sr_off", 31 0;
v0000000000bb9820_0 .var/i "rf_instr", 31 0;
v0000000000bba0e0_0 .var/i "s_imm", 31 0;
v0000000000bb9c80_0 .var/i "u", 31 0;
E_0000000000b3d530/0 .event edge, v0000000000bb53a0_0, v0000000000bb6d70_0, v0000000000bb7090_0, v0000000000bb9c80_0;
E_0000000000b3d530/1 .event edge, v0000000000bb89c0_0, v0000000000bb6b90_0;
E_0000000000b3d530 .event/or E_0000000000b3d530/0, E_0000000000b3d530/1;
L_0000000000c156e0 .part v0000000000bba0e0_0, 0, 1;
L_0000000000c15780 .part v0000000000bb9820_0, 0, 1;
L_0000000000c15c80 .part v0000000000bb96e0_0, 0, 1;
L_0000000000c14ec0 .part v0000000000bb6ff0_0, 0, 1;
L_0000000000c16220 .concat8 [ 1 1 4 1], L_0000000000c15780, L_0000000000c15c80, v0000000000bb6af0_0, L_0000000000c156e0;
L_0000000000c15280 .part v0000000000bba040_0, 0, 1;
S_000000000094e4b0 .scope module, "data_ram" "data_ram256x8" 2 475, 2 1140 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bb9f00_0 .net "Address", 31 0, v0000000000b1f5e0_0;  alias, 1 drivers
v0000000000bb8560_0 .net "DataIn", 31 0, v0000000000b1ff40_0;  alias, 1 drivers
v0000000000bb90a0_0 .var "DataOut", 31 0;
v0000000000bb9320 .array "Mem", 255 0, 7 0;
v0000000000bb9be0_0 .net "ReadWrite", 0 0, v0000000000b0e250_0;  alias, 1 drivers
v0000000000bb93c0_0 .net "Size", 0 0, o0000000000b668c8;  alias, 0 drivers
E_0000000000b3d2b0/0 .event edge, v0000000000bb93c0_0, v0000000000b1ff40_0, v0000000000b1f5e0_0, v0000000000b0e250_0;
E_0000000000b3d2b0/1 .event edge, v0000000000bb4ea0_0;
E_0000000000b3d2b0 .event/or E_0000000000b3d2b0/0, E_0000000000b3d2b0/1;
S_000000000094e640 .scope module, "h_u" "hazard_unit" 2 546, 2 1284 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 4 "EX_Bit15_12";
    .port_info 11 /INPUT 4 "MEM_Bit15_12";
    .port_info 12 /INPUT 4 "WB_Bit15_12";
    .port_info 13 /INPUT 4 "ID_Bit3_0";
    .port_info 14 /INPUT 4 "ID_Bit19_16";
v0000000000bb8ba0_0 .net "EX_Bit15_12", 3 0, v0000000000b0e570_0;  alias, 1 drivers
v0000000000bb9280_0 .net "EX_RF_Enable", 0 0, v0000000000b0e6b0_0;  alias, 1 drivers
v0000000000bb8a60_0 .net "EX_load_instr", 0 0, v0000000000b0ecf0_0;  alias, 1 drivers
v0000000000bb8e20_0 .net "ID_Bit19_16", 3 0, v0000000000bb5260_0;  alias, 1 drivers
v0000000000bb9640_0 .net "ID_Bit3_0", 3 0, v0000000000bb4720_0;  alias, 1 drivers
v0000000000bb8740_0 .var "IF_ID_load", 0 0;
v0000000000bb8b00_0 .net "MEM_Bit15_12", 3 0, v0000000000b1fb80_0;  alias, 1 drivers
v0000000000bb9140_0 .net "MEM_RF_Enable", 0 0, v0000000000b1e1e0_0;  alias, 1 drivers
v0000000000bb8420_0 .var "MUX1_signal", 1 0;
v0000000000bb8f60_0 .var "MUX2_signal", 1 0;
v0000000000bb8c40_0 .var "MUX3_signal", 1 0;
v0000000000bb82e0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bb9d20_0 .var "PC_RF_load", 0 0;
v0000000000bb8ec0_0 .net "WB_Bit15_12", 3 0, v0000000000bb5300_0;  alias, 1 drivers
v0000000000bb8ce0_0 .net "WB_RF_Enable", 0 0, v0000000000bb4c20_0;  alias, 1 drivers
E_0000000000b3e230 .event edge, v0000000000b1f400_0, v0000000000bb5260_0, v0000000000b1edc0_0, v0000000000bb4720_0;
S_000000000094e7d0 .scope module, "inst_ram" "inst_ram256x8" 2 115, 2 1115 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000bb9fa0_0 .net "Address", 31 0, L_000000000099d790;  alias, 1 drivers
v0000000000bb8240_0 .var "DataOut", 31 0;
v0000000000bb8d80 .array "Mem", 255 0, 7 0;
v0000000000bb9000_0 .net "Reset", 0 0, v0000000000bc9410_0;  alias, 1 drivers
E_0000000000b3de70 .event edge, v0000000000bb5800_0, v0000000000bb5f80_0, v0000000000bb53a0_0;
S_00000000008efd10 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 313, 2 1205 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 7 "NOP_S";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 7 "MUX_Out";
L_000000000099d950 .functor BUFZ 7, v0000000000bb9a00_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000bb8380_0 .net "C_U", 6 0, L_0000000000c16220;  alias, 1 drivers
v0000000000bb9960_0 .net "HF_U", 0 0, v0000000000bb82e0_0;  alias, 1 drivers
v0000000000bb84c0_0 .net "MUX_Out", 6 0, L_000000000099d950;  alias, 1 drivers
v0000000000bb9780_0 .net "NOP_S", 6 0, o0000000000b66e98;  alias, 0 drivers
v0000000000bb9a00_0 .var "salida", 6 0;
E_0000000000b3e170 .event edge, v0000000000bb82e0_0, v0000000000af4960_0;
S_00000000008efea0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 104, 2 1231 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b17b20 .functor BUFZ 32, v0000000000bb9460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb91e0_0 .net "A", 31 0, L_0000000000c15fa0;  alias, 1 drivers
v0000000000bb9aa0_0 .net "B", 31 0, L_0000000000c15140;  alias, 1 drivers
v0000000000bb9b40_0 .net "MUX_Out", 31 0, L_0000000000b17b20;  alias, 1 drivers
v0000000000bb9460_0 .var "salida", 31 0;
v0000000000bb8600_0 .net "sig", 0 0, v0000000000b1fd60_0;  alias, 1 drivers
E_0000000000b3e430 .event edge, v0000000000b1fd60_0, v0000000000bb49a0_0, v0000000000bb7c70_0;
S_0000000000b5ed20 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 410, 2 1231 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_000000000099db10 .functor BUFZ 32, v0000000000bb9500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb98c0_0 .net "A", 31 0, v0000000000bb47c0_0;  alias, 1 drivers
v0000000000bb9dc0_0 .net "B", 31 0, v0000000000bc7b10_0;  alias, 1 drivers
v0000000000bb9e60_0 .net "MUX_Out", 31 0, L_000000000099db10;  alias, 1 drivers
v0000000000bb9500_0 .var "salida", 31 0;
v0000000000bb86a0_0 .net "sig", 0 0, v0000000000b0e750_0;  alias, 1 drivers
E_0000000000b3e6f0 .event edge, v0000000000b0e750_0, v0000000000bb47c0_0, v0000000000bb9dc0_0;
S_0000000000b5f4f0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 489, 2 1231 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_000000000099dcd0 .functor BUFZ 32, v0000000000bb8920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb87e0_0 .net "A", 31 0, v0000000000bb90a0_0;  alias, 1 drivers
v0000000000bb95a0_0 .net "B", 31 0, v0000000000b1f5e0_0;  alias, 1 drivers
v0000000000bb8880_0 .net "MUX_Out", 31 0, L_000000000099dcd0;  alias, 1 drivers
v0000000000bb8920_0 .var "salida", 31 0;
v0000000000bbce40_0 .net "sig", 0 0, o0000000000b67258;  alias, 0 drivers
E_0000000000b3e1b0 .event edge, v0000000000bbce40_0, v0000000000bb4ea0_0, v0000000000b1f5e0_0;
S_0000000000b5f360 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 526, 2 1231 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_000000000099d2c0 .functor BUFZ 32, v0000000000bbd700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bbc260_0 .net "A", 31 0, v0000000000bb4fe0_0;  alias, 1 drivers
v0000000000bbd980_0 .net "B", 31 0, v0000000000bb4f40_0;  alias, 1 drivers
v0000000000bbcee0_0 .net "MUX_Out", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbd700_0 .var "salida", 31 0;
v0000000000bbc300_0 .net "sig", 0 0, v0000000000bb5d00_0;  alias, 1 drivers
E_0000000000b3e5f0 .event edge, v0000000000bb5d00_0, v0000000000bb4fe0_0, v0000000000bb4f40_0;
S_0000000000b5eb90 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 208, 2 1231 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_000000000099d410 .functor BUFZ 32, v0000000000bbc8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bbcf80_0 .net "A", 31 0, L_0000000000c15fa0;  alias, 1 drivers
v0000000000bbd520_0 .net "B", 31 0, L_0000000000c15140;  alias, 1 drivers
v0000000000bbc800_0 .net "MUX_Out", 31 0, L_000000000099d410;  alias, 1 drivers
v0000000000bbc8a0_0 .var "salida", 31 0;
v0000000000bbc580_0 .net "sig", 0 0, v0000000000b1fd60_0;  alias, 1 drivers
S_0000000000b5f680 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 250, 2 1180 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_000000000099d6b0 .functor BUFZ 32, v0000000000bbcda0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bbcd00_0 .net "A_O", 31 0, L_0000000000c144c0;  alias, 1 drivers
v0000000000bbd7a0_0 .net "HF_U", 1 0, v0000000000bb8420_0;  alias, 1 drivers
v0000000000bbc940_0 .net "MUX_Out", 31 0, L_000000000099d6b0;  alias, 1 drivers
v0000000000bbd3e0_0 .net "M_O", 31 0, L_000000000099dcd0;  alias, 1 drivers
v0000000000bbc620_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbd0c0_0 .net "X", 31 0, v0000000000bc27a0_0;  alias, 1 drivers
v0000000000bbcda0_0 .var "salida", 31 0;
E_0000000000b3de30/0 .event edge, v0000000000bb8420_0, v0000000000bbd0c0_0, v0000000000b1f9a0_0, v0000000000bb8880_0;
E_0000000000b3de30/1 .event edge, v0000000000bbcee0_0;
E_0000000000b3de30 .event/or E_0000000000b3de30/0, E_0000000000b3de30/1;
S_0000000000b5eeb0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 265, 2 1180 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_000000000099d800 .functor BUFZ 32, v0000000000bbc440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bbd2a0_0 .net "A_O", 31 0, L_0000000000c144c0;  alias, 1 drivers
v0000000000bbe060_0 .net "HF_U", 1 0, v0000000000bb8f60_0;  alias, 1 drivers
v0000000000bbcb20_0 .net "MUX_Out", 31 0, L_000000000099d800;  alias, 1 drivers
v0000000000bbe100_0 .net "M_O", 31 0, L_000000000099dcd0;  alias, 1 drivers
v0000000000bbd020_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbc3a0_0 .net "X", 31 0, v0000000000bc40a0_0;  alias, 1 drivers
v0000000000bbc440_0 .var "salida", 31 0;
E_0000000000b3da30/0 .event edge, v0000000000bb8f60_0, v0000000000bbc3a0_0, v0000000000b1f9a0_0, v0000000000bb8880_0;
E_0000000000b3da30/1 .event edge, v0000000000bbcee0_0;
E_0000000000b3da30 .event/or E_0000000000b3da30/0, E_0000000000b3da30/1;
S_0000000000b5f040 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 279, 2 1180 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_000000000099d250 .functor BUFZ 32, v0000000000bbc760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bbcc60_0 .net "A_O", 31 0, L_0000000000c144c0;  alias, 1 drivers
v0000000000bbd8e0_0 .net "HF_U", 1 0, v0000000000bb8c40_0;  alias, 1 drivers
v0000000000bbc4e0_0 .net "MUX_Out", 31 0, L_000000000099d250;  alias, 1 drivers
v0000000000bbd840_0 .net "M_O", 31 0, L_000000000099dcd0;  alias, 1 drivers
v0000000000bbc6c0_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbdca0_0 .net "X", 31 0, v0000000000bc48c0_0;  alias, 1 drivers
v0000000000bbc760_0 .var "salida", 31 0;
E_0000000000b3e070/0 .event edge, v0000000000bb8c40_0, v0000000000bbdca0_0, v0000000000b1f9a0_0, v0000000000bb8880_0;
E_0000000000b3e070/1 .event edge, v0000000000bbcee0_0;
E_0000000000b3e070 .event/or E_0000000000b3e070/0, E_0000000000b3e070/1;
S_0000000000b5f1d0 .scope module, "register_file_1" "register_file" 2 227, 4 9 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_000000000099d790 .functor BUFZ 32, v0000000000bc1fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc28e0_0 .net "C", 3 0, o0000000000b68c98;  alias, 0 drivers
v0000000000bc2c00_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc5180_0 .net "E", 15 0, v0000000000bc0320_0;  1 drivers
v0000000000bc4d20_0 .net "MO", 31 0, v0000000000bc4320_0;  1 drivers
v0000000000bc5400_0 .net "PA", 31 0, v0000000000bc27a0_0;  alias, 1 drivers
v0000000000bc5ae0_0 .net "PB", 31 0, v0000000000bc40a0_0;  alias, 1 drivers
v0000000000bc52c0_0 .net "PCLd", 0 0, v0000000000bb9d20_0;  alias, 1 drivers
v0000000000bc5cc0_0 .net "PCin", 31 0, L_0000000000b17b20;  alias, 1 drivers
v0000000000bc5680_0 .net "PCout", 31 0, L_000000000099d790;  alias, 1 drivers
v0000000000bc5720_0 .net "PD", 31 0, v0000000000bc48c0_0;  alias, 1 drivers
v0000000000bc59a0_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc5900_0 .net "Q0", 31 0, v0000000000bbdd40_0;  1 drivers
v0000000000bc57c0_0 .net "Q1", 31 0, v0000000000bbde80_0;  1 drivers
v0000000000bc5040_0 .net "Q10", 31 0, v0000000000bbd340_0;  1 drivers
v0000000000bc55e0_0 .net "Q11", 31 0, v0000000000bbcbc0_0;  1 drivers
v0000000000bc5540_0 .net "Q12", 31 0, v0000000000bc0640_0;  1 drivers
v0000000000bc54a0_0 .net "Q13", 31 0, v0000000000bc1a40_0;  1 drivers
v0000000000bc5d60_0 .net "Q14", 31 0, v0000000000bc1860_0;  1 drivers
v0000000000bc5a40_0 .net "Q15", 31 0, v0000000000bc1fe0_0;  1 drivers
v0000000000bc5360_0 .net "Q2", 31 0, v0000000000bc1720_0;  1 drivers
v0000000000bc5860_0 .net "Q3", 31 0, v0000000000bc0c80_0;  1 drivers
v0000000000bc4dc0_0 .net "Q4", 31 0, v0000000000bc0be0_0;  1 drivers
v0000000000bc5b80_0 .net "Q5", 31 0, v0000000000bc0aa0_0;  1 drivers
v0000000000bc5f40_0 .net "Q6", 31 0, v0000000000bc1c20_0;  1 drivers
v0000000000bc5c20_0 .net "Q7", 31 0, v0000000000bc0500_0;  1 drivers
v0000000000bc5e00_0 .net "Q8", 31 0, v0000000000bc0b40_0;  1 drivers
v0000000000bc5ea0_0 .net "Q9", 31 0, v0000000000bc1ea0_0;  1 drivers
v0000000000bc5fe0_0 .net "RFLd", 0 0, o0000000000b68cf8;  alias, 0 drivers
v0000000000bc6080_0 .net "RST", 0 0, v0000000000bc9410_0;  alias, 1 drivers
v0000000000bc6120_0 .net "SA", 3 0, v0000000000bb5260_0;  alias, 1 drivers
v0000000000bc4aa0_0 .net "SB", 3 0, v0000000000bb4720_0;  alias, 1 drivers
v0000000000bc4b40_0 .net "SD", 3 0, o0000000000b69478;  alias, 0 drivers
L_0000000000c14380 .part v0000000000bc0320_0, 0, 1;
L_0000000000c16360 .part v0000000000bc0320_0, 1, 1;
L_0000000000c15d20 .part v0000000000bc0320_0, 2, 1;
L_0000000000c142e0 .part v0000000000bc0320_0, 3, 1;
L_0000000000c16400 .part v0000000000bc0320_0, 4, 1;
L_0000000000c16680 .part v0000000000bc0320_0, 5, 1;
L_0000000000c15e60 .part v0000000000bc0320_0, 6, 1;
L_0000000000c14d80 .part v0000000000bc0320_0, 7, 1;
L_0000000000c14f60 .part v0000000000bc0320_0, 8, 1;
L_0000000000c15dc0 .part v0000000000bc0320_0, 9, 1;
L_0000000000c15be0 .part v0000000000bc0320_0, 10, 1;
L_0000000000c15f00 .part v0000000000bc0320_0, 11, 1;
L_0000000000c15b40 .part v0000000000bc0320_0, 12, 1;
L_0000000000c16180 .part v0000000000bc0320_0, 13, 1;
L_0000000000c15500 .part v0000000000bc0320_0, 14, 1;
L_0000000000c14e20 .part v0000000000bc0320_0, 15, 1;
S_0000000000b5e870 .scope module, "R0" "register" 4 36, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bbc9e0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bbd660_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbdd40_0 .var "Q", 31 0;
v0000000000bbd160_0 .net "RFLd", 0 0, L_0000000000c14380;  1 drivers
S_0000000000b5ea00 .scope module, "R1" "register" 4 37, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bbd200_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bbdde0_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbde80_0 .var "Q", 31 0;
v0000000000bbdac0_0 .net "RFLd", 0 0, L_0000000000c16360;  1 drivers
S_0000000000bbf210 .scope module, "R10" "register" 4 46, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bbda20_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bbdb60_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbd340_0 .var "Q", 31 0;
v0000000000bbdf20_0 .net "RFLd", 0 0, L_0000000000c15be0;  1 drivers
S_0000000000bbfb70 .scope module, "R11" "register" 4 47, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bbdfc0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bbca80_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bbcbc0_0 .var "Q", 31 0;
v0000000000bbd480_0 .net "RFLd", 0 0, L_0000000000c15f00;  1 drivers
S_0000000000bbf3a0 .scope module, "R12" "register" 4 48, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bbd5c0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bbdc00_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc0640_0 .var "Q", 31 0;
v0000000000bc1f40_0 .net "RFLd", 0 0, L_0000000000c15b40;  1 drivers
S_0000000000bbf530 .scope module, "R13" "register" 4 49, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc15e0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc03c0_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc1a40_0 .var "Q", 31 0;
v0000000000bc0460_0 .net "RFLd", 0 0, L_0000000000c16180;  1 drivers
S_0000000000bbf6c0 .scope module, "R14" "register" 4 50, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc1d60_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc1400_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc1860_0 .var "Q", 31 0;
v0000000000bc1cc0_0 .net "RFLd", 0 0, L_0000000000c15500;  1 drivers
S_0000000000bbf850 .scope module, "R15" "PCregister" 4 51, 4 154 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
v0000000000bc0280_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc0d20_0 .net "PCin", 31 0, L_0000000000b17b20;  alias, 1 drivers
v0000000000bc17c0_0 .net "PW", 31 0, v0000000000bc4320_0;  alias, 1 drivers
v0000000000bc1fe0_0 .var "Q", 31 0;
v0000000000bc0e60_0 .net "RFLd", 0 0, L_0000000000c14e20;  1 drivers
v0000000000bc1900_0 .net "RST", 0 0, v0000000000bc9410_0;  alias, 1 drivers
E_0000000000b3db30 .event posedge, v0000000000bb5800_0;
S_0000000000bbeef0 .scope module, "R2" "register" 4 38, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc0f00_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc0780_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc1720_0 .var "Q", 31 0;
v0000000000bc1040_0 .net "RFLd", 0 0, L_0000000000c15d20;  1 drivers
S_0000000000bbea40 .scope module, "R3" "register" 4 39, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc0dc0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc19a0_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc0c80_0 .var "Q", 31 0;
v0000000000bc06e0_0 .net "RFLd", 0 0, L_0000000000c142e0;  1 drivers
S_0000000000bbf9e0 .scope module, "R4" "register" 4 40, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc05a0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc1ae0_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc0be0_0 .var "Q", 31 0;
v0000000000bc0fa0_0 .net "RFLd", 0 0, L_0000000000c16400;  1 drivers
S_0000000000bbe720 .scope module, "R5" "register" 4 41, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc1360_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc1b80_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc0aa0_0 .var "Q", 31 0;
v0000000000bc1680_0 .net "RFLd", 0 0, L_0000000000c16680;  1 drivers
S_0000000000bbfd00 .scope module, "R6" "register" 4 42, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc10e0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc0820_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc1c20_0 .var "Q", 31 0;
v0000000000bc1180_0 .net "RFLd", 0 0, L_0000000000c15e60;  1 drivers
S_0000000000bbebd0 .scope module, "R7" "register" 4 43, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc08c0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc0960_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc0500_0 .var "Q", 31 0;
v0000000000bc1220_0 .net "RFLd", 0 0, L_0000000000c14d80;  1 drivers
S_0000000000bbed60 .scope module, "R8" "register" 4 44, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc12c0_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc0a00_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc0b40_0 .var "Q", 31 0;
v0000000000bc14a0_0 .net "RFLd", 0 0, L_0000000000c14f60;  1 drivers
S_0000000000bbf080 .scope module, "R9" "register" 4 45, 4 139 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc2080_0 .net "CLK", 0 0, v0000000000bca130_0;  alias, 1 drivers
v0000000000bc1e00_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
v0000000000bc1ea0_0 .var "Q", 31 0;
v0000000000bc1540_0 .net "RFLd", 0 0, L_0000000000c15dc0;  1 drivers
S_0000000000bbe8b0 .scope module, "bc" "binary_decoder" 4 22, 4 56 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bc2120_0 .net "C", 3 0, o0000000000b68c98;  alias, 0 drivers
v0000000000bc0320_0 .var "E", 15 0;
v0000000000bc23e0_0 .net "Ld", 0 0, o0000000000b68cf8;  alias, 0 drivers
E_0000000000b3e830 .event edge, v0000000000bc23e0_0, v0000000000bc2120_0;
S_0000000000bbfe90 .scope module, "muxA" "multiplexer" 4 25, 4 88 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc2340_0 .net "I0", 31 0, v0000000000bbdd40_0;  alias, 1 drivers
v0000000000bc3380_0 .net "I1", 31 0, v0000000000bbde80_0;  alias, 1 drivers
v0000000000bc36a0_0 .net "I10", 31 0, v0000000000bbd340_0;  alias, 1 drivers
v0000000000bc31a0_0 .net "I11", 31 0, v0000000000bbcbc0_0;  alias, 1 drivers
v0000000000bc3d80_0 .net "I12", 31 0, v0000000000bc0640_0;  alias, 1 drivers
v0000000000bc3100_0 .net "I13", 31 0, v0000000000bc1a40_0;  alias, 1 drivers
v0000000000bc39c0_0 .net "I14", 31 0, v0000000000bc1860_0;  alias, 1 drivers
v0000000000bc3ba0_0 .net "I15", 31 0, v0000000000bc1fe0_0;  alias, 1 drivers
v0000000000bc3240_0 .net "I2", 31 0, v0000000000bc1720_0;  alias, 1 drivers
v0000000000bc3420_0 .net "I3", 31 0, v0000000000bc0c80_0;  alias, 1 drivers
v0000000000bc2700_0 .net "I4", 31 0, v0000000000bc0be0_0;  alias, 1 drivers
v0000000000bc2e80_0 .net "I5", 31 0, v0000000000bc0aa0_0;  alias, 1 drivers
v0000000000bc3a60_0 .net "I6", 31 0, v0000000000bc1c20_0;  alias, 1 drivers
v0000000000bc3c40_0 .net "I7", 31 0, v0000000000bc0500_0;  alias, 1 drivers
v0000000000bc2f20_0 .net "I8", 31 0, v0000000000bc0b40_0;  alias, 1 drivers
v0000000000bc34c0_0 .net "I9", 31 0, v0000000000bc1ea0_0;  alias, 1 drivers
v0000000000bc27a0_0 .var "P", 31 0;
v0000000000bc4780_0 .net "S", 3 0, v0000000000bb5260_0;  alias, 1 drivers
E_0000000000b3e570/0 .event edge, v0000000000bc1fe0_0, v0000000000bc1860_0, v0000000000bc1a40_0, v0000000000bc0640_0;
E_0000000000b3e570/1 .event edge, v0000000000bbcbc0_0, v0000000000bbd340_0, v0000000000bc1ea0_0, v0000000000bc0b40_0;
E_0000000000b3e570/2 .event edge, v0000000000bc0500_0, v0000000000bc1c20_0, v0000000000bc0aa0_0, v0000000000bc0be0_0;
E_0000000000b3e570/3 .event edge, v0000000000bc0c80_0, v0000000000bc1720_0, v0000000000bbde80_0, v0000000000bbdd40_0;
E_0000000000b3e570/4 .event edge, v0000000000bb5260_0;
E_0000000000b3e570 .event/or E_0000000000b3e570/0, E_0000000000b3e570/1, E_0000000000b3e570/2, E_0000000000b3e570/3, E_0000000000b3e570/4;
S_0000000000bc0020 .scope module, "muxB" "multiplexer" 4 26, 4 88 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc3e20_0 .net "I0", 31 0, v0000000000bbdd40_0;  alias, 1 drivers
v0000000000bc4140_0 .net "I1", 31 0, v0000000000bbde80_0;  alias, 1 drivers
v0000000000bc3f60_0 .net "I10", 31 0, v0000000000bbd340_0;  alias, 1 drivers
v0000000000bc4460_0 .net "I11", 31 0, v0000000000bbcbc0_0;  alias, 1 drivers
v0000000000bc2480_0 .net "I12", 31 0, v0000000000bc0640_0;  alias, 1 drivers
v0000000000bc3740_0 .net "I13", 31 0, v0000000000bc1a40_0;  alias, 1 drivers
v0000000000bc2980_0 .net "I14", 31 0, v0000000000bc1860_0;  alias, 1 drivers
v0000000000bc4280_0 .net "I15", 31 0, v0000000000bc1fe0_0;  alias, 1 drivers
v0000000000bc2fc0_0 .net "I2", 31 0, v0000000000bc1720_0;  alias, 1 drivers
v0000000000bc3ce0_0 .net "I3", 31 0, v0000000000bc0c80_0;  alias, 1 drivers
v0000000000bc2ca0_0 .net "I4", 31 0, v0000000000bc0be0_0;  alias, 1 drivers
v0000000000bc3560_0 .net "I5", 31 0, v0000000000bc0aa0_0;  alias, 1 drivers
v0000000000bc2a20_0 .net "I6", 31 0, v0000000000bc1c20_0;  alias, 1 drivers
v0000000000bc3ec0_0 .net "I7", 31 0, v0000000000bc0500_0;  alias, 1 drivers
v0000000000bc32e0_0 .net "I8", 31 0, v0000000000bc0b40_0;  alias, 1 drivers
v0000000000bc4000_0 .net "I9", 31 0, v0000000000bc1ea0_0;  alias, 1 drivers
v0000000000bc40a0_0 .var "P", 31 0;
v0000000000bc41e0_0 .net "S", 3 0, v0000000000bb4720_0;  alias, 1 drivers
E_0000000000b3e3b0/0 .event edge, v0000000000bc1fe0_0, v0000000000bc1860_0, v0000000000bc1a40_0, v0000000000bc0640_0;
E_0000000000b3e3b0/1 .event edge, v0000000000bbcbc0_0, v0000000000bbd340_0, v0000000000bc1ea0_0, v0000000000bc0b40_0;
E_0000000000b3e3b0/2 .event edge, v0000000000bc0500_0, v0000000000bc1c20_0, v0000000000bc0aa0_0, v0000000000bc0be0_0;
E_0000000000b3e3b0/3 .event edge, v0000000000bc0c80_0, v0000000000bc1720_0, v0000000000bbde80_0, v0000000000bbdd40_0;
E_0000000000b3e3b0/4 .event edge, v0000000000bb4720_0;
E_0000000000b3e3b0 .event/or E_0000000000b3e3b0/0, E_0000000000b3e3b0/1, E_0000000000b3e3b0/2, E_0000000000b3e3b0/3, E_0000000000b3e3b0/4;
S_0000000000bbe270 .scope module, "muxD" "multiplexer" 4 27, 4 88 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc43c0_0 .net "I0", 31 0, v0000000000bbdd40_0;  alias, 1 drivers
v0000000000bc2d40_0 .net "I1", 31 0, v0000000000bbde80_0;  alias, 1 drivers
v0000000000bc37e0_0 .net "I10", 31 0, v0000000000bbd340_0;  alias, 1 drivers
v0000000000bc4500_0 .net "I11", 31 0, v0000000000bbcbc0_0;  alias, 1 drivers
v0000000000bc45a0_0 .net "I12", 31 0, v0000000000bc0640_0;  alias, 1 drivers
v0000000000bc2de0_0 .net "I13", 31 0, v0000000000bc1a40_0;  alias, 1 drivers
v0000000000bc4640_0 .net "I14", 31 0, v0000000000bc1860_0;  alias, 1 drivers
v0000000000bc3920_0 .net "I15", 31 0, v0000000000bc1fe0_0;  alias, 1 drivers
v0000000000bc2ac0_0 .net "I2", 31 0, v0000000000bc1720_0;  alias, 1 drivers
v0000000000bc2840_0 .net "I3", 31 0, v0000000000bc0c80_0;  alias, 1 drivers
v0000000000bc46e0_0 .net "I4", 31 0, v0000000000bc0be0_0;  alias, 1 drivers
v0000000000bc4820_0 .net "I5", 31 0, v0000000000bc0aa0_0;  alias, 1 drivers
v0000000000bc3880_0 .net "I6", 31 0, v0000000000bc1c20_0;  alias, 1 drivers
v0000000000bc2520_0 .net "I7", 31 0, v0000000000bc0500_0;  alias, 1 drivers
v0000000000bc3600_0 .net "I8", 31 0, v0000000000bc0b40_0;  alias, 1 drivers
v0000000000bc2b60_0 .net "I9", 31 0, v0000000000bc1ea0_0;  alias, 1 drivers
v0000000000bc48c0_0 .var "P", 31 0;
v0000000000bc3b00_0 .net "S", 3 0, o0000000000b69478;  alias, 0 drivers
E_0000000000b3e2b0/0 .event edge, v0000000000bc1fe0_0, v0000000000bc1860_0, v0000000000bc1a40_0, v0000000000bc0640_0;
E_0000000000b3e2b0/1 .event edge, v0000000000bbcbc0_0, v0000000000bbd340_0, v0000000000bc1ea0_0, v0000000000bc0b40_0;
E_0000000000b3e2b0/2 .event edge, v0000000000bc0500_0, v0000000000bc1c20_0, v0000000000bc0aa0_0, v0000000000bc0be0_0;
E_0000000000b3e2b0/3 .event edge, v0000000000bc0c80_0, v0000000000bc1720_0, v0000000000bbde80_0, v0000000000bbdd40_0;
E_0000000000b3e2b0/4 .event edge, v0000000000bc3b00_0;
E_0000000000b3e2b0 .event/or E_0000000000b3e2b0/0, E_0000000000b3e2b0/1, E_0000000000b3e2b0/2, E_0000000000b3e2b0/3, E_0000000000b3e2b0/4;
S_0000000000bbe400 .scope module, "r15mux" "twoToOneMultiplexer" 4 32, 4 119 0, S_0000000000b5f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bc4320_0 .var "MO", 31 0;
v0000000000bc4a00_0 .net "PC", 31 0, L_0000000000b17b20;  alias, 1 drivers
v0000000000bc22a0_0 .net "PCLd", 0 0, v0000000000bb9d20_0;  alias, 1 drivers
v0000000000bc25c0_0 .net "PW", 31 0, L_000000000099d2c0;  alias, 1 drivers
E_0000000000b3e330 .event edge, v0000000000bb9d20_0, v0000000000bb9b40_0, v0000000000bbcee0_0;
S_0000000000bbe590 .scope module, "se" "SExtender" 2 184, 2 1251 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b17b90 .functor BUFZ 32, v0000000000bc4fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc4be0_0 .var/i "i", 31 0;
v0000000000bc4c80_0 .net "in", 23 0, v0000000000bb45e0_0;  alias, 1 drivers
v0000000000bc4e60_0 .var "in1", 31 0;
v0000000000bc4f00_0 .net/s "out1", 31 0, L_0000000000b17b90;  alias, 1 drivers
v0000000000bc4fa0_0 .var/s "result", 31 0;
v0000000000bc50e0_0 .var/s "shift_result", 31 0;
v0000000000bc5220_0 .var/s "temp_reg", 31 0;
v0000000000bc6350_0 .var/s "twoscomp", 31 0;
E_0000000000b3e4b0/0 .event edge, v0000000000bb45e0_0, v0000000000bc4e60_0, v0000000000bc6350_0, v0000000000bc5220_0;
E_0000000000b3e4b0/1 .event edge, v0000000000bc50e0_0;
E_0000000000b3e4b0 .event/or E_0000000000b3e4b0/0, E_0000000000b3e4b0/1;
S_0000000000bcb890 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 397, 5 1 0, S_0000000000b59030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bc79d0_0 .net "A", 31 0, v0000000000bb47c0_0;  alias, 1 drivers
v0000000000bc6850_0 .net "B", 31 0, v0000000000b0e4d0_0;  alias, 1 drivers
v0000000000bc8330_0 .var "C", 0 0;
v0000000000bc8650_0 .var "by_imm_shift", 1 0;
v0000000000bc7e30_0 .var/i "i", 31 0;
v0000000000bc6d50_0 .var/i "num_of_rot", 31 0;
v0000000000bc6f30_0 .var "relleno", 0 0;
v0000000000bc83d0_0 .var "rm", 31 0;
v0000000000bc7f70_0 .var "rm1", 31 0;
v0000000000bc7ed0_0 .var "shift", 1 0;
v0000000000bc7b10_0 .var "shift_result", 31 0;
v0000000000bc8150_0 .var "shifter_op", 2 0;
v0000000000bc74d0_0 .var "tc", 0 0;
v0000000000bc68f0_0 .var "temp_reg", 31 0;
v0000000000bc8790_0 .var "temp_reg1", 31 0;
v0000000000bc6670_0 .var "temp_reg2", 31 0;
E_0000000000b3dff0/0 .event edge, v0000000000b0e4d0_0, v0000000000bc8150_0, v0000000000bb47c0_0, v0000000000bb7b30_0;
E_0000000000b3dff0/1 .event edge, v0000000000bc8650_0, v0000000000bc6d50_0, v0000000000bc68f0_0, v0000000000bc74d0_0;
E_0000000000b3dff0/2 .event edge, v0000000000bc6f30_0, v0000000000bc7ed0_0, v0000000000bc8790_0, v0000000000bc83d0_0;
E_0000000000b3dff0/3 .event edge, v0000000000bc6670_0, v0000000000bc7f70_0;
E_0000000000b3dff0 .event/or E_0000000000b3dff0/0, E_0000000000b3dff0/1, E_0000000000b3dff0/2, E_0000000000b3dff0/3;
    .scope S_00000000008efea0;
T_0 ;
    %wait E_0000000000b3e430;
    %load/vec4 v0000000000bb8600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000000000bb91e0_0;
    %store/vec4 v0000000000bb9460_0, 0, 32;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0000000000bb9aa0_0;
    %store/vec4 v0000000000bb9460_0, 0, 32;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000094e7d0;
T_1 ;
    %wait E_0000000000b3de70;
    %load/vec4 v0000000000bb9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb8240_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000bb9fa0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000bb9fa0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb8d80, 4;
    %load/vec4 v0000000000bb9fa0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb8d80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb9fa0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb8d80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb9fa0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb8d80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bb8240_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %ix/getv 4, v0000000000bb9fa0_0;
    %load/vec4a v0000000000bb8d80, 4;
    %pad/u 32;
    %store/vec4 v0000000000bb8240_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008f75f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb44a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb4400_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000000008f75f0;
T_3 ;
    %wait E_0000000000b3d430;
    %load/vec4 v0000000000bb5bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.1 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb4400_0, 0, 32;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb4400_0, 0, 32;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bb4400_0, 0, 32;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bb5b20_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb5b20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb4400_0, 0, 32;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb5b20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb4400_0, 0, 32;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0000000000bb5f80_0;
    %pad/u 33;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000000000bb5440_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bb5e40_0, 0, 33;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bb5e40_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0000000000bb7130_0, 0, 32;
    %load/vec4 v0000000000bb5e40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %store/vec4 v0000000000bb7770_0, 0, 32;
    %load/vec4 v0000000000bb5e40_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bb44a0_0, 0, 32;
    %load/vec4 v0000000000bb4400_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0000000000bb5f80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb5440_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.23, 4;
    %load/vec4 v0000000000bb5e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb5440_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
T_3.26 ;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
T_3.24 ;
T_3.21 ;
    %load/vec4 v0000000000bb4400_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0000000000bb5440_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb5f80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0000000000bb5e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb5f80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
T_3.30 ;
T_3.27 ;
    %load/vec4 v0000000000bb4400_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0000000000bb5f80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb5440_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.35, 4;
    %load/vec4 v0000000000bb5f80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb5e40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
T_3.38 ;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7f90_0, 0, 32;
T_3.36 ;
T_3.33 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008ff990;
T_4 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bb5800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb4860_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb4720_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb5da0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb5260_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb51c0_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000bb45e0_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000bb5c60_0, 0, 12;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000bb4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000bb53a0_0;
    %store/vec4 v0000000000bb5940_0, 0, 32;
    %load/vec4 v0000000000bb49a0_0;
    %store/vec4 v0000000000bb4860_0, 0, 32;
    %load/vec4 v0000000000bb53a0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000000000bb4720_0, 0, 4;
    %load/vec4 v0000000000bb53a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0000000000bb5da0_0, 0, 4;
    %load/vec4 v0000000000bb53a0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0000000000bb5260_0, 0, 4;
    %load/vec4 v0000000000bb53a0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0000000000bb51c0_0, 0, 4;
    %load/vec4 v0000000000bb53a0_0;
    %parti/s 24, 0, 2;
    %store/vec4 v0000000000bb45e0_0, 0, 24;
    %load/vec4 v0000000000bb53a0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000bb5c60_0, 0, 12;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb4860_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb4720_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb5da0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb5260_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb51c0_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000bb45e0_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000bb5c60_0, 0, 12;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008f7460;
T_5 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bb58a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000bb5080_0;
    %assign/vec4 v0000000000bb54e0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000bbe590;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc4be0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000bbe590;
T_7 ;
    %wait E_0000000000b3e4b0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bc4c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4e60_0, 0, 32;
    %load/vec4 v0000000000bc4e60_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc6350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc4be0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000bc4be0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000bc6350_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000bc5220_0, 0, 32;
    %load/vec4 v0000000000bc4be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc4be0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000bc5220_0;
    %store/vec4 v0000000000bc50e0_0, 0, 32;
    %load/vec4 v0000000000bc50e0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000bc4fa0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000009312d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb78b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb73b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7630_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00000000009312d0;
T_9 ;
    %wait E_0000000000b3cbb0;
    %load/vec4 v0000000000bb6cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7630_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb7630_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bb7630_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bb6550_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb6550_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7630_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb6550_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb7630_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000bb7590_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000bb6e10_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bb7810_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bb7810_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000bb7ef0_0, 0, 32;
    %load/vec4 v0000000000bb7810_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000bb78b0_0, 0, 32;
    %load/vec4 v0000000000bb7810_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bb73b0_0, 0, 32;
    %load/vec4 v0000000000bb7630_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000bb7590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6e10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000bb7810_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6e10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000bb7630_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000bb6e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb7590_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000bb7810_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb7590_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000bb7630_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000bb7590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6e10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000bb7590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb7810_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7a90_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000b5eb90;
T_10 ;
    %wait E_0000000000b3e430;
    %load/vec4 v0000000000bbc580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000000000bbcf80_0;
    %store/vec4 v0000000000bbc8a0_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000000000bbd520_0;
    %store/vec4 v0000000000bbc8a0_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000bbe8b0;
T_11 ;
    %wait E_0000000000b3e830;
    %load/vec4 v0000000000bc23e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000bc2120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bc0320_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000bbfe90;
T_12 ;
    %wait E_0000000000b3e570;
    %load/vec4 v0000000000bc4780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000bc2340_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000bc3380_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000bc3240_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000bc3420_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000bc2700_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000bc2e80_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000bc3a60_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000bc3c40_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000bc2f20_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000bc34c0_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000bc36a0_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000bc31a0_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000bc3d80_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000bc3100_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000bc39c0_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000bc3ba0_0;
    %assign/vec4 v0000000000bc27a0_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bc0020;
T_13 ;
    %wait E_0000000000b3e3b0;
    %load/vec4 v0000000000bc41e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000bc3e20_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000bc4140_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000bc2fc0_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000bc3ce0_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000bc2ca0_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000bc3560_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000bc2a20_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000bc3ec0_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000bc32e0_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000bc4000_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000bc3f60_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000bc4460_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000bc2480_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000bc3740_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000bc2980_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000bc4280_0;
    %assign/vec4 v0000000000bc40a0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bbe270;
T_14 ;
    %wait E_0000000000b3e2b0;
    %load/vec4 v0000000000bc3b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bc43c0_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bc2d40_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bc2ac0_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bc2840_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bc46e0_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bc4820_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bc3880_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bc2520_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bc3600_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bc2b60_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bc37e0_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bc4500_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bc45a0_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000bc2de0_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bc4640_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000bc3920_0;
    %assign/vec4 v0000000000bc48c0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bbe400;
T_15 ;
    %wait E_0000000000b3e330;
    %load/vec4 v0000000000bc22a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000bc25c0_0;
    %assign/vec4 v0000000000bc4320_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000bc4a00_0;
    %assign/vec4 v0000000000bc4320_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000b5e870;
T_16 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bbd160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000bbd660_0;
    %assign/vec4 v0000000000bbdd40_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000b5ea00;
T_17 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bbdac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bbdde0_0;
    %assign/vec4 v0000000000bbde80_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000bbeef0;
T_18 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc1040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000bc0780_0;
    %assign/vec4 v0000000000bc1720_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bbea40;
T_19 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc06e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000bc19a0_0;
    %assign/vec4 v0000000000bc0c80_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bbf9e0;
T_20 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc0fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000bc1ae0_0;
    %assign/vec4 v0000000000bc0be0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000bbe720;
T_21 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000bc1b80_0;
    %assign/vec4 v0000000000bc0aa0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bbfd00;
T_22 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc1180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000bc0820_0;
    %assign/vec4 v0000000000bc1c20_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bbebd0;
T_23 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc1220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000bc0960_0;
    %assign/vec4 v0000000000bc0500_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bbed60;
T_24 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc14a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000bc0a00_0;
    %assign/vec4 v0000000000bc0b40_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bbf080;
T_25 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000bc1e00_0;
    %assign/vec4 v0000000000bc1ea0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bbf210;
T_26 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bbdf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000bbdb60_0;
    %assign/vec4 v0000000000bbd340_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bbfb70;
T_27 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bbd480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000bbca80_0;
    %assign/vec4 v0000000000bbcbc0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bbf3a0;
T_28 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc1f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000bbdc00_0;
    %assign/vec4 v0000000000bc0640_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bbf530;
T_29 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc0460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000bc03c0_0;
    %assign/vec4 v0000000000bc1a40_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bbf6c0;
T_30 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc1cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000bc1400_0;
    %assign/vec4 v0000000000bc1860_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bbf850;
T_31 ;
    %wait E_0000000000b3db30;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc1fe0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bbf850;
T_32 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bc0d20_0;
    %assign/vec4 v0000000000bc1fe0_0, 0;
    %load/vec4 v0000000000bc0e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000bc17c0_0;
    %assign/vec4 v0000000000bc1fe0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000b5f680;
T_33 ;
    %wait E_0000000000b3de30;
    %load/vec4 v0000000000bbd7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000bbd0c0_0;
    %store/vec4 v0000000000bbcda0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000bbcd00_0;
    %store/vec4 v0000000000bbcda0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000bbd3e0_0;
    %store/vec4 v0000000000bbcda0_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000bbc620_0;
    %store/vec4 v0000000000bbcda0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000b5eeb0;
T_34 ;
    %wait E_0000000000b3da30;
    %load/vec4 v0000000000bbe060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000bbc3a0_0;
    %store/vec4 v0000000000bbc440_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000bbd2a0_0;
    %store/vec4 v0000000000bbc440_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000bbe100_0;
    %store/vec4 v0000000000bbc440_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000bbd020_0;
    %store/vec4 v0000000000bbc440_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000b5f040;
T_35 ;
    %wait E_0000000000b3e070;
    %load/vec4 v0000000000bbd8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bbdca0_0;
    %store/vec4 v0000000000bbc760_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bbcc60_0;
    %store/vec4 v0000000000bbc760_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bbd840_0;
    %store/vec4 v0000000000bbc760_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bbc6c0_0;
    %store/vec4 v0000000000bbc760_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000000009315f0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba040_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb89c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb9c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb7090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6c30_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_00000000009315f0;
T_37 ;
    %wait E_0000000000b3d530;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bb6d70_0, 0, 3;
    %load/vec4 v0000000000bb6d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %jmp T_37.5;
T_37.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
    %jmp T_37.5;
T_37.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
    %jmp T_37.5;
T_37.2 ;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000bb9c80_0, 0, 32;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000bb7090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %load/vec4 v0000000000bb7090_0;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
    %load/vec4 v0000000000bb7090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
T_37.7 ;
    %load/vec4 v0000000000bb9c80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
T_37.9 ;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000bb9c80_0, 0, 32;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000bb7090_0, 0, 32;
    %load/vec4 v0000000000bb9c80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
T_37.11 ;
    %load/vec4 v0000000000bb7090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bba040_0, 0, 32;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bba040_0, 0, 32;
T_37.13 ;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb89c0_0, 0, 32;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb89c0_0, 0, 32;
T_37.15 ;
    %load/vec4 v0000000000bb89c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %load/vec4 v0000000000bb7090_0;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %load/vec4 v0000000000bb7090_0;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
T_37.17 ;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0000000000bb64b0_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %store/vec4 v0000000000bb6b90_0, 0, 32;
    %load/vec4 v0000000000bb6b90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bba0e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb9820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb96e0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bb6af0_0, 0, 4;
T_37.19 ;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000008efd10;
T_38 ;
    %wait E_0000000000b3e170;
    %load/vec4 v0000000000bb9960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000bb9a00_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000bb8380_0;
    %store/vec4 v0000000000bb9a00_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000000008ff690;
T_39 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000af4960_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000000000b0e750_0, 0, 1;
    %load/vec4 v0000000000af4960_0;
    %parti/s 4, 2, 3;
    %store/vec4 v0000000000b0dc10_0, 0, 4;
    %load/vec4 v0000000000af4960_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000b0ecf0_0, 0, 1;
    %load/vec4 v0000000000af4960_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000b0e6b0_0, 0, 1;
    %load/vec4 v0000000000bb4a40_0;
    %store/vec4 v0000000000b0ebb0_0, 0, 1;
    %load/vec4 v00000000009537b0_0;
    %store/vec4 v0000000000b0e930_0, 0, 1;
    %load/vec4 v0000000000bb56c0_0;
    %store/vec4 v0000000000bb5580_0, 0, 32;
    %load/vec4 v0000000000bb4e00_0;
    %store/vec4 v0000000000bb47c0_0, 0, 32;
    %load/vec4 v0000000000bb4680_0;
    %store/vec4 v0000000000bb4540_0, 0, 32;
    %load/vec4 v0000000000af3060_0;
    %store/vec4 v0000000000b0e570_0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b0f150_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000b0e4d0_0, 0, 32;
    %load/vec4 v0000000000953490_0;
    %store/vec4 v0000000000b0f0b0_0, 0, 8;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000931460;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6a50_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000931460;
T_41 ;
    %wait E_0000000000b3d4b0;
    %load/vec4 v0000000000bb7bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6a50_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb6a50_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bb6a50_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bb7b30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb7b30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6a50_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb7b30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb6a50_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000bb7950_0;
    %pad/u 33;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000bb8030_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bb7db0_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bb7db0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000bb67d0_0, 0, 32;
    %load/vec4 v0000000000bb7db0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000bb6230_0, 0, 32;
    %load/vec4 v0000000000bb7db0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bb6730_0, 0, 32;
    %load/vec4 v0000000000bb6a50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000bb7950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb8030_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000bb7db0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb8030_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000bb6a50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000bb8030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb7950_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000bb7db0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb7950_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000bb6a50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000bb7950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb8030_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000bb7950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb7db0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6370_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000bcb890;
T_42 ;
    %wait E_0000000000b3dff0;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bc8150_0, 0, 3;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bc8650_0, 0, 2;
    %load/vec4 v0000000000bc8150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000bc79d0_0;
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bc6d50_0, 0, 32;
    %load/vec4 v0000000000bc8330_0;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc8650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000bc79d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc6f30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc6f30_0;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bc6d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bc7ed0_0, 0, 2;
    %load/vec4 v0000000000bc7ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000bc6d50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000bc6d50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc68f0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000bc79d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc6f30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc6f30_0;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000bc6d50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000bc7e30_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc8790_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000bc8790_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bc6850_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc83d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000bc7e30_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc83d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc6670_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000bc6670_0;
    %store/vec4 v0000000000bc7f70_0, 0, 32;
    %load/vec4 v0000000000bc74d0_0;
    %load/vec4 v0000000000bc7f70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000bc7e30_0;
    %load/vec4 v0000000000bc6d50_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc74d0_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc68f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc68f0_0, 0, 32;
    %load/vec4 v0000000000bc7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc7e30_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000bc74d0_0;
    %store/vec4 v0000000000bc8330_0, 0, 1;
    %load/vec4 v0000000000bc68f0_0;
    %store/vec4 v0000000000bc7b10_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000b5ed20;
T_43 ;
    %wait E_0000000000b3e6f0;
    %load/vec4 v0000000000bb86a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000bb98c0_0;
    %store/vec4 v0000000000bb9500_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000bb9dc0_0;
    %store/vec4 v0000000000bb9500_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000000008fcda0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1fa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1ed20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1e5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1fea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_00000000008fcda0;
T_45 ;
    %wait E_0000000000b3d1f0;
    %load/vec4 v0000000000b1f900_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b1fa40_0, 0, 32;
    %load/vec4 v0000000000b1f900_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b1ed20_0, 0, 32;
    %load/vec4 v0000000000b1f900_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b1e5a0_0, 0, 32;
    %load/vec4 v0000000000b1f900_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b1fea0_0, 0, 32;
    %load/vec4 v0000000000b1e6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b1ed20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b1ed20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b1e5a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b1e5a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b1fa40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b1fa40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b1fea0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b1fea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b1e5a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b1ed20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b1e5a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b1ed20_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b1fea0_0;
    %load/vec4 v0000000000b1fa40_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b1fea0_0;
    %load/vec4 v0000000000b1fa40_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b1ed20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b1fa40_0;
    %load/vec4 v0000000000b1fea0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b1ed20_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b1fa40_0;
    %load/vec4 v0000000000b1fea0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1f360_0, 0, 32;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000000008fcf30;
T_46 ;
    %wait E_0000000000b3ccf0;
    %load/vec4 v0000000000b1e8c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b1e960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1fd60_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1fd60_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000000008fd0c0;
T_47 ;
    %wait E_0000000000b3d230;
    %load/vec4 v0000000000b1f9a0_0;
    %store/vec4 v0000000000b1f5e0_0, 0, 32;
    %load/vec4 v0000000000b0db70_0;
    %store/vec4 v0000000000b1ff40_0, 0, 32;
    %load/vec4 v0000000000b1edc0_0;
    %store/vec4 v0000000000b1fb80_0, 0, 4;
    %load/vec4 v0000000000b1f400_0;
    %store/vec4 v0000000000b0e390_0, 0, 1;
    %load/vec4 v0000000000b1ee60_0;
    %store/vec4 v0000000000b1e1e0_0, 0, 1;
    %load/vec4 v0000000000b1f4a0_0;
    %store/vec4 v0000000000b0e250_0, 0, 1;
    %load/vec4 v0000000000b1f540_0;
    %store/vec4 v0000000000b0dad0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_000000000094e4b0;
T_48 ;
    %wait E_0000000000b3d2b0;
    %load/vec4 v0000000000bb93c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000bb9be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000bb8560_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bb9f00_0;
    %store/vec4a v0000000000bb9320, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000bb9f00_0;
    %load/vec4a v0000000000bb9320, 4;
    %pad/u 32;
    %store/vec4 v0000000000bb90a0_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000bb9be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000bb8560_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bb9f00_0;
    %store/vec4a v0000000000bb9320, 4, 0;
    %load/vec4 v0000000000bb8560_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bb9f00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bb9320, 4, 0;
    %load/vec4 v0000000000bb8560_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bb9f00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bb9320, 4, 0;
    %load/vec4 v0000000000bb8560_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bb9f00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bb9320, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000bb9f00_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb9320, 4;
    %load/vec4 v0000000000bb9f00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb9320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb9f00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb9320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb9f00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb9320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bb90a0_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000b5f4f0;
T_49 ;
    %wait E_0000000000b3e1b0;
    %load/vec4 v0000000000bbce40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000bb87e0_0;
    %store/vec4 v0000000000bb8920_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000bb95a0_0;
    %store/vec4 v0000000000bb8920_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000008f72d0;
T_50 ;
    %wait E_0000000000b3d5b0;
    %load/vec4 v0000000000bb4cc0_0;
    %store/vec4 v0000000000bb4f40_0, 0, 32;
    %load/vec4 v0000000000bb4ea0_0;
    %store/vec4 v0000000000bb4fe0_0, 0, 32;
    %load/vec4 v0000000000bb59e0_0;
    %store/vec4 v0000000000bb5300_0, 0, 4;
    %load/vec4 v0000000000bb4b80_0;
    %store/vec4 v0000000000bb5d00_0, 0, 1;
    %load/vec4 v0000000000bb4900_0;
    %store/vec4 v0000000000bb4c20_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000b5f360;
T_51 ;
    %wait E_0000000000b3e5f0;
    %load/vec4 v0000000000bbc300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000bbc260_0;
    %store/vec4 v0000000000bbd700_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000bbd980_0;
    %store/vec4 v0000000000bbd700_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000094e640;
T_52 ;
    %wait E_0000000000b3e230;
    %load/vec4 v0000000000bb8a60_0;
    %load/vec4 v0000000000bb8e20_0;
    %load/vec4 v0000000000bb8ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bb9640_0;
    %load/vec4 v0000000000bb8ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb82e0_0, 0, 1;
T_52.0 ;
    %load/vec4 v0000000000bb8a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82e0_0, 0, 1;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb82e0_0, 0, 1;
T_52.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb8740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb9d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bb8420_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bb8f60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bb8c40_0, 0, 2;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000b59030;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bca130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc9410_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0000000000b59030;
T_54 ;
    %vpi_call 2 80 "$display", "\012\012                    ------------------ID State-------------------            ------------------EX State------------------           --------MEM State------          -------WB State-------" {0 0 0};
    %vpi_call 2 81 "$display", "         PC      B_instr | shift_imm |   alu  | load | R F | mem_r_w           shift_imm | alu  | load | R F | mem_r_w                load | R F | mem_r_w            load | R F " {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000b59030;
T_55 ;
    %vpi_call 2 86 "$display", "%d           %b   |     %b     |  %b  |  %b   |  %b  |  %b                       %b  | %b |   %b  |  %b  | %b                         %b |  %b  | %b                     %b |  %b  ", v0000000000bc9730_0, v0000000000bc6990_0, &PV<v0000000000bc76b0_0, 6, 1>, &PV<v0000000000bc76b0_0, 2, 4>, &PV<v0000000000bc76b0_0, 1, 1>, &PV<v0000000000bc76b0_0, 0, 1>, v0000000000bc85b0_0, v0000000000bc8510_0, v0000000000bc7cf0_0, v0000000000bc7750_0, v0000000000bc6710_0, v0000000000bc7110_0, v0000000000bc6a30_0, v0000000000bc62b0_0, v0000000000bc88d0_0, v0000000000bc9ff0_0, v0000000000bc8c90_0 {0 0 0};
    %delay 5, 0;
    %jmp T_55;
    .thread T_55;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
