// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_EvalCircuit_Pipeline_VITIS_LOOP_107_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_strm_TDATA,
        d_strm_TVALID,
        d_strm_TREADY,
        d_strm_cp_din,
        d_strm_cp_full_n,
        d_strm_cp_write,
        d_strm_cp_num_data_valid,
        d_strm_cp_fifo_cap,
        V_0_address0,
        V_0_ce0,
        V_0_q0,
        V_0_address1,
        V_0_ce1,
        V_0_we1,
        V_0_d1,
        V_0_q1,
        V_1_address0,
        V_1_ce0,
        V_1_q0,
        V_1_address1,
        V_1_ce1,
        V_1_we1,
        V_1_d1,
        V_1_q1,
        a0_strm_din,
        a0_strm_full_n,
        a0_strm_write,
        a0_strm_num_data_valid,
        a0_strm_fifo_cap,
        a1_strm_din,
        a1_strm_full_n,
        a1_strm_write,
        a1_strm_num_data_valid,
        a1_strm_fifo_cap,
        circuit_TDATA,
        circuit_TVALID,
        circuit_TREADY,
        extended_witness_address0,
        extended_witness_ce0,
        extended_witness_we0,
        extended_witness_d0,
        extended_witness_q0,
        extended_witness_address1,
        extended_witness_ce1,
        extended_witness_q1,
        u_0_address0,
        u_0_ce0,
        u_0_q0,
        u_0_address1,
        u_0_ce1,
        u_0_we1,
        u_0_d1,
        u_1_address0,
        u_1_ce0,
        u_1_q0,
        u_1_address1,
        u_1_ce1,
        u_1_we1,
        u_1_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] d_strm_TDATA;
output   d_strm_TVALID;
input   d_strm_TREADY;
output  [0:0] d_strm_cp_din;
input   d_strm_cp_full_n;
output   d_strm_cp_write;
input  [2:0] d_strm_cp_num_data_valid;
input  [2:0] d_strm_cp_fifo_cap;
output  [17:0] V_0_address0;
output   V_0_ce0;
input  [127:0] V_0_q0;
output  [17:0] V_0_address1;
output   V_0_ce1;
output   V_0_we1;
output  [127:0] V_0_d1;
input  [127:0] V_0_q1;
output  [17:0] V_1_address0;
output   V_1_ce0;
input  [127:0] V_1_q0;
output  [17:0] V_1_address1;
output   V_1_ce1;
output   V_1_we1;
output  [127:0] V_1_d1;
input  [127:0] V_1_q1;
output  [255:0] a0_strm_din;
input   a0_strm_full_n;
output   a0_strm_write;
input  [2:0] a0_strm_num_data_valid;
input  [2:0] a0_strm_fifo_cap;
output  [127:0] a1_strm_din;
input   a1_strm_full_n;
output   a1_strm_write;
input  [2:0] a1_strm_num_data_valid;
input  [2:0] a1_strm_fifo_cap;
input  [127:0] circuit_TDATA;
input   circuit_TVALID;
output   circuit_TREADY;
output  [18:0] extended_witness_address0;
output   extended_witness_ce0;
output   extended_witness_we0;
output  [0:0] extended_witness_d0;
input  [0:0] extended_witness_q0;
output  [18:0] extended_witness_address1;
output   extended_witness_ce1;
input  [0:0] extended_witness_q1;
output  [17:0] u_0_address0;
output   u_0_ce0;
input  [0:0] u_0_q0;
output  [17:0] u_0_address1;
output   u_0_ce1;
output   u_0_we1;
output  [0:0] u_0_d1;
output  [17:0] u_1_address0;
output   u_1_ce0;
input  [0:0] u_1_q0;
output  [17:0] u_1_address1;
output   u_1_ce1;
output   u_1_we1;
output  [0:0] u_1_d1;

reg ap_idle;
reg d_strm_TVALID;
reg d_strm_cp_write;
reg a0_strm_write;
reg a1_strm_write;
reg circuit_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln107_reg_633;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    d_strm_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp1;
reg   [0:0] gate_is_and_reg_637;
reg   [0:0] gate_is_and_reg_637_pp0_iter2_reg;
reg    d_strm_cp_blk_n;
reg    a0_strm_blk_n;
reg    a1_strm_blk_n;
reg    circuit_TDATA_blk_n;
reg   [127:0] reg_345;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage0_11001;
reg   [127:0] reg_350;
wire   [0:0] icmp_ln107_fu_363_p2;
reg   [0:0] icmp_ln107_reg_633_pp0_iter1_reg;
reg   [0:0] icmp_ln107_reg_633_pp0_iter2_reg;
wire   [0:0] gate_is_and_fu_380_p1;
reg    ap_block_state2_pp0_stage1_iter0_grp1;
reg    ap_block_state11_pp0_stage1_iter3_grp1;
reg    ap_block_pp0_stage1_11001_grp1;
reg   [0:0] gate_is_and_reg_637_pp0_iter1_reg;
reg   [18:0] gate_out_reg_641;
reg   [0:0] tmp_reg_646;
wire   [63:0] zext_ln124_1_fu_431_p1;
reg   [63:0] zext_ln124_1_reg_653;
reg   [18:0] extended_witness_addr_reg_659;
reg   [0:0] tmp_843_reg_664;
reg   [18:0] extended_witness_addr_1_reg_670;
reg   [0:0] tmp_844_reg_675;
reg   [17:0] lshr_ln124_1_reg_681;
wire   [17:0] V_0_addr_gep_fu_219_p3;
wire   [17:0] V_1_addr_gep_fu_226_p3;
wire   [17:0] V_0_addr_1_gep_fu_235_p3;
wire   [17:0] V_1_addr_1_gep_fu_242_p3;
reg   [17:0] u_0_addr_reg_726;
reg   [17:0] u_1_addr_reg_732;
wire   [127:0] xor_ln126_fu_522_p2;
reg   [127:0] xor_ln126_reg_748;
reg   [17:0] V_0_addr_5_reg_754;
reg   [17:0] V_1_addr_5_reg_759;
wire   [0:0] and_ln114_fu_528_p2;
reg   [0:0] and_ln114_reg_764;
reg   [127:0] V_0_load_1_reg_769;
reg   [127:0] V_1_load_1_reg_774;
wire   [0:0] select_ln125_fu_535_p3;
reg   [0:0] select_ln125_reg_789;
reg   [0:0] u_0_load_reg_794;
reg   [0:0] u_1_load_reg_799;
wire   [127:0] select_ln119_fu_542_p3;
reg   [127:0] select_ln119_reg_804;
wire   [127:0] select_ln119_1_fu_550_p3;
reg   [127:0] select_ln119_1_reg_810;
wire   [0:0] d_fu_568_p2;
reg   [0:0] d_reg_816;
reg   [0:0] d_reg_816_pp0_iter2_reg;
wire   [127:0] a1_fu_612_p2;
reg   [127:0] a1_reg_822;
reg   [127:0] a1_reg_822_pp0_iter2_reg;
wire   [254:0] grp_gf128_clmul_fu_339_ap_return;
reg   [254:0] a0_reg_827;
wire    ap_block_pp0_stage0_11001_ignoreCallOp144;
reg    ap_block_pp0_stage1_subdone;
wire   [127:0] grp_gf128_clmul_fu_339_a;
wire   [127:0] grp_gf128_clmul_fu_339_b;
reg    grp_gf128_clmul_fu_339_ap_ce;
reg    ap_predicate_op117_call_state4;
wire    ap_block_pp0_stage0_11001_ignoreCallOp117;
wire    ap_block_pp0_stage1_11001_ignoreCallOp130_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire    ap_block_pp0_stage2_11001_ignoreCallOp140;
wire    ap_block_pp0_stage0_ignoreCallOp117;
wire   [63:0] zext_ln124_fu_408_p1;
wire   [63:0] zext_ln124_2_fu_439_p1;
wire   [63:0] zext_ln124_3_fu_462_p1;
wire   [63:0] zext_ln124_4_fu_488_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln124_5_fu_492_p1;
reg   [17:0] i_10_fu_106;
wire   [17:0] i_20_fu_369_p2;
wire    ap_loop_init;
reg   [17:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage1_01001_grp1;
reg    extended_witness_ce1_local;
reg   [18:0] extended_witness_address1_local;
reg    extended_witness_ce0_local;
reg   [18:0] extended_witness_address0_local;
reg    extended_witness_we0_local;
reg   [0:0] extended_witness_d0_local;
wire   [0:0] xor_ln124_fu_501_p2;
reg    V_0_ce1_local;
reg   [17:0] V_0_address1_local;
reg    V_0_ce0_local;
reg   [17:0] V_0_address0_local;
reg    V_0_we1_local;
reg    V_1_ce1_local;
reg   [17:0] V_1_address1_local;
reg    V_1_ce0_local;
reg   [17:0] V_1_address0_local;
reg    V_1_we1_local;
reg    u_0_ce0_local;
reg   [17:0] u_0_address0_local;
reg    u_0_we1_local;
wire   [0:0] xor_ln125_fu_556_p2;
reg    u_0_ce1_local;
reg    u_1_ce0_local;
reg   [17:0] u_1_address0_local;
reg    u_1_we1_local;
reg    u_1_ce1_local;
wire   [18:0] gate_in1_fu_384_p3;
wire   [17:0] lshr_ln_fu_421_p4;
wire   [18:0] gate_in2_fu_392_p3;
wire   [17:0] lshr_ln124_s_fu_452_p4;
wire   [127:0] select_ln126_1_fu_515_p3;
wire   [127:0] select_ln126_fu_508_p3;
wire   [0:0] select_ln115_fu_563_p3;
wire   [127:0] select_ln120_1_fu_573_p3;
wire   [127:0] select_ln120_2_fu_586_p3;
wire   [127:0] and_ln120_1_fu_594_p2;
wire   [127:0] and_ln120_fu_581_p2;
wire   [127:0] add_ln120_fu_599_p2;
wire   [127:0] select_ln120_fu_605_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage1;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_726;
reg    ap_condition_729;
reg    ap_condition_371;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 i_10_fu_106 = 18'd0;
#0 ap_done_reg = 1'b0;
end

GenerateProof_gf128_clmul grp_gf128_clmul_fu_339(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_gf128_clmul_fu_339_a),
    .b(grp_gf128_clmul_fu_339_b),
    .ap_return(grp_gf128_clmul_fu_339_ap_return),
    .ap_ce(grp_gf128_clmul_fu_339_ap_ce)
);

GenerateProof_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln107_fu_363_p2 == 1'd0))) begin
            i_10_fu_106 <= i_20_fu_369_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_10_fu_106 <= 18'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_345 <= V_0_q0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_345 <= V_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_350 <= V_1_q0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_350 <= V_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        V_0_addr_5_reg_754 <= zext_ln124_5_fu_492_p1;
        V_1_addr_5_reg_759 <= zext_ln124_5_fu_492_p1;
        and_ln114_reg_764 <= and_ln114_fu_528_p2;
        u_0_addr_reg_726 <= zext_ln124_5_fu_492_p1;
        u_1_addr_reg_732 <= zext_ln124_5_fu_492_p1;
        xor_ln126_reg_748 <= xor_ln126_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        V_0_load_1_reg_769 <= V_0_q0;
        V_1_load_1_reg_774 <= V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp144) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a0_reg_827 <= grp_gf128_clmul_fu_339_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a1_reg_822 <= a1_fu_612_p2;
        a1_reg_822_pp0_iter2_reg <= a1_reg_822;
        d_reg_816 <= d_fu_568_p2;
        d_reg_816_pp0_iter2_reg <= d_reg_816;
        extended_witness_addr_1_reg_670 <= zext_ln124_2_fu_439_p1;
        extended_witness_addr_reg_659 <= zext_ln124_fu_408_p1;
        gate_is_and_reg_637 <= gate_is_and_fu_380_p1;
        gate_is_and_reg_637_pp0_iter1_reg <= gate_is_and_reg_637;
        gate_is_and_reg_637_pp0_iter2_reg <= gate_is_and_reg_637_pp0_iter1_reg;
        gate_out_reg_641 <= {{circuit_TDATA[114:96]}};
        lshr_ln124_1_reg_681 <= {{circuit_TDATA[114:97]}};
        tmp_843_reg_664 <= circuit_TDATA[128'd64];
        tmp_844_reg_675 <= circuit_TDATA[128'd96];
        tmp_reg_646 <= circuit_TDATA[128'd32];
        zext_ln124_1_reg_653[17 : 0] <= zext_ln124_1_fu_431_p1[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln107_reg_633 <= icmp_ln107_fu_363_p2;
        icmp_ln107_reg_633_pp0_iter1_reg <= icmp_ln107_reg_633;
        icmp_ln107_reg_633_pp0_iter2_reg <= icmp_ln107_reg_633_pp0_iter1_reg;
        select_ln119_1_reg_810 <= select_ln119_1_fu_550_p3;
        select_ln119_reg_804 <= select_ln119_fu_542_p3;
        select_ln125_reg_789 <= select_ln125_fu_535_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_0_load_reg_794 <= u_0_q0;
        u_1_load_reg_799 <= u_1_q0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            V_0_address0_local = zext_ln124_5_fu_492_p1;
        end else if ((1'b1 == ap_condition_729)) begin
            V_0_address0_local = V_0_addr_1_gep_fu_235_p3;
        end else if ((1'b1 == ap_condition_726)) begin
            V_0_address0_local = zext_ln124_3_fu_462_p1;
        end else begin
            V_0_address0_local = 'bx;
        end
    end else begin
        V_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        V_0_address1_local = V_0_addr_5_reg_754;
    end else if (((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd1))) begin
        V_0_address1_local = V_0_addr_gep_fu_219_p3;
    end else if (((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd0))) begin
        V_0_address1_local = zext_ln124_1_fu_431_p1;
    end else begin
        V_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd1)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd0)))) begin
        V_0_ce0_local = 1'b1;
    end else begin
        V_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd1)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd0)))) begin
        V_0_ce1_local = 1'b1;
    end else begin
        V_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_844_reg_675 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (gate_is_and_reg_637 == 1'd0))) begin
        V_0_we1_local = 1'b1;
    end else begin
        V_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            V_1_address0_local = zext_ln124_5_fu_492_p1;
        end else if ((1'b1 == ap_condition_729)) begin
            V_1_address0_local = V_1_addr_1_gep_fu_242_p3;
        end else if ((1'b1 == ap_condition_726)) begin
            V_1_address0_local = zext_ln124_3_fu_462_p1;
        end else begin
            V_1_address0_local = 'bx;
        end
    end else begin
        V_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        V_1_address1_local = V_1_addr_5_reg_759;
    end else if (((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd1))) begin
        V_1_address1_local = V_1_addr_gep_fu_226_p3;
    end else if (((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd0))) begin
        V_1_address1_local = zext_ln124_1_fu_431_p1;
    end else begin
        V_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd1)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd0)))) begin
        V_1_ce0_local = 1'b1;
    end else begin
        V_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd1)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd0)))) begin
        V_1_ce1_local = 1'b1;
    end else begin
        V_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_844_reg_675 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (gate_is_and_reg_637 == 1'd0))) begin
        V_1_we1_local = 1'b1;
    end else begin
        V_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        a0_strm_blk_n = a0_strm_full_n;
    end else begin
        a0_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        a0_strm_write = 1'b1;
    end else begin
        a0_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        a1_strm_blk_n = a1_strm_full_n;
    end else begin
        a1_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        a1_strm_write = 1'b1;
    end else begin
        a1_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln107_reg_633 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln107_reg_633_pp0_iter2_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 18'd0;
    end else begin
        ap_sig_allocacmp_i = i_10_fu_106;
    end
end

always @ (*) begin
    if (((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        circuit_TDATA_blk_n = circuit_TVALID;
    end else begin
        circuit_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        circuit_TREADY = 1'b1;
    end else begin
        circuit_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        d_strm_TDATA_blk_n = d_strm_TREADY;
    end else begin
        d_strm_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        d_strm_TVALID = 1'b1;
    end else begin
        d_strm_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        d_strm_cp_blk_n = d_strm_cp_full_n;
    end else begin
        d_strm_cp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1))) begin
        d_strm_cp_write = 1'b1;
    end else begin
        d_strm_cp_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (gate_is_and_reg_637 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (gate_is_and_reg_637 == 1'd1)))) begin
        extended_witness_address0_local = extended_witness_addr_1_reg_670;
    end else if ((((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd0)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd1)))) begin
        extended_witness_address0_local = zext_ln124_4_fu_488_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        extended_witness_address0_local = zext_ln124_2_fu_439_p1;
    end else begin
        extended_witness_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        extended_witness_address1_local = extended_witness_addr_reg_659;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        extended_witness_address1_local = zext_ln124_fu_408_p1;
    end else begin
        extended_witness_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (gate_is_and_reg_637 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (gate_is_and_reg_637 == 1'd1)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd0)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd1)))) begin
        extended_witness_ce0_local = 1'b1;
    end else begin
        extended_witness_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        extended_witness_ce1_local = 1'b1;
    end else begin
        extended_witness_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_371)) begin
        if ((gate_is_and_reg_637 == 1'd1)) begin
            extended_witness_d0_local = and_ln114_fu_528_p2;
        end else if ((gate_is_and_reg_637 == 1'd0)) begin
            extended_witness_d0_local = xor_ln124_fu_501_p2;
        end else begin
            extended_witness_d0_local = 'bx;
        end
    end else begin
        extended_witness_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd0)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd1)))) begin
        extended_witness_we0_local = 1'b1;
    end else begin
        extended_witness_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp140) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp130_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp117) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_gf128_clmul_fu_339_ap_ce = 1'b1;
    end else begin
        grp_gf128_clmul_fu_339_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_371)) begin
        if ((gate_is_and_reg_637 == 1'd1)) begin
            u_0_address0_local = zext_ln124_5_fu_492_p1;
        end else if ((gate_is_and_reg_637 == 1'd0)) begin
            u_0_address0_local = zext_ln124_1_reg_653;
        end else begin
            u_0_address0_local = 'bx;
        end
    end else begin
        u_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd0)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd1)))) begin
        u_0_ce0_local = 1'b1;
    end else begin
        u_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_0_ce1_local = 1'b1;
    end else begin
        u_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_844_reg_675 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637 == 1'd0))) begin
        u_0_we1_local = 1'b1;
    end else begin
        u_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_371)) begin
        if ((gate_is_and_reg_637 == 1'd1)) begin
            u_1_address0_local = zext_ln124_5_fu_492_p1;
        end else if ((gate_is_and_reg_637 == 1'd0)) begin
            u_1_address0_local = zext_ln124_1_reg_653;
        end else begin
            u_1_address0_local = 'bx;
        end
    end else begin
        u_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd0)) | ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (gate_is_and_reg_637 == 1'd1)))) begin
        u_1_ce0_local = 1'b1;
    end else begin
        u_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_1_ce1_local = 1'b1;
    end else begin
        u_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_844_reg_675 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_reg_637 == 1'd0))) begin
        u_1_we1_local = 1'b1;
    end else begin
        u_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign V_0_addr_1_gep_fu_235_p3 = zext_ln124_3_fu_462_p1;

assign V_0_addr_gep_fu_219_p3 = zext_ln124_1_fu_431_p1;

assign V_0_address0 = V_0_address0_local;

assign V_0_address1 = V_0_address1_local;

assign V_0_ce0 = V_0_ce0_local;

assign V_0_ce1 = V_0_ce1_local;

assign V_0_d1 = xor_ln126_reg_748;

assign V_0_we1 = V_0_we1_local;

assign V_1_addr_1_gep_fu_242_p3 = zext_ln124_3_fu_462_p1;

assign V_1_addr_gep_fu_226_p3 = zext_ln124_1_fu_431_p1;

assign V_1_address0 = V_1_address0_local;

assign V_1_address1 = V_1_address1_local;

assign V_1_ce0 = V_1_ce0_local;

assign V_1_ce1 = V_1_ce1_local;

assign V_1_d1 = xor_ln126_reg_748;

assign V_1_we1 = V_1_we1_local;

assign a0_strm_din = a0_reg_827;

assign a1_fu_612_p2 = (add_ln120_fu_599_p2 - select_ln120_fu_605_p3);

assign a1_strm_din = a1_reg_822_pp0_iter2_reg;

assign add_ln120_fu_599_p2 = (and_ln120_1_fu_594_p2 + and_ln120_fu_581_p2);

assign and_ln114_fu_528_p2 = (extended_witness_q1 & extended_witness_q0);

assign and_ln120_1_fu_594_p2 = (select_ln120_2_fu_586_p3 & select_ln119_reg_804);

assign and_ln120_fu_581_p2 = (select_ln120_1_fu_573_p3 & select_ln119_1_reg_810);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp117 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp144 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp117 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001_grp1 = (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage1_iter3_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage1_iter3_grp1)));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp130_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage1_iter3_grp1)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp140 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage1_iter3_grp1 = (((1'b0 == a1_strm_full_n) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1)) | ((1'b0 == a0_strm_full_n) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1)) | ((d_strm_cp_full_n == 1'b0) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1)) | ((d_strm_TREADY == 1'b0) & (gate_is_and_reg_637_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp1 = ((icmp_ln107_reg_633 == 1'd0) & (circuit_TVALID == 1'b0));
end

always @ (*) begin
    ap_condition_371 = ((icmp_ln107_reg_633 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_726 = ((icmp_ln107_reg_633 == 1'd0) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_729 = ((icmp_ln107_reg_633 == 1'd0) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (gate_is_and_fu_380_p1 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

always @ (*) begin
    ap_predicate_op117_call_state4 = ((icmp_ln107_reg_633 == 1'd0) & (gate_is_and_reg_637 == 1'd1));
end

assign ap_ready = ap_ready_sig;

assign d_fu_568_p2 = (select_ln115_fu_563_p3 ^ and_ln114_reg_764);

assign d_strm_TDATA = d_reg_816_pp0_iter2_reg;

assign d_strm_cp_din = d_reg_816_pp0_iter2_reg;

assign extended_witness_address0 = extended_witness_address0_local;

assign extended_witness_address1 = extended_witness_address1_local;

assign extended_witness_ce0 = extended_witness_ce0_local;

assign extended_witness_ce1 = extended_witness_ce1_local;

assign extended_witness_d0 = extended_witness_d0_local;

assign extended_witness_we0 = extended_witness_we0_local;

assign gate_in1_fu_384_p3 = {{circuit_TDATA[50:32]}};

assign gate_in2_fu_392_p3 = {{circuit_TDATA[82:64]}};

assign gate_is_and_fu_380_p1 = circuit_TDATA[0:0];

assign grp_gf128_clmul_fu_339_a = ((tmp_reg_646[0:0] == 1'b1) ? reg_350 : reg_345);

assign grp_gf128_clmul_fu_339_b = ((tmp_843_reg_664[0:0] == 1'b1) ? V_1_load_1_reg_774 : V_0_load_1_reg_769);

assign i_20_fu_369_p2 = (ap_sig_allocacmp_i + 18'd1);

assign icmp_ln107_fu_363_p2 = ((ap_sig_allocacmp_i == 18'd192086) ? 1'b1 : 1'b0);

assign lshr_ln124_s_fu_452_p4 = {{circuit_TDATA[82:65]}};

assign lshr_ln_fu_421_p4 = {{circuit_TDATA[50:33]}};

assign select_ln115_fu_563_p3 = ((tmp_844_reg_675[0:0] == 1'b1) ? u_1_load_reg_799 : u_0_load_reg_794);

assign select_ln119_1_fu_550_p3 = ((tmp_843_reg_664[0:0] == 1'b1) ? V_1_load_1_reg_774 : V_0_load_1_reg_769);

assign select_ln119_fu_542_p3 = ((tmp_reg_646[0:0] == 1'b1) ? reg_350 : reg_345);

assign select_ln120_1_fu_573_p3 = ((extended_witness_q1[0:0] == 1'b1) ? 128'd340282366920938463463374607431768211455 : 128'd0);

assign select_ln120_2_fu_586_p3 = ((extended_witness_q0[0:0] == 1'b1) ? 128'd340282366920938463463374607431768211455 : 128'd0);

assign select_ln120_fu_605_p3 = ((tmp_844_reg_675[0:0] == 1'b1) ? reg_350 : reg_345);

assign select_ln125_fu_535_p3 = ((tmp_reg_646[0:0] == 1'b1) ? u_1_q0 : u_0_q0);

assign select_ln126_1_fu_515_p3 = ((tmp_843_reg_664[0:0] == 1'b1) ? V_1_q0 : V_0_q0);

assign select_ln126_fu_508_p3 = ((tmp_reg_646[0:0] == 1'b1) ? V_1_q1 : V_0_q1);

assign u_0_address0 = u_0_address0_local;

assign u_0_address1 = u_0_addr_reg_726;

assign u_0_ce0 = u_0_ce0_local;

assign u_0_ce1 = u_0_ce1_local;

assign u_0_d1 = xor_ln125_fu_556_p2;

assign u_0_we1 = u_0_we1_local;

assign u_1_address0 = u_1_address0_local;

assign u_1_address1 = u_1_addr_reg_732;

assign u_1_ce0 = u_1_ce0_local;

assign u_1_ce1 = u_1_ce1_local;

assign u_1_d1 = xor_ln125_fu_556_p2;

assign u_1_we1 = u_1_we1_local;

assign xor_ln124_fu_501_p2 = (extended_witness_q1 ^ extended_witness_q0);

assign xor_ln125_fu_556_p2 = (select_ln125_reg_789 ^ extended_witness_q0);

assign xor_ln126_fu_522_p2 = (select_ln126_fu_508_p3 ^ select_ln126_1_fu_515_p3);

assign zext_ln124_1_fu_431_p1 = lshr_ln_fu_421_p4;

assign zext_ln124_2_fu_439_p1 = gate_in2_fu_392_p3;

assign zext_ln124_3_fu_462_p1 = lshr_ln124_s_fu_452_p4;

assign zext_ln124_4_fu_488_p1 = gate_out_reg_641;

assign zext_ln124_5_fu_492_p1 = lshr_ln124_1_reg_681;

assign zext_ln124_fu_408_p1 = gate_in1_fu_384_p3;

always @ (posedge ap_clk) begin
    zext_ln124_1_reg_653[63:18] <= 46'b0000000000000000000000000000000000000000000000;
end

endmodule //GenerateProof_EvalCircuit_Pipeline_VITIS_LOOP_107_2
