/*
 * Phoenix-RTOS
 *
 * Operating system kernel
 *
 * TDA4VM interrupt router input definitions
 * Based on J721E DRA829/TDA4VM/AM68P Processors Silicon Revision 1.1
 *
 * Copyright 2025 Phoenix Systems
 * Author: Jacek Maksymowicz
 *
 * This file is part of Phoenix-RTOS.
 *
 * %LICENSE%
 */

#ifndef _TDA4VM_INTRTR_DEFS_H_
#define _TDA4VM_INTRTR_DEFS_H_

enum MAIN2MCU_LVL_INTRTR0 {
	MAIN2MCU_LVL_INTRTR0_IN_RESERVED = 0,
	MAIN2MCU_LVL_INTRTR0_IN_GLUELOGIC_EXT_INTN_GLUE_EXT_INT_LVL_0 = 1,
	MAIN2MCU_LVL_INTRTR0_IN_SA2_UL0_SA_UL_TRNG_0 = 4,
	MAIN2MCU_LVL_INTRTR0_IN_SA2_UL0_SA_UL_PKA_0 = 5,
	MAIN2MCU_LVL_INTRTR0_IN_CTRL_MMR0_ACCESS_ERR_0 = 6,
	MAIN2MCU_LVL_INTRTR0_IN_ELM0_ELM_POROCPSINTERRUPT_LVL_0 = 7,
	MAIN2MCU_LVL_INTRTR0_IN_GPMC0_GPMC_SINTERRUPT_0 = 8,
	MAIN2MCU_LVL_INTRTR0_IN_DDR0_DDRSS_PLL_FREQ_CHANGE_REQ_0 = 9,
	MAIN2MCU_LVL_INTRTR0_IN_DDR0_DDRSS_CONTROLLER_0 = 10,
	MAIN2MCU_LVL_INTRTR0_IN_DDR0_DDRSS_V2A_OTHER_ERR_LVL_0 = 11,
	MAIN2MCU_LVL_INTRTR0_IN_DDR0_DDRSS_HS_PHY_GLOBAL_ERROR_0 = 12,
	MAIN2MCU_LVL_INTRTR0_IN_CCDEBUGSS0_AQCMPINTR_LEVEL_0 = 13,
	MAIN2MCU_LVL_INTRTR0_IN_DEBUGSS0_AQCMPINTR_LEVEL_0 = 14,
	MAIN2MCU_LVL_INTRTR0_IN_DEBUGSS0_CTM_LEVEL_0 = 15,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN0_MCANSS_MCAN_LVL_INT_0 = 16,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN0_MCANSS_MCAN_LVL_INT_1 = 17,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN0_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 18,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN1_MCANSS_MCAN_LVL_INT_0 = 19,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN1_MCANSS_MCAN_LVL_INT_1 = 20,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN1_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 21,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN2_MCANSS_MCAN_LVL_INT_0 = 22,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN2_MCANSS_MCAN_LVL_INT_1 = 23,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN2_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 24,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN3_MCANSS_MCAN_LVL_INT_0 = 25,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN3_MCANSS_MCAN_LVL_INT_1 = 26,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN3_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 27,
	MAIN2MCU_LVL_INTRTR0_IN_MMCSD0_EMMCSS_INTR_0 = 28,
	MAIN2MCU_LVL_INTRTR0_IN_MMCSD1_EMMCSDSS_INTR_0 = 29,
	MAIN2MCU_LVL_INTRTR0_IN_MMCSD2_EMMCSDSS_INTR_0 = 30,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_0 = 32,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_1 = 33,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_2 = 34,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_3 = 35,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_4 = 36,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_5 = 37,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_6 = 38,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_7 = 39,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_0 = 40,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_1 = 41,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_2 = 42,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_3 = 43,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_4 = 44,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_5 = 45,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_6 = 46,
	MAIN2MCU_LVL_INTRTR0_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_7 = 47,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI0_INTR_SPI_0 = 48,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI1_INTR_SPI_0 = 49,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI2_INTR_SPI_0 = 50,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI3_INTR_SPI_0 = 51,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI4_INTR_SPI_0 = 52,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI5_INTR_SPI_0 = 53,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI6_INTR_SPI_0 = 54,
	MAIN2MCU_LVL_INTRTR0_IN_MCSPI7_INTR_SPI_0 = 55,
	MAIN2MCU_LVL_INTRTR0_IN_I2C0_POINTRPEND_0 = 56,
	MAIN2MCU_LVL_INTRTR0_IN_I2C1_POINTRPEND_0 = 57,
	MAIN2MCU_LVL_INTRTR0_IN_I2C2_POINTRPEND_0 = 58,
	MAIN2MCU_LVL_INTRTR0_IN_I2C3_POINTRPEND_0 = 59,
	MAIN2MCU_LVL_INTRTR0_IN_I2C4_POINTRPEND_0 = 60,
	MAIN2MCU_LVL_INTRTR0_IN_I2C5_POINTRPEND_0 = 61,
	MAIN2MCU_LVL_INTRTR0_IN_I2C6_POINTRPEND_0 = 62,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE0_PCIE_PHY_LEVEL_0 = 67,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE0_PCIE_LOCAL_LEVEL_0 = 68,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE0_PCIE_CPTS_PEND_0 = 69,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE1_PCIE_PHY_LEVEL_0 = 73,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE1_PCIE_LOCAL_LEVEL_0 = 74,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE1_PCIE_CPTS_PEND_0 = 75,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE2_PCIE_PHY_LEVEL_0 = 79,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE2_PCIE_LOCAL_LEVEL_0 = 80,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE2_PCIE_CPTS_PEND_0 = 81,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE3_PCIE_PHY_LEVEL_0 = 85,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE3_PCIE_LOCAL_LEVEL_0 = 86,
	MAIN2MCU_LVL_INTRTR0_IN_PCIE3_PCIE_CPTS_PEND_0 = 87,
	MAIN2MCU_LVL_INTRTR0_IN_DCC0_INTR_DONE_LEVEL_0 = 88,
	MAIN2MCU_LVL_INTRTR0_IN_DCC1_INTR_DONE_LEVEL_0 = 89,
	MAIN2MCU_LVL_INTRTR0_IN_DCC2_INTR_DONE_LEVEL_0 = 90,
	MAIN2MCU_LVL_INTRTR0_IN_DCC3_INTR_DONE_LEVEL_0 = 91,
	MAIN2MCU_LVL_INTRTR0_IN_DCC4_INTR_DONE_LEVEL_0 = 92,
	MAIN2MCU_LVL_INTRTR0_IN_DCC5_INTR_DONE_LEVEL_0 = 93,
	MAIN2MCU_LVL_INTRTR0_IN_DCC6_INTR_DONE_LEVEL_0 = 94,
	MAIN2MCU_LVL_INTRTR0_IN_DCC7_INTR_DONE_LEVEL_0 = 95,
	MAIN2MCU_LVL_INTRTR0_IN_UART0_USART_IRQ_0 = 96,
	MAIN2MCU_LVL_INTRTR0_IN_UART1_USART_IRQ_0 = 97,
	MAIN2MCU_LVL_INTRTR0_IN_UART2_USART_IRQ_0 = 98,
	MAIN2MCU_LVL_INTRTR0_IN_UART3_USART_IRQ_0 = 99,
	MAIN2MCU_LVL_INTRTR0_IN_UART4_USART_IRQ_0 = 100,
	MAIN2MCU_LVL_INTRTR0_IN_UART5_USART_IRQ_0 = 101,
	MAIN2MCU_LVL_INTRTR0_IN_UART6_USART_IRQ_0 = 102,
	MAIN2MCU_LVL_INTRTR0_IN_UART7_USART_IRQ_0 = 103,
	MAIN2MCU_LVL_INTRTR0_IN_UART8_USART_IRQ_0 = 104,
	MAIN2MCU_LVL_INTRTR0_IN_UART9_USART_IRQ_0 = 105,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER0_INTR_PEND_0 = 108,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER1_INTR_PEND_0 = 109,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER2_INTR_PEND_0 = 110,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER3_INTR_PEND_0 = 111,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER4_INTR_PEND_0 = 112,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER5_INTR_PEND_0 = 113,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER6_INTR_PEND_0 = 114,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER7_INTR_PEND_0 = 115,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER8_INTR_PEND_0 = 116,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER9_INTR_PEND_0 = 117,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER10_INTR_PEND_0 = 118,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER11_INTR_PEND_0 = 119,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER12_INTR_PEND_0 = 120,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER13_INTR_PEND_0 = 121,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER14_INTR_PEND_0 = 122,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER15_INTR_PEND_0 = 123,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER16_INTR_PEND_0 = 124,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER17_INTR_PEND_0 = 125,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER18_INTR_PEND_0 = 126,
	MAIN2MCU_LVL_INTRTR0_IN_TIMER19_INTR_PEND_0 = 127,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_0 = 128,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_1 = 129,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_2 = 130,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_3 = 131,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_4 = 132,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_5 = 133,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_6 = 134,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_IRQ_7 = 135,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_0 = 136,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_1 = 137,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_2 = 138,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_3 = 139,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_4 = 140,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_5 = 141,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_6 = 142,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_IRQ_7 = 143,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_OTGIRQ_0 = 152,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_OTGIRQ_0 = 153,
	MAIN2MCU_LVL_INTRTR0_IN_GLUELOGIC_MAIN_CBASS_INTR_OR_GLUE_MAIN_CBASS_AGG_ERR_INTR_0 = 156,
	MAIN2MCU_LVL_INTRTR0_IN_USB0_HOST_SYSTEM_ERROR_0 = 157,
	MAIN2MCU_LVL_INTRTR0_IN_USB1_HOST_SYSTEM_ERROR_0 = 158,
	MAIN2MCU_LVL_INTRTR0_IN_CBASS_INFRA0_DEFAULT_ERR_INTR_0 = 167,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP0_XMIT_INTR_PEND_0 = 176,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP0_REC_INTR_PEND_0 = 177,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP1_XMIT_INTR_PEND_0 = 178,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP1_REC_INTR_PEND_0 = 179,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP2_XMIT_INTR_PEND_0 = 180,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP2_REC_INTR_PEND_0 = 181,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP3_XMIT_INTR_PEND_0 = 182,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP3_REC_INTR_PEND_0 = 183,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP4_XMIT_INTR_PEND_0 = 184,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP4_REC_INTR_PEND_0 = 185,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP5_XMIT_INTR_PEND_0 = 186,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP5_REC_INTR_PEND_0 = 187,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP6_XMIT_INTR_PEND_0 = 188,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP6_REC_INTR_PEND_0 = 189,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP7_XMIT_INTR_PEND_0 = 190,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP7_REC_INTR_PEND_0 = 191,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP8_XMIT_INTR_PEND_0 = 192,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP8_REC_INTR_PEND_0 = 193,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP9_XMIT_INTR_PEND_0 = 194,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP9_REC_INTR_PEND_0 = 195,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP10_XMIT_INTR_PEND_0 = 196,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP10_REC_INTR_PEND_0 = 197,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP11_XMIT_INTR_PEND_0 = 198,
	MAIN2MCU_LVL_INTRTR0_IN_MCASP11_REC_INTR_PEND_0 = 199,
	MAIN2MCU_LVL_INTRTR0_IN_AASRC0_INFIFO_LEVEL_0 = 200,
	MAIN2MCU_LVL_INTRTR0_IN_AASRC0_INGROUP_LEVEL_0 = 201,
	MAIN2MCU_LVL_INTRTR0_IN_AASRC0_OUTFIFO_LEVEL_0 = 202,
	MAIN2MCU_LVL_INTRTR0_IN_AASRC0_OUTGROUP_LEVEL_0 = 203,
	MAIN2MCU_LVL_INTRTR0_IN_AASRC0_ERR_LEVEL_0 = 204,
	MAIN2MCU_LVL_INTRTR0_IN_MLB0_MLBSS_MLB_INT_0 = 205,
	MAIN2MCU_LVL_INTRTR0_IN_MLB0_MLBSS_MLB_AHB_INT_0 = 206,
	MAIN2MCU_LVL_INTRTR0_IN_MLB0_MLBSS_MLB_AHB_INT_1 = 207,
	MAIN2MCU_LVL_INTRTR0_IN_DCC8_INTR_DONE_LEVEL_0 = 208,
	MAIN2MCU_LVL_INTRTR0_IN_DCC9_INTR_DONE_LEVEL_0 = 209,
	MAIN2MCU_LVL_INTRTR0_IN_DCC10_INTR_DONE_LEVEL_0 = 210,
	MAIN2MCU_LVL_INTRTR0_IN_DCC11_INTR_DONE_LEVEL_0 = 211,
	MAIN2MCU_LVL_INTRTR0_IN_DCC12_INTR_DONE_LEVEL_0 = 212,
	MAIN2MCU_LVL_INTRTR0_IN_C66DEBUGSS0_AQCMPINTR_LEVEL_0 = 215,
	MAIN2MCU_LVL_INTRTR0_IN_C66DEBUGSS1_AQCMPINTR_LEVEL_0 = 216,
	MAIN2MCU_LVL_INTRTR0_IN_DEBUGSS1_AQCMPINTR_LEVEL_0 = 217,
	MAIN2MCU_LVL_INTRTR0_IN_UFS0_UFS_INTR_0 = 218,
	MAIN2MCU_LVL_INTRTR0_IN_I3C0_I3C__INT_0 = 220,
	MAIN2MCU_LVL_INTRTR0_IN_CPSW0_STAT_PEND_0 = 221,
	MAIN2MCU_LVL_INTRTR0_IN_CPSW0_MDIO_PEND_0 = 222,
	MAIN2MCU_LVL_INTRTR0_IN_CPSW0_EVNT_PEND_0 = 223,
	MAIN2MCU_LVL_INTRTR0_IN_DSS_DSI0_DSI_0_FUNC_INTR_0 = 224,
	MAIN2MCU_LVL_INTRTR0_IN_DSS0_DSS_INST0_DISPC_FUNC_IRQ_PROC0_0 = 226,
	MAIN2MCU_LVL_INTRTR0_IN_DSS0_DSS_INST0_DISPC_FUNC_IRQ_PROC1_0 = 227,
	MAIN2MCU_LVL_INTRTR0_IN_DSS0_DSS_INST0_DISPC_SECURE_IRQ_PROC0_0 = 228,
	MAIN2MCU_LVL_INTRTR0_IN_DSS0_DSS_INST0_DISPC_SECURE_IRQ_PROC1_0 = 229,
	MAIN2MCU_LVL_INTRTR0_IN_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC0_0 = 230,
	MAIN2MCU_LVL_INTRTR0_IN_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC1_0 = 231,
	MAIN2MCU_LVL_INTRTR0_IN_DSS_EDP0_INTR_0 = 238,
	MAIN2MCU_LVL_INTRTR0_IN_DSS_EDP0_INTR_1 = 239,
	MAIN2MCU_LVL_INTRTR0_IN_DSS_EDP0_INTR_2 = 240,
	MAIN2MCU_LVL_INTRTR0_IN_DSS_EDP0_INTR_3 = 241,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_TX_IF0_CSI_INTERRUPT_0 = 250,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_TX_IF0_CSI_LEVEL_0 = 251,
	MAIN2MCU_LVL_INTRTR0_IN_DECODER0_IRQ_0 = 252,
	MAIN2MCU_LVL_INTRTR0_IN_ENCODER0_IRQ_0 = 253,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_RX_IF0_CSI_IRQ_0 = 254,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_RX_IF0_CSI_ERR_IRQ_0 = 255,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_RX_IF0_CSI_LEVEL_0 = 256,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_RX_IF1_CSI_IRQ_0 = 257,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_RX_IF1_CSI_ERR_IRQ_0 = 258,
	MAIN2MCU_LVL_INTRTR0_IN_CSI_RX_IF1_CSI_LEVEL_0 = 259,
	MAIN2MCU_LVL_INTRTR0_IN_DMPAC0_INTD_0_SYSTEM_INTR_LEVEL_0 = 268,
	MAIN2MCU_LVL_INTRTR0_IN_DMPAC0_INTD_0_SYSTEM_INTR_LEVEL_1 = 269,
	MAIN2MCU_LVL_INTRTR0_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_0 = 270,
	MAIN2MCU_LVL_INTRTR0_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_1 = 271,
	MAIN2MCU_LVL_INTRTR0_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_2 = 272,
	MAIN2MCU_LVL_INTRTR0_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_3 = 273,
	MAIN2MCU_LVL_INTRTR0_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_4 = 274,
	MAIN2MCU_LVL_INTRTR0_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_5 = 275,
	MAIN2MCU_LVL_INTRTR0_IN_VPFE0_CCDC_INTR_PEND_0 = 276,
	MAIN2MCU_LVL_INTRTR0_IN_VPFE0_RAT_EXP_INTR_0 = 277,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN4_MCANSS_MCAN_LVL_INT_0 = 278,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN4_MCANSS_MCAN_LVL_INT_1 = 279,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN4_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 280,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN5_MCANSS_MCAN_LVL_INT_0 = 281,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN5_MCANSS_MCAN_LVL_INT_1 = 282,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN5_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 283,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN6_MCANSS_MCAN_LVL_INT_0 = 284,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN6_MCANSS_MCAN_LVL_INT_1 = 285,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN6_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 286,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN7_MCANSS_MCAN_LVL_INT_0 = 287,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN7_MCANSS_MCAN_LVL_INT_1 = 288,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN7_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 289,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN8_MCANSS_MCAN_LVL_INT_0 = 290,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN8_MCANSS_MCAN_LVL_INT_1 = 291,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN8_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 292,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN9_MCANSS_MCAN_LVL_INT_0 = 293,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN9_MCANSS_MCAN_LVL_INT_1 = 294,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN9_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 295,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN10_MCANSS_MCAN_LVL_INT_0 = 296,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN10_MCANSS_MCAN_LVL_INT_1 = 297,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN10_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 298,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN11_MCANSS_MCAN_LVL_INT_0 = 299,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN11_MCANSS_MCAN_LVL_INT_1 = 300,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN11_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 301,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN12_MCANSS_MCAN_LVL_INT_0 = 302,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN12_MCANSS_MCAN_LVL_INT_1 = 303,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN12_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 304,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN13_MCANSS_MCAN_LVL_INT_0 = 305,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN13_MCANSS_MCAN_LVL_INT_1 = 306,
	MAIN2MCU_LVL_INTRTR0_IN_MCAN13_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0 = 307,
	MAIN2MCU_LVL_INTRTR0_IN_GLUELOGIC_GPU_GPIO_REQACK_GLUE_GPU_GPIO_REQINT_LVL_0 = 310,
	MAIN2MCU_LVL_INTRTR0_IN_GLUELOGIC_GPU_GPIO_REQACK_GLUE_GPU_GPIO_ACKINT_LVL_0 = 311,
	MAIN2MCU_LVL_INTRTR0_IN_GPU0_MISC_0_IRQ_0 = 312,
};

enum MAIN2MCU_PLS_INTRTR0 {
	MAIN2MCU_PLS_INTRTR0_IN_RESERVED = 0,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM0_EPWM_ETINT_0 = 2,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM1_EPWM_ETINT_0 = 3,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM2_EPWM_ETINT_0 = 4,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM3_EPWM_ETINT_0 = 5,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM4_EPWM_ETINT_0 = 6,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM5_EPWM_ETINT_0 = 7,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM0_EPWM_TRIPZINT_0 = 8,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM1_EPWM_TRIPZINT_0 = 9,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM2_EPWM_TRIPZINT_0 = 10,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM3_EPWM_TRIPZINT_0 = 11,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM4_EPWM_TRIPZINT_0 = 12,
	MAIN2MCU_PLS_INTRTR0_IN_EHRPWM5_EPWM_TRIPZINT_0 = 13,
	MAIN2MCU_PLS_INTRTR0_IN_EQEP0_EQEP_INT_0 = 14,
	MAIN2MCU_PLS_INTRTR0_IN_EQEP1_EQEP_INT_0 = 15,
	MAIN2MCU_PLS_INTRTR0_IN_EQEP2_EQEP_INT_0 = 16,
	MAIN2MCU_PLS_INTRTR0_IN_ECAP0_ECAP_INT_0 = 17,
	MAIN2MCU_PLS_INTRTR0_IN_ECAP1_ECAP_INT_0 = 18,
	MAIN2MCU_PLS_INTRTR0_IN_ECAP2_ECAP_INT_0 = 19,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG0_PR1_TX_SOF_INTR_REQ_0 = 20,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG0_PR1_TX_SOF_INTR_REQ_1 = 21,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG0_PR1_RX_SOF_INTR_REQ_0 = 22,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG0_PR1_RX_SOF_INTR_REQ_1 = 23,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG1_PR1_TX_SOF_INTR_REQ_0 = 24,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG1_PR1_TX_SOF_INTR_REQ_1 = 25,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG1_PR1_RX_SOF_INTR_REQ_0 = 26,
	MAIN2MCU_PLS_INTRTR0_IN_PRU_ICSSG1_PR1_RX_SOF_INTR_REQ_1 = 27,
	MAIN2MCU_PLS_INTRTR0_IN_GLUELOGIC_SOCA_INT_GLUE_SOCA_INT_0 = 28,
	MAIN2MCU_PLS_INTRTR0_IN_GLUELOGIC_SOCB_INT_GLUE_SOCB_INT_0 = 29,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_LEGACY_PULSE_0 = 32,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_DOWNSTREAM_PULSE_0 = 33,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_FLR_PULSE_0 = 34,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_ERROR_PULSE_0 = 35,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_LINK_STATE_PULSE_0 = 36,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_PWR_STATE_PULSE_0 = 37,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_PTM_VALID_PULSE_0 = 38,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE0_PCIE_HOT_RESET_PULSE_0 = 39,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_LEGACY_PULSE_0 = 40,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_DOWNSTREAM_PULSE_0 = 41,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_FLR_PULSE_0 = 42,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_ERROR_PULSE_0 = 43,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_LINK_STATE_PULSE_0 = 44,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_PWR_STATE_PULSE_0 = 45,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_PTM_VALID_PULSE_0 = 46,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE1_PCIE_HOT_RESET_PULSE_0 = 47,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_LEGACY_PULSE_0 = 48,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_DOWNSTREAM_PULSE_0 = 49,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_FLR_PULSE_0 = 50,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_ERROR_PULSE_0 = 51,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_LINK_STATE_PULSE_0 = 52,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_PWR_STATE_PULSE_0 = 53,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_PTM_VALID_PULSE_0 = 54,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE2_PCIE_HOT_RESET_PULSE_0 = 55,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_LEGACY_PULSE_0 = 56,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_DOWNSTREAM_PULSE_0 = 57,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_FLR_PULSE_0 = 58,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_ERROR_PULSE_0 = 59,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_LINK_STATE_PULSE_0 = 60,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_PWR_STATE_PULSE_0 = 61,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_PTM_VALID_PULSE_0 = 62,
	MAIN2MCU_PLS_INTRTR0_IN_PCIE3_PCIE_HOT_RESET_PULSE_0 = 63,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_0 = 64,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_1 = 65,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_2 = 66,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_3 = 67,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_4 = 68,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_5 = 69,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_6 = 70,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_7 = 71,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_8 = 72,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_9 = 73,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_10 = 74,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_11 = 75,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_12 = 76,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_13 = 77,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_14 = 78,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_15 = 79,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_16 = 80,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_17 = 81,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_18 = 82,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_19 = 83,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_20 = 84,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_21 = 85,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_22 = 86,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_23 = 87,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_24 = 88,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_25 = 89,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_26 = 90,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_27 = 91,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_28 = 92,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_29 = 93,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_30 = 94,
	MAIN2MCU_PLS_INTRTR0_IN_GPIOMUX_INTRTR0_OUTP_31 = 95,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_16 = 96,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_17 = 97,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_18 = 98,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_19 = 99,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_20 = 100,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_21 = 101,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_22 = 102,
	MAIN2MCU_PLS_INTRTR0_IN_CMPEVENT_INTRTR0_OUTP_23 = 103,
};

enum GPIOMUX_INTRTR0 {
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_0 = 0,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_1_0 = 1,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_2_0 = 2,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_3_0 = 3,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_4_0 = 4,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_5_0 = 5,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_6_0 = 6,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_7_0 = 7,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_8_0 = 8,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_9_0 = 9,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_10_0 = 10,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_11_0 = 11,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_12_0 = 12,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_13_0 = 13,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_14_0 = 14,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_15_0 = 15,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_16_0 = 16,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_17_0 = 17,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_18_0 = 18,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_19_0 = 19,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_20_0 = 20,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_21_0 = 21,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_22_0 = 22,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_23_0 = 23,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_24_0 = 24,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_25_0 = 25,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_26_0 = 26,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_27_0 = 27,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_28_0 = 28,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_29_0 = 29,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_30_0 = 30,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_31_0 = 31,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_32_0 = 32,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_33_0 = 33,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_34_0 = 34,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_35_0 = 35,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_36_0 = 36,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_37_0 = 37,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_38_0 = 38,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_39_0 = 39,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_40_0 = 40,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_41_0 = 41,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_42_0 = 42,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_43_0 = 43,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_44_0 = 44,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_45_0 = 45,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_46_0 = 46,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_47_0 = 47,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_48_0 = 48,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_49_0 = 49,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_50_0 = 50,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_51_0 = 51,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_52_0 = 52,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_53_0 = 53,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_54_0 = 54,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_55_0 = 55,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_56_0 = 56,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_57_0 = 57,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_58_0 = 58,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_59_0 = 59,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_60_0 = 60,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_61_0 = 61,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_62_0 = 62,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_63_0 = 63,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_64_0 = 64,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_65_0 = 65,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_66_0 = 66,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_67_0 = 67,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_68_0 = 68,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_69_0 = 69,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_70_0 = 70,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_71_0 = 71,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_72_0 = 72,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_73_0 = 73,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_74_0 = 74,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_75_0 = 75,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_76_0 = 76,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_77_0 = 77,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_78_0 = 78,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_79_0 = 79,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_80_0 = 80,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_81_0 = 81,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_82_0 = 82,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_83_0 = 83,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_84_0 = 84,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_85_0 = 85,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_86_0 = 86,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_87_0 = 87,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_88_0 = 88,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_89_0 = 89,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_90_0 = 90,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_91_0 = 91,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_92_0 = 92,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_93_0 = 93,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_94_0 = 94,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_95_0 = 95,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_96_0 = 96,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_97_0 = 97,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_98_0 = 98,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_99_0 = 99,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_100_0 = 100,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_101_0 = 101,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_102_0 = 102,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_103_0 = 103,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_104_0 = 104,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_105_0 = 105,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_106_0 = 106,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_107_0 = 107,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_108_0 = 108,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_109_0 = 109,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_110_0 = 110,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_111_0 = 111,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_112_0 = 112,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_113_0 = 113,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_114_0 = 114,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_115_0 = 115,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_116_0 = 116,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_117_0 = 117,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_118_0 = 118,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_119_0 = 119,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_120_0 = 120,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_121_0 = 121,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_122_0 = 122,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_123_0 = 123,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_124_0 = 124,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_125_0 = 125,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_126_0 = 126,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO0_VIRT_OUT0_127_0 = 127,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_0 = 128,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_1_0 = 129,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_2_0 = 130,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_3_0 = 131,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_4_0 = 132,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_5_0 = 133,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_6_0 = 134,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_7_0 = 135,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_8_0 = 136,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_9_0 = 137,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_10_0 = 138,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_11_0 = 139,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_12_0 = 140,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_13_0 = 141,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_14_0 = 142,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_15_0 = 143,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_16_0 = 144,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_17_0 = 145,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_18_0 = 146,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_19_0 = 147,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_20_0 = 148,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_21_0 = 149,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_22_0 = 150,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_23_0 = 151,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_24_0 = 152,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_25_0 = 153,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_26_0 = 154,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_27_0 = 155,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_28_0 = 156,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_29_0 = 157,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_30_0 = 158,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_31_0 = 159,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_32_0 = 160,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_33_0 = 161,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_34_0 = 162,
	GPIOMUX_INTRTR0_IN_MAIN_GPIO1_VIRT_OUT0_35_0 = 163,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_0 = 256,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_1 = 257,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_2 = 258,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_3 = 259,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_4 = 260,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_5 = 261,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_6 = 262,
	GPIOMUX_INTRTR0_IN_GPIO0_GPIO_BANK_7 = 263,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_0 = 264,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_1 = 265,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_2 = 266,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_3 = 267,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_4 = 268,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_5 = 269,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_6 = 270,
	GPIOMUX_INTRTR0_IN_GPIO2_GPIO_BANK_7 = 271,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_0 = 272,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_1 = 273,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_2 = 274,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_3 = 275,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_4 = 276,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_5 = 277,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_6 = 278,
	GPIOMUX_INTRTR0_IN_GPIO4_GPIO_BANK_7 = 279,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_0 = 280,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_1 = 281,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_2 = 282,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_3 = 283,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_4 = 284,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_5 = 285,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_6 = 286,
	GPIOMUX_INTRTR0_IN_GPIO6_GPIO_BANK_7 = 287,
	GPIOMUX_INTRTR0_IN_GPIO1_GPIO_BANK_0 = 288,
	GPIOMUX_INTRTR0_IN_GPIO1_GPIO_BANK_1 = 289,
	GPIOMUX_INTRTR0_IN_GPIO1_GPIO_BANK_2 = 290,
	GPIOMUX_INTRTR0_IN_GPIO3_GPIO_BANK_0 = 292,
	GPIOMUX_INTRTR0_IN_GPIO3_GPIO_BANK_1 = 293,
	GPIOMUX_INTRTR0_IN_GPIO3_GPIO_BANK_2 = 294,
	GPIOMUX_INTRTR0_IN_GPIO5_GPIO_BANK_0 = 296,
	GPIOMUX_INTRTR0_IN_GPIO5_GPIO_BANK_1 = 297,
	GPIOMUX_INTRTR0_IN_GPIO5_GPIO_BANK_2 = 298,
	GPIOMUX_INTRTR0_IN_GPIO7_GPIO_BANK_0 = 300,
	GPIOMUX_INTRTR0_IN_GPIO7_GPIO_BANK_1 = 301,
	GPIOMUX_INTRTR0_IN_GPIO7_GPIO_BANK_2 = 302,
};

enum WKUP_GPIOMUX_INTRTR0 {
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_0 = 0,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_1_0 = 1,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_2_0 = 2,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_3_0 = 3,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_4_0 = 4,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_5_0 = 5,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_6_0 = 6,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_7_0 = 7,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_8_0 = 8,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_9_0 = 9,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_10_0 = 10,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_11_0 = 11,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_12_0 = 12,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_13_0 = 13,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_14_0 = 14,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_15_0 = 15,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_16_0 = 16,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_17_0 = 17,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_18_0 = 18,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_19_0 = 19,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_20_0 = 20,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_21_0 = 21,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_22_0 = 22,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_23_0 = 23,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_24_0 = 24,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_25_0 = 25,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_26_0 = 26,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_27_0 = 27,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_28_0 = 28,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_29_0 = 29,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_30_0 = 30,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_31_0 = 31,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_32_0 = 32,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_33_0 = 33,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_34_0 = 34,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_35_0 = 35,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_36_0 = 36,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_37_0 = 37,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_38_0 = 38,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_39_0 = 39,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_40_0 = 40,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_41_0 = 41,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_42_0 = 42,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_43_0 = 43,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_44_0 = 44,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_45_0 = 45,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_46_0 = 46,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_47_0 = 47,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_48_0 = 48,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_49_0 = 49,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_50_0 = 50,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_51_0 = 51,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_52_0 = 52,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_53_0 = 53,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_54_0 = 54,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_55_0 = 55,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_56_0 = 56,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_57_0 = 57,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_58_0 = 58,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_59_0 = 59,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_60_0 = 60,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_61_0 = 61,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_62_0 = 62,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_63_0 = 63,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_64_0 = 64,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_65_0 = 65,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_66_0 = 66,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_67_0 = 67,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_68_0 = 68,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_69_0 = 69,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_70_0 = 70,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_71_0 = 71,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_72_0 = 72,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_73_0 = 73,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_74_0 = 74,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_75_0 = 75,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_76_0 = 76,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_77_0 = 77,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_78_0 = 78,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_79_0 = 79,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_80_0 = 80,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_81_0 = 81,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_82_0 = 82,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO_VIRT_OUT0_83_0 = 83,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO0_GPIO_BANK_0 = 103,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO0_GPIO_BANK_1 = 104,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO0_GPIO_BANK_2 = 105,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO0_GPIO_BANK_3 = 106,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO0_GPIO_BANK_4 = 107,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO0_GPIO_BANK_5 = 108,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO1_GPIO_BANK_0 = 112,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO1_GPIO_BANK_1 = 113,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO1_GPIO_BANK_2 = 114,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO1_GPIO_BANK_3 = 115,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO1_GPIO_BANK_4 = 116,
	WKUP_GPIOMUX_INTRTR0_IN_WKUP_GPIO1_GPIO_BANK_5 = 117,
};

enum MCU_NAVSS0_INTR_ROUTER_0 {
	/* First 256 inputs come from UDMASS_INTA0_VINTR_PEND */
	MCU_NAVSS0_INTR_ROUTER_0_IN_UDMASS_INTA0_VINTR_PEND = 0,
	MCU_NAVSS0_INTR_ROUTER_0_IN_MCRC0_EVENT_PEND_INTR0 = 256,
	MCU_NAVSS0_INTR_ROUTER_0_IN_MCRC0_EVENT_PEND_INTR1 = 257,
	MCU_NAVSS0_INTR_ROUTER_0_IN_MCRC0_EVENT_PEND_INTR2 = 258,
	MCU_NAVSS0_INTR_ROUTER_0_IN_MCRC0_EVENT_PEND_INTR3 = 259,
	MCU_NAVSS0_INTR_ROUTER_0_IN_MCRC0_MCRC_PEND_INTR = 260,
};

enum {
	NAVSS0_INRTR_IN_UDMASS_INTA0_VINTR_PEND = 0,
	NAVSS0_INRTR_IN_MODSS_INTA1_VINTR_PEND = 256,
	NAVSS0_INRTR_IN_MODSS_INTA0_VINTR_PEND = 320,
	NAVSS0_INRTR_IN_MCRC0_EVENT_PEND_INTR = 384,
	NAVSS0_INRTR_IN_MCRC0_MCRC_PEND_INTR = 388,
	NAVSS0_INRTR_IN_CPTS0_EVNT_PEND_INTR = 391,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER11_PEND_INTR = 392,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER10_PEND_INTR = 396,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER9_PEND_INTR = 400,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER8_PEND_INTR = 404,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER7_PEND_INTR = 408,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER6_PEND_INTR = 412,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER5_PEND_INTR = 416,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER4_PEND_INTR = 420,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER3_PEND_INTR = 424,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER2_PEND_INTR = 428,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER1_PEND_INTR = 432,
	NAVSS0_INRTR_IN_MAILBOX0_CLUSTER0_PEND_INTR = 436,
	NAVSS0_INRTR_IN_DMA_PVU1_EXP_INTR = 440,
	NAVSS0_INRTR_IN_IO_PVU1_EXP_INTR = 441,
	NAVSS0_INRTR_IN_IO_PVU0_EXP_INTR = 442,
	NAVSS0_INRTR_IN_PAT4_EXP_INTR = 443,
	NAVSS0_INRTR_IN_PAT3_EXP_INTR = 444,
	NAVSS0_INRTR_IN_PAT2_EXP_INTR = 445,
	NAVSS0_INRTR_IN_PAT1_EXP_INTR = 446,
	NAVSS0_INRTR_IN_PAT0_EXP_INTR = 447,
};

#endif /* _TDA4VM_INTRTR_DEFS_H_ */
