L_input_inc                                                                              
{                                                                                                       
STRUCT   inc_spec_PLL_input                                                                             
{                                                                                                       
int      tx_pll;                                                                                        
int      ty_pll;                                                                                        
string   port_name_pll;                                                                                 
string   port_name_con;                                                                                 
string   device_name_con;                                                                               
int      tx_con;                                                                                        
int      ty_con;                                                                                        
};                                                                                                      
STRUCT   inc_spec_PLL_input inc_PLL_input_spec[] =                                                      
{                                                                                                       
//tx_pll ty                 port_name_pll        port_name_con          device_name_con    tx_con ty_con
                                                                                                        
{39,     74,                "LOCK_CAS",          "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_CAS",           "TIEHI",               "PLL_100H_TILE",        39,    74},  
                                                                                                        
{39,     48,                "LOCK_CAS",          "LOCK",                "PLL_100H_TILE",        39,    74},  
{39,     48,                "CLK_CAS",           "CLK_OUT4_CAS",        "PLL_100H_TILE",        39,    74},  
                                                                                                        
{39,     43,                "LOCK_CAS",          "LOCK",                "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_CAS",           "CLK_OUT4_CAS",        "PLL_100H_TILE",        39,    48},  
                                                                                                        
{39,     17,                "LOCK_CAS",          "LOCK",                "PLL_100H_TILE",        39,    43},  
{39,     17,                "CLK_CAS",           "CLK_OUT4_CAS",        "PLL_100H_TILE",        39,    43},  
                                                                                                        
{39,     12,                "LOCK_CAS",          "LOCK",                "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_CAS",           "CLK_OUT4_CAS",        "PLL_100H_TILE",        39,    17},  
                                                                                                        
//       For                USCMMUX                                                                     
                                                                                                        
{39,     79,                "CLK_USCM",          "CLK_USCM_OUT",        "RLYBUFS_TILE",    39,    95},  
{39,     74,                "CLK_USCM",          "CLK_USCM_OUT",        "RLYBUFS_TILE",    39,    95},  
                                                                                                        
{39,     48,                "CLK_USCM[29]",      "CLK_USCM_T[14]",      "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[28]",      "CLK_USCM_T[13]",      "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[27]",      "CLK_USCM_T[12]",      "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[26]",      "CLK_USCM_T[11]",      "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[25]",      "CLK_USCM_T[10]",      "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[24]",      "CLK_USCM_T[9]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[23]",      "CLK_USCM_T[8]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[22]",      "CLK_USCM_T[7]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[21]",      "CLK_USCM_T[6]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[20]",      "CLK_USCM_T[5]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[19]",      "CLK_USCM_T[4]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[18]",      "CLK_USCM_T[3]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[17]",      "CLK_USCM_T[2]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[16]",      "CLK_USCM_T[1]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[15]",      "CLK_USCM_T[0]",       "USCM_TILE",       21,    35},  
{39,     48,                "CLK_USCM[14]",      "CLK_USCM_T[14]",      "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[13]",      "CLK_USCM_T[13]",      "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[12]",      "CLK_USCM_T[12]",      "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[11]",      "CLK_USCM_T[11]",      "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[10]",      "CLK_USCM_T[10]",      "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[9]",       "CLK_USCM_T[9]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[8]",       "CLK_USCM_T[8]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[7]",       "CLK_USCM_T[7]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[6]",       "CLK_USCM_T[6]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[5]",       "CLK_USCM_T[5]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[4]",       "CLK_USCM_T[4]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[3]",       "CLK_USCM_T[3]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[2]",       "CLK_USCM_T[2]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[1]",       "CLK_USCM_T[1]",       "USCM_TILE",       21,    27},  
{39,     48,                "CLK_USCM[0]",       "CLK_USCM_T[0]",       "USCM_TILE",       21,    27},  
                                                                                                        
{39,     43,                "CLK_USCM[29]",      "CLK_USCM_T[14]",      "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[28]",      "CLK_USCM_T[13]",      "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[27]",      "CLK_USCM_T[12]",      "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[26]",      "CLK_USCM_T[11]",      "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[25]",      "CLK_USCM_T[10]",      "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[24]",      "CLK_USCM_T[9]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[23]",      "CLK_USCM_T[8]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[22]",      "CLK_USCM_T[7]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[21]",      "CLK_USCM_T[6]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[20]",      "CLK_USCM_T[5]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[19]",      "CLK_USCM_T[4]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[18]",      "CLK_USCM_T[3]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[17]",      "CLK_USCM_T[2]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[16]",      "CLK_USCM_T[1]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[15]",      "CLK_USCM_T[0]",       "USCM_TILE",       21,    35},  
{39,     43,                "CLK_USCM[14]",      "CLK_USCM_T[14]",      "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[13]",      "CLK_USCM_T[13]",      "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[12]",      "CLK_USCM_T[12]",      "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[11]",      "CLK_USCM_T[11]",      "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[10]",      "CLK_USCM_T[10]",      "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[9]",       "CLK_USCM_T[9]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[8]",       "CLK_USCM_T[8]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[7]",       "CLK_USCM_T[7]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[6]",       "CLK_USCM_T[6]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[5]",       "CLK_USCM_T[5]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[4]",       "CLK_USCM_T[4]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[3]",       "CLK_USCM_T[3]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[2]",       "CLK_USCM_T[2]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[1]",       "CLK_USCM_T[1]",       "USCM_TILE",       21,    27},  
{39,     43,                "CLK_USCM[0]",       "CLK_USCM_T[0]",       "USCM_TILE",       21,    27},  
                                                                                                        
{39,     17,                "CLK_USCM[29]",      "CLK_USCM_B[14]",      "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[28]",      "CLK_USCM_B[13]",      "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[27]",      "CLK_USCM_B[12]",      "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[26]",      "CLK_USCM_B[11]",      "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[25]",      "CLK_USCM_B[10]",      "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[24]",      "CLK_USCM_B[9]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[23]",      "CLK_USCM_B[8]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[22]",      "CLK_USCM_B[7]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[21]",      "CLK_USCM_B[6]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[20]",      "CLK_USCM_B[5]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[19]",      "CLK_USCM_B[4]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[18]",      "CLK_USCM_B[3]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[17]",      "CLK_USCM_B[2]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[16]",      "CLK_USCM_B[1]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[15]",      "CLK_USCM_B[0]",       "USCM_TILE",       21,    35},  
{39,     17,                "CLK_USCM[14]",      "CLK_USCM_B[14]",      "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[13]",      "CLK_USCM_B[13]",      "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[12]",      "CLK_USCM_B[12]",      "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[11]",      "CLK_USCM_B[11]",      "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[10]",      "CLK_USCM_B[10]",      "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[9]",       "CLK_USCM_B[9]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[8]",       "CLK_USCM_B[8]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[7]",       "CLK_USCM_B[7]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[6]",       "CLK_USCM_B[6]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[5]",       "CLK_USCM_B[5]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[4]",       "CLK_USCM_B[4]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[3]",       "CLK_USCM_B[3]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[2]",       "CLK_USCM_B[2]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[1]",       "CLK_USCM_B[1]",       "USCM_TILE",       21,    27},  
{39,     17,                "CLK_USCM[0]",       "CLK_USCM_B[0]",       "USCM_TILE",       21,    27},  
                                                                                                        
{39,     12,                "CLK_USCM[29]",      "CLK_USCM_B[14]",      "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[28]",      "CLK_USCM_B[13]",      "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[27]",      "CLK_USCM_B[12]",      "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[26]",      "CLK_USCM_B[11]",      "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[25]",      "CLK_USCM_B[10]",      "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[24]",      "CLK_USCM_B[9]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[23]",      "CLK_USCM_B[8]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[22]",      "CLK_USCM_B[7]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[21]",      "CLK_USCM_B[6]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[20]",      "CLK_USCM_B[5]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[19]",      "CLK_USCM_B[4]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[18]",      "CLK_USCM_B[3]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[17]",      "CLK_USCM_B[2]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[16]",      "CLK_USCM_B[1]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[15]",      "CLK_USCM_B[0]",       "USCM_TILE",       21,    35},  
{39,     12,                "CLK_USCM[14]",      "CLK_USCM_B[14]",      "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[13]",      "CLK_USCM_B[13]",      "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[12]",      "CLK_USCM_B[12]",      "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[11]",      "CLK_USCM_B[11]",      "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[10]",      "CLK_USCM_B[10]",      "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[9]",       "CLK_USCM_B[9]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[8]",       "CLK_USCM_B[8]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[7]",       "CLK_USCM_B[7]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[6]",       "CLK_USCM_B[6]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[5]",       "CLK_USCM_B[5]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[4]",       "CLK_USCM_B[4]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[3]",       "CLK_USCM_B[3]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[2]",       "CLK_USCM_B[2]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[1]",       "CLK_USCM_B[1]",       "USCM_TILE",       21,    27},  
{39,     12,                "CLK_USCM[0]",       "CLK_USCM_B[0]",       "USCM_TILE",       21,    27},  
                                                                                                        
//       For                PREGMUX              0                                                      
                                                                                                        
{39,     79,                "CLK_PREGM_IN0[0]",  "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN1[0]",  "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN2[0]",  "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN3[0]",  "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN4[0]",  "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN5[0]",  "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN6[0]",  "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN7[0]",  "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    84},  
                                                                                                        
{39,     74,                "CLK_PREGM_IN0[0]",  "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN1[0]",  "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN2[0]",  "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN3[0]",  "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN4[0]",  "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN5[0]",  "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN6[0]",  "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN7[0]",  "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    78},  
                                                                                                        
{39,     48,                "CLK_PREGM_IN0[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN1[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN2[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN3[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN4[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN5[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN6[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN7[0]",  "TIEHI",               "PLL_100H_TILE",        39,    48},  
                                                                                                        
{39,     43,                "CLK_PREGM_IN0[0]",  "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN1[0]",  "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN2[0]",  "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN3[0]",  "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN4[0]",  "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN5[0]",  "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN6[0]",  "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN7[0]",  "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    47},  
                                                                                                        
{39,     17,                "CLK_PREGM_IN0[0]",  "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN1[0]",  "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN2[0]",  "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN3[0]",  "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN4[0]",  "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN5[0]",  "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN6[0]",  "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN7[0]",  "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    2},   
                                                                                                        
{39,     12,                "CLK_PREGM_IN0[0]",  "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN1[0]",  "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN2[0]",  "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN3[0]",  "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN4[0]",  "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN5[0]",  "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN6[0]",  "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN7[0]",  "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    16},  
                                                                                                        
//       For                PREGMUX              1:4                                                    
                                                                                                        
{39,     79,                "CLK_PREGM_IN0[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN0[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN0[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN0[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN1[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN1[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN1[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN1[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN2[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN2[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN2[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN2[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN3[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN3[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN3[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN3[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN4[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN4[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN4[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN4[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN5[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN5[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN5[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN5[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN6[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN6[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN6[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN6[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN7[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN7[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     79,                "CLK_PREGM_IN7[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     79,                "CLK_PREGM_IN7[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
                                                                                                        
{39,     74,                "CLK_PREGM_IN0[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN0[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN0[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN0[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN1[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN1[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN1[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN1[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN2[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN2[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN2[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN2[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN3[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN3[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN3[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN3[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN4[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN4[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN4[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN4[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN5[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN5[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN5[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN5[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN6[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN6[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN6[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN6[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN7[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN7[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_PREGM_IN7[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_PREGM_IN7[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
                                                                                                        
{39,     48,                "CLK_PREGM_IN0[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN0[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN0[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN0[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN1[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN1[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN1[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN1[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN2[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN2[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN2[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN2[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN3[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN3[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN3[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN3[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN4[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN4[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN4[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN4[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN5[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN5[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN5[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN5[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN6[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN6[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN6[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN6[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN7[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN7[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_PREGM_IN7[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_PREGM_IN7[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
                                                                                                        
{39,     43,                "CLK_PREGM_IN0[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN0[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN0[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN0[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN1[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN1[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN1[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN1[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN2[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN2[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN2[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN2[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN3[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN3[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN3[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN3[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN4[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN4[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN4[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN4[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN5[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN5[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN5[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN5[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN6[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN6[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN6[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN6[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN7[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN7[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_PREGM_IN7[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_PREGM_IN7[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
                                                                                                        
{39,     17,                "CLK_PREGM_IN0[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN0[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN0[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN0[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN1[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN1[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN1[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN1[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN2[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN2[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN2[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN2[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN3[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN3[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN3[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN3[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN4[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN4[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN4[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN4[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN5[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN5[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN5[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN5[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN6[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN6[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN6[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN6[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN7[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN7[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_PREGM_IN7[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_PREGM_IN7[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
                                                                                                        
{39,     12,                "CLK_PREGM_IN0[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN0[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN0[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN0[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN1[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN1[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN1[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN1[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN2[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN2[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN2[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN2[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN3[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN3[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN3[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN3[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN4[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN4[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN4[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN4[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN5[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN5[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN5[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN5[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN6[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN6[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN6[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN6[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN7[1]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN7[2]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_PREGM_IN7[3]",  "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_PREGM_IN7[4]",  "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
                                                                                                        
//       For                PREGMUX              5:20                                                   
                                                                                                        
{39,     79,                "CLK_PREGM_IN0[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN0[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN0[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN0[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN1[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN1[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN1[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN1[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN2[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN2[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN2[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN2[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN3[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN3[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN3[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN3[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN4[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN4[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN4[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN4[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN5[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN5[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN5[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN5[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN6[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN6[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN6[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN6[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN7[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN7[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN7[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     79,                "CLK_PREGM_IN7[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
                                                                                                        
{39,     74,                "CLK_PREGM_IN0[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN0[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN0[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN0[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN1[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN1[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN1[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN1[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN2[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN2[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN2[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN2[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN3[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN3[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN3[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN3[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN4[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN4[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN4[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN4[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN5[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN5[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN5[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN5[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN6[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN6[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN6[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN6[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN7[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN7[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN7[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_PREGM_IN7[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
                                                                                                        
{39,     79,                "CLK_PREGM_IN0[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN0[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN0[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN1[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN1[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN1[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN2[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN2[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN2[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN3[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN3[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN3[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN4[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN4[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN4[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN5[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN5[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN5[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN6[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN6[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN6[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN7[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     79,                "CLK_PREGM_IN7[19]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN7[20]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
                                                                                                        
{39,     74,                "CLK_PREGM_IN0[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN0[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN1[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN2[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN3[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN4[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN5[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN6[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[9]",  "RCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[10]", "RCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[11]", "REFCK2CORE_0_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[12]", "REFCK2CORE_1_BUF",    "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[13]", "TCLK2FABRIC_BUF[0]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[14]", "TCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[15]", "TCLK2FABRIC_BUF[2]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[16]", "TCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[17]", "RCLK2FABRIC_BUF[1]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[18]", "RCLK2FABRIC_BUF[3]",  "HSST_TILE",       22,    85},  
{39,     74,                "CLK_PREGM_IN7[19]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[20]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
                                                                                                        
{39,     48,                "CLK_PREGM_IN0[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN0[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN1[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN2[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN3[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN4[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN5[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN6[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     48,                "CLK_PREGM_IN7[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
                                                                                                        
{39,     43,                "CLK_PREGM_IN0[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN0[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN1[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN2[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN3[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN4[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN5[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN6[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[5]",  "CLK_PREGMUX_OUT[2]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[6]",  "CLK_PREGMUX_OUT[3]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[7]",  "CLK_PREGMUX_OUT[0]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[8]",  "CLK_PREGMUX_OUT[1]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[9]",  "CLK_PREGMUX_OUT[4]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[10]", "CLK_PREGMUX_OUT[5]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[11]", "CLK_PREGMUX_OUT[6]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[12]", "CLK_PREGMUX_OUT[7]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[13]", "CLK_PREGMUX_OUT[8]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[14]", "CLK_PREGMUX_OUT[9]",  "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[15]", "CLK_PREGMUX_OUT[10]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[16]", "CLK_PREGMUX_OUT[11]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[17]", "CLK_PREGMUX_OUT[12]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[18]", "CLK_PREGMUX_OUT[13]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[19]", "CLK_PREGMUX_OUT[14]", "RLYBUFS_TILE",    39,    95},  
{39,     43,                "CLK_PREGM_IN7[20]", "CLK_PREGMUX_OUT[15]", "RLYBUFS_TILE",    39,    95},  
                                                                                                        
{39,     17,                "CLK_PREGM_IN0[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN0[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN0[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN0[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN1[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN1[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN1[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN1[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN2[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN2[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN2[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN2[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN3[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN3[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN3[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN3[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN4[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN4[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN4[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN4[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN5[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN5[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN5[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN5[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN6[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN6[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN6[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN6[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN7[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN7[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN7[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_PREGM_IN7[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
                                                                                                        
{39,     12,                "CLK_PREGM_IN0[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN0[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN0[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN0[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN1[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN1[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN1[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN1[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN2[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN2[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN2[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN2[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN3[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN3[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN3[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN3[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN4[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN4[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN4[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN4[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN5[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN5[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN5[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN5[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN6[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN6[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN6[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN6[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN7[5]",  "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN7[6]",  "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN7[7]",  "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_PREGM_IN7[8]",  "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
                                                                                                        
{39,     17,                "CLK_PREGM_IN0[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[9]",  "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[10]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[11]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[12]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[13]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[14]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[15]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[16]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[17]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[18]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[19]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[20]", "TIEHI",               "PLL_100H_TILE",        39,    17},  
                                                                                                        
{39,     12,                "CLK_PREGM_IN0[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[9]",  "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[10]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[11]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[12]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[13]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[14]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[15]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[16]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[17]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[18]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[19]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[20]", "TIEHI",               "PLL_100H_TILE",        39,    12},  
                                                                                                        
                                                                                                        
//       For                PREGMUX              21:30                                                  
                                                                                                        
{39,     79,                "CLK_PREGM_IN0[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN0[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN0[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN0[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN0[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN0[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN0[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN0[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN0[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN0[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN1[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN1[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN1[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN1[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN1[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN1[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN1[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN1[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN1[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN1[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN2[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN2[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN2[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN2[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN2[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN2[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN2[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN2[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN2[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN2[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN3[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN3[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN3[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN3[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN3[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN3[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN3[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN3[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN3[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN3[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN4[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN4[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN4[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN4[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN4[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN4[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN4[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN4[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN4[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN4[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN5[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN5[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN5[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN5[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN5[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN5[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN5[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN5[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN5[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN5[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN6[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN6[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN6[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN6[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN6[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN6[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN6[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN6[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN6[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN6[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN7[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN7[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN7[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN7[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN7[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     79,                "CLK_PREGM_IN7[26]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN7[27]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN7[28]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN7[29]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
{39,     79,                "CLK_PREGM_IN7[30]", "TIEHI",               "CLKMUX_100H_TILE",     39,    79},  
                                                                                                        
{39,     74,                "CLK_PREGM_IN0[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN0[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN1[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN2[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN3[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN4[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN5[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN6[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[26]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[27]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[28]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[29]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_PREGM_IN7[30]", "TIEHI",               "PLL_100H_TILE",        39,    74},  
                                                                                                        
{39,     48,                "CLK_PREGM_IN0[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN0[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN0[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN0[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN0[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN0[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN0[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN0[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN0[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN0[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN1[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN1[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN1[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN1[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN1[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN1[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN1[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN1[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN1[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN1[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN2[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN2[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN2[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN2[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN2[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN2[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN2[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN2[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN2[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN2[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN3[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN3[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN3[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN3[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN3[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN3[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN3[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN3[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN3[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN3[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN4[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN4[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN4[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN4[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN4[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN4[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN4[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN4[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN4[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN4[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN5[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN5[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN5[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN5[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN5[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN5[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN5[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN5[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN5[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN5[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN6[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN6[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN6[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN6[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN6[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN6[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN6[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN6[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN6[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN6[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN7[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN7[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN7[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN7[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN7[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     48,                "CLK_PREGM_IN7[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN7[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN7[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN7[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_PREGM_IN7[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
                                                                                                        
{39,     43,                "CLK_PREGM_IN0[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN0[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN0[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN0[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN0[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN0[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN0[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN0[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN0[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN0[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN1[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN1[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN1[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN1[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN1[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN1[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN1[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN1[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN1[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN1[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN2[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN2[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN2[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN2[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN2[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN2[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN2[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN2[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN2[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN2[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN3[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN3[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN3[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN3[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN3[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN3[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN3[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN3[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN3[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN3[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN4[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN4[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN4[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN4[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN4[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN4[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN4[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN4[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN4[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN4[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN5[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN5[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN5[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN5[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN5[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN5[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN5[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN5[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN5[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN5[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN6[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN6[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN6[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN6[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN6[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN6[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN6[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN6[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN6[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN6[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN7[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN7[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN7[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN7[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN7[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_PREGM_IN7[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN7[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN7[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN7[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    48},  
{39,     43,                "CLK_PREGM_IN7[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    48},  
                                                                                                        
{39,     17,                "CLK_PREGM_IN0[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN0[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN0[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN0[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN0[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN0[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN0[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN1[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN1[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN1[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN1[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN1[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN1[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN2[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN2[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN2[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN2[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN2[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN2[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN3[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN3[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN3[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN3[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN3[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN3[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN4[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN4[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN4[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN4[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN4[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN4[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN5[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN5[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN5[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN5[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN5[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN5[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN6[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN6[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN6[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN6[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN6[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN6[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN7[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN7[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN7[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN7[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     17,                "CLK_PREGM_IN7[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_PREGM_IN7[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
                                                                                                        
{39,     12,                "CLK_PREGM_IN0[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN0[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN0[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN0[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN0[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN0[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN1[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN1[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN1[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN1[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN1[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN1[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN2[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN2[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN2[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN2[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN2[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN2[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN3[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN3[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN3[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN3[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN3[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN3[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN4[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN4[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN4[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN4[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN4[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN4[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN5[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN5[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN5[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN5[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN5[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN5[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN6[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN6[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN6[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN6[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN6[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN6[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN7[21]", "CLK_OUT0",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[22]", "CLK_OUT1",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[23]", "CLK_OUT2",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[24]", "CLK_OUT3",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[25]", "CLK_OUT4",            "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_PREGM_IN7[26]", "CLK_OUT0",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN7[27]", "CLK_OUT1",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN7[28]", "CLK_OUT2",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN7[29]", "CLK_OUT3",            "PLL_100H_TILE",        39,    17},  
{39,     12,                "CLK_PREGM_IN7[30]", "CLK_OUT4",            "PLL_100H_TILE",        39,    17},  
                                                                                                        
                                                                                                        
//       For                PLLMUX                                                                      
                                                                                                        
{39,     74,                "CLK_IN0[0]",        "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN0[1]",        "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN0[2]",        "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN0[3]",        "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN0[4]",        "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN0[5]",        "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN0[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_IN0[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_IN0[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_IN0[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_IN0[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_IN0[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_IN1[0]",        "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN1[1]",        "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN1[2]",        "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN1[3]",        "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN1[4]",        "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN1[5]",        "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_IN1[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_IN1[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_IN1[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_IN1[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_IN1[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_IN1[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_FB[0]",         "BUS2_CLKL_OUT[8]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[1]",         "BUS2_CLKL_OUT[9]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[2]",         "BUS2_CLKR_OUT[8]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[3]",         "BUS2_CLKR_OUT[9]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[4]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_FB[5]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_FB[6]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_FB[7]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_FB[10]",        "CLK_INT_FB",          "PLL_100H_TILE",        39,    74},  
{39,     74,                "CLK_FB[11]",        "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[12]",        "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[13]",        "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[14]",        "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[15]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_FB[16]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_FB[17]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_FB[18]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    78},  
{39,     74,                "CLK_FB[19]",        "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[20]",        "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[21]",        "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[22]",        "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    84},  
{39,     74,                "CLK_FB[23]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_FB[24]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_FB[25]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    78},  
{39,     74,                "CLK_FB[26]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    78},  
                                                                                                        
{39,     48,                "CLK_IN0[0]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN0[1]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN0[2]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN0[3]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN0[4]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN0[5]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN0[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_IN0[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_IN0[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_IN0[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_IN0[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_IN0[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_IN1[0]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN1[1]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN1[2]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN1[3]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN1[4]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN1[5]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_IN1[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_IN1[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_IN1[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_IN1[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_IN1[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_IN1[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_FB[0]",         "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[1]",         "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[2]",         "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[3]",         "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[4]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_FB[5]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_FB[6]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_FB[7]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_FB[10]",        "CLK_INT_FB",          "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[11]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[12]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[13]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[14]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[15]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_FB[16]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_FB[17]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_FB[18]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    47},  
{39,     48,                "CLK_FB[19]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[20]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[21]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[22]",        "TIEHI",               "PLL_100H_TILE",        39,    48},  
{39,     48,                "CLK_FB[23]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_FB[24]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_FB[25]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    47},  
{39,     48,                "CLK_FB[26]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    47},  
                                                                                                        
{39,     43,                "CLK_IN0[0]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN0[1]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN0[2]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN0[3]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN0[4]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN0[5]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN0[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_IN0[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_IN0[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_IN0[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_IN0[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_IN0[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_IN1[0]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN1[1]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN1[2]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN1[3]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN1[4]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN1[5]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_IN1[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_IN1[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_IN1[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_IN1[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_IN1[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_IN1[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_FB[0]",         "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[1]",         "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[2]",         "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[3]",         "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[4]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_FB[5]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_FB[6]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_FB[7]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_FB[10]",        "CLK_INT_FB",          "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[11]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[12]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[13]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[14]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[15]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_FB[16]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_FB[17]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_FB[18]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    47},  
{39,     43,                "CLK_FB[19]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[20]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[21]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[22]",        "TIEHI",               "PLL_100H_TILE",        39,    43},  
{39,     43,                "CLK_FB[23]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_FB[24]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_FB[25]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    47},  
{39,     43,                "CLK_FB[26]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    47},  
                                                                                                        
{39,     17,                "CLK_IN0[0]",        "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN0[1]",        "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN0[2]",        "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN0[3]",        "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN0[4]",        "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN0[5]",        "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN0[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_IN0[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_IN0[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_IN0[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_IN0[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_IN0[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_IN1[0]",        "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN1[1]",        "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN1[2]",        "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN1[3]",        "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN1[4]",        "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN1[5]",        "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_IN1[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_IN1[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_IN1[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_IN1[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_IN1[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_IN1[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_FB[0]",         "BUS2_CLKL_OUT[8]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[1]",         "BUS2_CLKL_OUT[9]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[2]",         "BUS2_CLKR_OUT[8]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[3]",         "BUS2_CLKR_OUT[9]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[4]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_FB[5]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_FB[6]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_FB[7]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_FB[10]",        "CLK_INT_FB",          "PLL_100H_TILE",        39,    17},  
{39,     17,                "CLK_FB[11]",        "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[12]",        "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[13]",        "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[14]",        "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[15]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_FB[16]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_FB[17]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_FB[18]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    16},  
{39,     17,                "CLK_FB[19]",        "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[20]",        "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[21]",        "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[22]",        "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     17,                "CLK_FB[23]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_FB[24]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_FB[25]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    16},  
{39,     17,                "CLK_FB[26]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    16},  
                                                                                                        
{39,     12,                "CLK_IN0[0]",        "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN0[1]",        "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN0[2]",        "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN0[3]",        "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN0[4]",        "BUS2_CLKR_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN0[5]",        "BUS2_CLKR_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN0[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_IN0[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_IN0[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_IN0[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_IN0[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_IN0[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_IN1[0]",        "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN1[1]",        "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN1[2]",        "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN1[3]",        "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN1[4]",        "BUS2_CLKL_OUT[0]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN1[5]",        "BUS2_CLKL_OUT[1]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_IN1[6]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_IN1[7]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_IN1[8]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_IN1[9]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_IN1[10]",       "BUS2_CLK_OUT[0]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_IN1[11]",       "BUS2_CLK_OUT[1]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_FB[0]",         "BUS2_CLKL_OUT[8]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[1]",         "BUS2_CLKL_OUT[9]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[2]",         "BUS2_CLKR_OUT[8]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[3]",         "BUS2_CLKR_OUT[9]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[4]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_FB[5]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_FB[6]",         "BUS2_CLK_OUT[8]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_FB[7]",         "BUS2_CLK_OUT[9]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_FB[10]",        "CLK_INT_FB",          "PLL_100H_TILE",        39,    12},  
{39,     12,                "CLK_FB[11]",        "BUS2_CLKL_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[12]",        "BUS2_CLKL_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[13]",        "BUS2_CLKL_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[14]",        "BUS2_CLKL_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[15]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_FB[16]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_FB[17]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_FB[18]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 52,    16},  
{39,     12,                "CLK_FB[19]",        "BUS2_CLKR_OUT[4]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[20]",        "BUS2_CLKR_OUT[5]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[21]",        "BUS2_CLKR_OUT[6]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[22]",        "BUS2_CLKR_OUT[7]",    "PIOMUX_TILE",     39,    2},   
{39,     12,                "CLK_FB[23]",        "BUS2_CLK_OUT[4]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_FB[24]",        "BUS2_CLK_OUT[5]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_FB[25]",        "BUS2_CLK_OUT[6]",     "WLSR1_100H_TILE", 31,    16},  
{39,     12,                "CLK_FB[26]",        "BUS2_CLK_OUT[7]",     "WLSR1_100H_TILE", 31,    16}   
                                                                                                        
};                                                                                                      
};                                                                                                      

