

================================================================
== Vivado HLS Report for 'fft_stage_118'
================================================================
* Date:           Sat Aug  1 17:57:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1041|  1041|  1041|  1041|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |                           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |  1039|  1039|        18|          2|          2|   512|    yes   |
        +---------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     87|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|     758|   1491|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    219|    -|
|Register         |        0|      -|     802|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1560|   1989|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3dEe_U7  |music_fadd_32ns_3dEe  |        0|      2|  205|  390|    0|
    |music_faddfsub_32bkb_U5  |music_faddfsub_32bkb  |        0|      2|  205|  390|    0|
    |music_fmul_32ns_3eOg_U8  |music_fmul_32ns_3eOg  |        0|      3|  143|  321|    0|
    |music_fsub_32ns_3cud_U6  |music_fsub_32ns_3cud  |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      9|  758| 1491|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln184_fu_216_p2     |     +    |      0|  0|  14|          10|           1|
    |i_lower_fu_258_p2       |     +    |      0|  0|  13|           1|          11|
    |t_fu_270_p2             |     +    |      0|  0|  14|           1|          10|
    |ap_condition_446        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_450        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln184_1_fu_222_p2  |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln184_fu_210_p2    |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |j_0_mid2_fu_236_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln184_fu_228_p3  |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  87|          38|          51|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_152_p4  |   9|          2|   10|         20|
    |ap_phi_mux_j_0_phi_fu_163_p4             |   9|          2|    1|          2|
    |ap_phi_mux_t_0_phi_fu_174_p4             |   9|          2|   10|         20|
    |grp_fu_181_opcode                        |  15|          3|    2|          6|
    |grp_fu_181_p0                            |  15|          3|   32|         96|
    |grp_fu_181_p1                            |  15|          3|   32|         96|
    |grp_fu_185_p0                            |  15|          3|   32|         96|
    |grp_fu_185_p1                            |  15|          3|   32|         96|
    |grp_fu_189_p0                            |  15|          3|   32|         96|
    |grp_fu_189_p1                            |  15|          3|   32|         96|
    |grp_fu_193_p0                            |  15|          3|   32|         96|
    |indvar_flatten_reg_148                   |   9|          2|   10|         20|
    |j_0_reg_159                              |   9|          2|    1|          2|
    |t_0_reg_170                              |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 219|         45|  271|        771|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |X_I_load_1_reg_381       |  32|   0|   32|          0|
    |X_I_load_reg_325         |  32|   0|   32|          0|
    |X_R_load_1_reg_358       |  32|   0|   32|          0|
    |X_R_load_reg_319         |  32|   0|   32|          0|
    |add_ln184_reg_283        |  10|   0|   10|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |i_reg_298                |  10|   0|   10|          0|
    |icmp_ln184_reg_279       |   1|   0|    1|          0|
    |indvar_flatten_reg_148   |  10|   0|   10|          0|
    |j_0_mid2_reg_293         |   1|   0|    1|          0|
    |j_0_reg_159              |   1|   0|    1|          0|
    |reg_198                  |  32|   0|   32|          0|
    |reg_204                  |  32|   0|   32|          0|
    |select_ln184_reg_288     |  10|   0|   10|          0|
    |t_0_reg_170              |  10|   0|   10|          0|
    |t_reg_331                |  10|   0|   10|          0|
    |temp_I_reg_375           |  32|   0|   32|          0|
    |temp_R_reg_364           |  32|   0|   32|          0|
    |tmp_1_reg_336            |  32|   0|   32|          0|
    |tmp_3_reg_341            |  32|   0|   32|          0|
    |zext_ln194_reg_303       |  11|   0|   64|         53|
    |zext_ln196_reg_346       |  10|   0|   64|         54|
    |X_I_load_reg_325         |  64|  32|   32|          0|
    |X_R_load_reg_319         |  64|  32|   32|          0|
    |i_reg_298                |  64|  32|   10|          0|
    |icmp_ln184_reg_279       |  64|  32|    1|          0|
    |zext_ln194_reg_303       |  64|  32|   64|         53|
    |zext_ln196_reg_346       |  64|  32|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 802| 192|  728|        214|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_stage.118 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_stage.118 | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R      |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R      |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I      |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I      |     array    |
|Out_R_address0  | out |   10|  ap_memory |     Out_R     |     array    |
|Out_R_ce0       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_we0       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_d0        | out |   32|  ap_memory |     Out_R     |     array    |
|Out_R_address1  | out |   10|  ap_memory |     Out_R     |     array    |
|Out_R_ce1       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_we1       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_d1        | out |   32|  ap_memory |     Out_R     |     array    |
|Out_I_address0  | out |   10|  ap_memory |     Out_I     |     array    |
|Out_I_ce0       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_we0       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_d0        | out |   32|  ap_memory |     Out_I     |     array    |
|Out_I_address1  | out |   10|  ap_memory |     Out_I     |     array    |
|Out_I_ce1       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_we1       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_d1        | out |   32|  ap_memory |     Out_I     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

