/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:1.1-35.10" *)
module helloworldfpga(X, Y, Z, A, B, C, D, E, F, G, H);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:7.13-7.14" *)
  output A;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \A_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \A_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \A_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \A_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \A_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \A_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \A_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \A_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \A_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \A_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:8.13-8.14" *)
  output B;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \B_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \B_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \B_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \B_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \B_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \B_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \B_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \B_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \B_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \B_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:9.13-9.14" *)
  output C;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \C_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \C_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \C_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \C_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \C_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \C_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \C_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \C_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \C_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \C_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:10.13-10.14" *)
  output D;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \D_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \D_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \D_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \D_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \D_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \D_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \D_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \D_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \D_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \D_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:11.13-11.14" *)
  output E;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \E_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \E_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \E_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \E_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \E_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \E_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \E_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \E_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \E_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \E_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:12.13-12.14" *)
  output F;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \F_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \F_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \F_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \F_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \F_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \F_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \F_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \F_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \F_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \F_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:13.13-13.14" *)
  output G;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \G_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \G_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \G_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \G_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \G_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \G_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \G_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \G_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \G_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \G_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:14.13-14.14" *)
  output H;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \H_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \H_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \H_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \H_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \H_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \H_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \H_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \H_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \H_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \H_LUT3_O.XSL ;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:3.13-3.14" *)
  input X;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:4.13-4.14" *)
  input Y;
  (* src = "/sdcard/Download/iith/iith/vaman/Assignment-10/codes/Assignment10.v:5.13-5.14" *)
  input Z;
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _08_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _09_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _10_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _11_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _13_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _14_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (G)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _15_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_07_),
    .O_EN(1'h1),
    .\O_PAD_$out (H)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _16_ (
    .I_DAT(\A_LUT3_O.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (X),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _17_ (
    .I_DAT(\A_LUT3_O.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (Y),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _18_ (
    .I_DAT(\A_LUT3_O.XA1 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (Z),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \A_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\A_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XSL ),
    .XZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \B_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\A_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XSL ),
    .XZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \C_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\A_LUT3_O.XSL ),
    .XA2(1'h0),
    .XAB(\A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XA1 ),
    .XZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\A_LUT3_O.XA1 ),
    .XAB(\A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XSL ),
    .XZ(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \E_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\A_LUT3_O.XAB ),
    .XA2(1'h0),
    .XAB(\A_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XA1 ),
    .XZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \F_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\A_LUT3_O.XA1 ),
    .XAB(\A_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XAB ),
    .XZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \G_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\A_LUT3_O.XAB ),
    .XAB(\A_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XSL ),
    .XZ(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \H_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\A_LUT3_O.XA1 ),
    .XSL(\A_LUT3_O.XSL ),
    .XZ(_07_)
  );
  assign \G_LUT3_O.XAB  = \A_LUT3_O.XA1 ;
  assign \G_LUT3_O.XA1  = 1'h0;
  assign \G_LUT3_O.XA2  = \A_LUT3_O.XAB ;
  assign \G_LUT3_O.XB1  = 1'h0;
  assign \G_LUT3_O.XB2  = 1'h0;
  assign \F_LUT3_O.O  = 1'h0;
  assign \F_LUT3_O.I0  = 1'h0;
  assign \F_LUT3_O.I1  = 1'h0;
  assign \F_LUT3_O.I2  = 1'h0;
  assign \F_LUT3_O.XSL  = \A_LUT3_O.XAB ;
  assign \F_LUT3_O.XAB  = \A_LUT3_O.XSL ;
  assign \F_LUT3_O.XA1  = 1'h0;
  assign \F_LUT3_O.XA2  = \A_LUT3_O.XA1 ;
  assign \F_LUT3_O.XB1  = 1'h0;
  assign \F_LUT3_O.XB2  = 1'h0;
  assign \H_LUT3_O.O  = 1'h0;
  assign \H_LUT3_O.I0  = 1'h0;
  assign \H_LUT3_O.I1  = 1'h0;
  assign \H_LUT3_O.I2  = 1'h0;
  assign \H_LUT3_O.XSL  = \A_LUT3_O.XSL ;
  assign \H_LUT3_O.XAB  = \A_LUT3_O.XAB ;
  assign \H_LUT3_O.XA1  = 1'h0;
  assign \H_LUT3_O.XA2  = 1'h0;
  assign \H_LUT3_O.XB1  = 1'h0;
  assign \H_LUT3_O.XB2  = \A_LUT3_O.XA1 ;
  assign \B_LUT3_O.XA1  = \A_LUT3_O.XA1 ;
  assign \B_LUT3_O.XAB  = \A_LUT3_O.XAB ;
  assign \D_LUT3_O.O  = 1'h0;
  assign \D_LUT3_O.I0  = 1'h0;
  assign \D_LUT3_O.I1  = 1'h0;
  assign \D_LUT3_O.I2  = 1'h0;
  assign \D_LUT3_O.XSL  = \A_LUT3_O.XSL ;
  assign \D_LUT3_O.XAB  = \A_LUT3_O.XAB ;
  assign \D_LUT3_O.XA1  = 1'h0;
  assign \D_LUT3_O.XA2  = \A_LUT3_O.XA1 ;
  assign \D_LUT3_O.XB1  = 1'h0;
  assign \D_LUT3_O.XB2  = 1'h0;
  assign \B_LUT3_O.XSL  = \A_LUT3_O.XSL ;
  assign \B_LUT3_O.I2  = 1'h0;
  assign \E_LUT3_O.O  = 1'h0;
  assign \E_LUT3_O.I0  = 1'h0;
  assign \E_LUT3_O.I1  = 1'h0;
  assign \E_LUT3_O.I2  = 1'h0;
  assign \E_LUT3_O.XSL  = \A_LUT3_O.XA1 ;
  assign \E_LUT3_O.XAB  = \A_LUT3_O.XSL ;
  assign \E_LUT3_O.XA1  = \A_LUT3_O.XAB ;
  assign \E_LUT3_O.XA2  = 1'h0;
  assign \E_LUT3_O.XB1  = 1'h0;
  assign \E_LUT3_O.XB2  = 1'h0;
  assign \A_LUT3_O.O  = 1'h0;
  assign \A_LUT3_O.I0  = 1'h0;
  assign \A_LUT3_O.I1  = 1'h0;
  assign \A_LUT3_O.I2  = 1'h0;
  assign \A_LUT3_O.XA2  = 1'h0;
  assign \A_LUT3_O.XB1  = 1'h0;
  assign \A_LUT3_O.XB2  = 1'h0;
  assign \B_LUT3_O.I1  = 1'h0;
  assign \B_LUT3_O.I0  = 1'h0;
  assign \C_LUT3_O.O  = 1'h0;
  assign \C_LUT3_O.I0  = 1'h0;
  assign \C_LUT3_O.I1  = 1'h0;
  assign \C_LUT3_O.I2  = 1'h0;
  assign \C_LUT3_O.XSL  = \A_LUT3_O.XA1 ;
  assign \C_LUT3_O.XAB  = \A_LUT3_O.XAB ;
  assign \C_LUT3_O.XA1  = \A_LUT3_O.XSL ;
  assign \C_LUT3_O.XA2  = 1'h0;
  assign \C_LUT3_O.XB1  = 1'h0;
  assign \C_LUT3_O.XB2  = 1'h0;
  assign \B_LUT3_O.O  = 1'h0;
  assign \B_LUT3_O.XB2  = 1'h0;
  assign \B_LUT3_O.XB1  = 1'h0;
  assign \B_LUT3_O.XA2  = 1'h0;
  assign \G_LUT3_O.O  = 1'h0;
  assign \G_LUT3_O.I0  = 1'h0;
  assign \G_LUT3_O.I1  = 1'h0;
  assign \G_LUT3_O.I2  = 1'h0;
  assign \G_LUT3_O.XSL  = \A_LUT3_O.XSL ;
endmodule
