# System-Verilog-Practice
Self System Verilog Practice under cadence
