// Seed: 498644751
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  not primCall (id_2, id_3);
  genvar id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = !id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_5;
  assign id_5 = 1'b0;
  assign id_5 = 1 - id_2;
  assign id_2 = id_4;
endmodule
