Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Alireza/Desktop/FPGA/ICON_VIO/ICON_VIO_isim_beh.exe -prj C:/Users/Alireza/Desktop/FPGA/ICON_VIO/ICON_VIO_beh.prj work.ICON_VIO 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alireza/Desktop/FPGA/ICON_VIO/ipcore_dir/ICON_IP.vhd" into library work
Parsing VHDL file "C:/Users/Alireza/Desktop/FPGA/ICON_VIO/ipcore_dir/VIO_IP.vhd" into library work
Parsing VHDL file "C:/Users/Alireza/Desktop/FPGA/ICON_VIO/ICON_VIO.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture icon_ip_a of entity ICON_IP [icon_ip_default]
Compiling architecture vio_ip_a of entity VIO_IP [vio_ip_default]
Compiling architecture behavioral of entity icon_vio
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Alireza/Desktop/FPGA/ICON_VIO/ICON_VIO_isim_beh.exe
Fuse Memory Usage: 34632 KB
Fuse CPU Usage: 670 ms
