	component test is
		port (
			clk_clk                                   : in  std_logic                     := 'X';             -- clk
			reset_reset_n                             : in  std_logic                     := 'X';             -- reset_n
			st_pipeline_stage_0_sink0_ready           : out std_logic;                                        -- ready
			st_pipeline_stage_0_sink0_valid           : in  std_logic                     := 'X';             -- valid
			st_pipeline_stage_0_sink0_startofpacket   : in  std_logic                     := 'X';             -- startofpacket
			st_pipeline_stage_0_sink0_endofpacket     : in  std_logic                     := 'X';             -- endofpacket
			st_pipeline_stage_0_sink0_data            : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			st_pipeline_stage_0_source0_ready         : in  std_logic                     := 'X';             -- ready
			st_pipeline_stage_0_source0_valid         : out std_logic;                                        -- valid
			st_pipeline_stage_0_source0_startofpacket : out std_logic;                                        -- startofpacket
			st_pipeline_stage_0_source0_endofpacket   : out std_logic;                                        -- endofpacket
			st_pipeline_stage_0_source0_data          : out std_logic_vector(31 downto 0)                     -- data
		);
	end component test;

