
FAC Firmware V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080bc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000033c  0800817c  0800817c  0000917c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084b8  080084b8  0000a17c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084b8  080084b8  000094b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084c0  080084c0  0000a17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084c0  080084c0  000094c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084c4  080084c4  000094c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  080084c8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002684  2000017c  08008644  0000a17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002800  08008644  0000a800  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b17d  00000000  00000000  0000a1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006cf1  00000000  00000000  00035321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00015af3  00000000  00000000  0003c012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d68  00000000  00000000  00051b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000186e  00000000  00000000  00053870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000215a5  00000000  00000000  000550de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000346bf  00000000  00000000  00076683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a639b  00000000  00000000  000aad42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001510dd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004df8  00000000  00000000  00151120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  00155f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000017c 	.word	0x2000017c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008164 	.word	0x08008164

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000180 	.word	0x20000180
 8000104:	08008164 	.word	0x08008164

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 fcdd 	bl	8000dbc <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 fc65 	bl	8000cdc <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 fccf 	bl	8000dbc <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 fcc5 	bl	8000dbc <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 fc73 	bl	8000d2c <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 fc69 	bl	8000d2c <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_uldivmod>:
 8000468:	2b00      	cmp	r3, #0
 800046a:	d111      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 800046c:	2a00      	cmp	r2, #0
 800046e:	d10f      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 8000470:	2900      	cmp	r1, #0
 8000472:	d100      	bne.n	8000476 <__aeabi_uldivmod+0xe>
 8000474:	2800      	cmp	r0, #0
 8000476:	d002      	beq.n	800047e <__aeabi_uldivmod+0x16>
 8000478:	2100      	movs	r1, #0
 800047a:	43c9      	mvns	r1, r1
 800047c:	0008      	movs	r0, r1
 800047e:	b407      	push	{r0, r1, r2}
 8000480:	4802      	ldr	r0, [pc, #8]	@ (800048c <__aeabi_uldivmod+0x24>)
 8000482:	a102      	add	r1, pc, #8	@ (adr r1, 800048c <__aeabi_uldivmod+0x24>)
 8000484:	1840      	adds	r0, r0, r1
 8000486:	9002      	str	r0, [sp, #8]
 8000488:	bd03      	pop	{r0, r1, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	ffffff65 	.word	0xffffff65
 8000490:	b403      	push	{r0, r1}
 8000492:	4668      	mov	r0, sp
 8000494:	b501      	push	{r0, lr}
 8000496:	9802      	ldr	r0, [sp, #8]
 8000498:	f000 f84c 	bl	8000534 <__udivmoddi4>
 800049c:	9b01      	ldr	r3, [sp, #4]
 800049e:	469e      	mov	lr, r3
 80004a0:	b002      	add	sp, #8
 80004a2:	bc0c      	pop	{r2, r3}
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_lmul>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	46ce      	mov	lr, r9
 80004ac:	4699      	mov	r9, r3
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	469c      	mov	ip, r3
 80004b2:	0413      	lsls	r3, r2, #16
 80004b4:	4647      	mov	r7, r8
 80004b6:	0c1b      	lsrs	r3, r3, #16
 80004b8:	001d      	movs	r5, r3
 80004ba:	000e      	movs	r6, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	0404      	lsls	r4, r0, #16
 80004c0:	0c24      	lsrs	r4, r4, #16
 80004c2:	b580      	push	{r7, lr}
 80004c4:	0007      	movs	r7, r0
 80004c6:	0c10      	lsrs	r0, r2, #16
 80004c8:	434b      	muls	r3, r1
 80004ca:	4365      	muls	r5, r4
 80004cc:	4341      	muls	r1, r0
 80004ce:	4360      	muls	r0, r4
 80004d0:	0c2c      	lsrs	r4, r5, #16
 80004d2:	18c0      	adds	r0, r0, r3
 80004d4:	1824      	adds	r4, r4, r0
 80004d6:	468c      	mov	ip, r1
 80004d8:	42a3      	cmp	r3, r4
 80004da:	d903      	bls.n	80004e4 <__aeabi_lmul+0x3c>
 80004dc:	2380      	movs	r3, #128	@ 0x80
 80004de:	025b      	lsls	r3, r3, #9
 80004e0:	4698      	mov	r8, r3
 80004e2:	44c4      	add	ip, r8
 80004e4:	4649      	mov	r1, r9
 80004e6:	4379      	muls	r1, r7
 80004e8:	4356      	muls	r6, r2
 80004ea:	0c23      	lsrs	r3, r4, #16
 80004ec:	042d      	lsls	r5, r5, #16
 80004ee:	0c2d      	lsrs	r5, r5, #16
 80004f0:	1989      	adds	r1, r1, r6
 80004f2:	4463      	add	r3, ip
 80004f4:	0424      	lsls	r4, r4, #16
 80004f6:	1960      	adds	r0, r4, r5
 80004f8:	18c9      	adds	r1, r1, r3
 80004fa:	bcc0      	pop	{r6, r7}
 80004fc:	46b9      	mov	r9, r7
 80004fe:	46b0      	mov	r8, r6
 8000500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_f2uiz>:
 8000504:	219e      	movs	r1, #158	@ 0x9e
 8000506:	b510      	push	{r4, lr}
 8000508:	05c9      	lsls	r1, r1, #23
 800050a:	1c04      	adds	r4, r0, #0
 800050c:	f7ff ffa2 	bl	8000454 <__aeabi_fcmpge>
 8000510:	2800      	cmp	r0, #0
 8000512:	d103      	bne.n	800051c <__aeabi_f2uiz+0x18>
 8000514:	1c20      	adds	r0, r4, #0
 8000516:	f001 f857 	bl	80015c8 <__aeabi_f2iz>
 800051a:	bd10      	pop	{r4, pc}
 800051c:	219e      	movs	r1, #158	@ 0x9e
 800051e:	1c20      	adds	r0, r4, #0
 8000520:	05c9      	lsls	r1, r1, #23
 8000522:	f000 fded 	bl	8001100 <__aeabi_fsub>
 8000526:	f001 f84f 	bl	80015c8 <__aeabi_f2iz>
 800052a:	2380      	movs	r3, #128	@ 0x80
 800052c:	061b      	lsls	r3, r3, #24
 800052e:	469c      	mov	ip, r3
 8000530:	4460      	add	r0, ip
 8000532:	e7f2      	b.n	800051a <__aeabi_f2uiz+0x16>

08000534 <__udivmoddi4>:
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000536:	4657      	mov	r7, sl
 8000538:	464e      	mov	r6, r9
 800053a:	4645      	mov	r5, r8
 800053c:	46de      	mov	lr, fp
 800053e:	b5e0      	push	{r5, r6, r7, lr}
 8000540:	0004      	movs	r4, r0
 8000542:	000d      	movs	r5, r1
 8000544:	4692      	mov	sl, r2
 8000546:	4699      	mov	r9, r3
 8000548:	b083      	sub	sp, #12
 800054a:	428b      	cmp	r3, r1
 800054c:	d830      	bhi.n	80005b0 <__udivmoddi4+0x7c>
 800054e:	d02d      	beq.n	80005ac <__udivmoddi4+0x78>
 8000550:	4649      	mov	r1, r9
 8000552:	4650      	mov	r0, sl
 8000554:	f001 f8bc 	bl	80016d0 <__clzdi2>
 8000558:	0029      	movs	r1, r5
 800055a:	0006      	movs	r6, r0
 800055c:	0020      	movs	r0, r4
 800055e:	f001 f8b7 	bl	80016d0 <__clzdi2>
 8000562:	1a33      	subs	r3, r6, r0
 8000564:	4698      	mov	r8, r3
 8000566:	3b20      	subs	r3, #32
 8000568:	d434      	bmi.n	80005d4 <__udivmoddi4+0xa0>
 800056a:	469b      	mov	fp, r3
 800056c:	4653      	mov	r3, sl
 800056e:	465a      	mov	r2, fp
 8000570:	4093      	lsls	r3, r2
 8000572:	4642      	mov	r2, r8
 8000574:	001f      	movs	r7, r3
 8000576:	4653      	mov	r3, sl
 8000578:	4093      	lsls	r3, r2
 800057a:	001e      	movs	r6, r3
 800057c:	42af      	cmp	r7, r5
 800057e:	d83b      	bhi.n	80005f8 <__udivmoddi4+0xc4>
 8000580:	42af      	cmp	r7, r5
 8000582:	d100      	bne.n	8000586 <__udivmoddi4+0x52>
 8000584:	e079      	b.n	800067a <__udivmoddi4+0x146>
 8000586:	465b      	mov	r3, fp
 8000588:	1ba4      	subs	r4, r4, r6
 800058a:	41bd      	sbcs	r5, r7
 800058c:	2b00      	cmp	r3, #0
 800058e:	da00      	bge.n	8000592 <__udivmoddi4+0x5e>
 8000590:	e076      	b.n	8000680 <__udivmoddi4+0x14c>
 8000592:	2200      	movs	r2, #0
 8000594:	2300      	movs	r3, #0
 8000596:	9200      	str	r2, [sp, #0]
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	2301      	movs	r3, #1
 800059c:	465a      	mov	r2, fp
 800059e:	4093      	lsls	r3, r2
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	4642      	mov	r2, r8
 80005a6:	4093      	lsls	r3, r2
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	e029      	b.n	8000600 <__udivmoddi4+0xcc>
 80005ac:	4282      	cmp	r2, r0
 80005ae:	d9cf      	bls.n	8000550 <__udivmoddi4+0x1c>
 80005b0:	2200      	movs	r2, #0
 80005b2:	2300      	movs	r3, #0
 80005b4:	9200      	str	r2, [sp, #0]
 80005b6:	9301      	str	r3, [sp, #4]
 80005b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <__udivmoddi4+0x8e>
 80005be:	601c      	str	r4, [r3, #0]
 80005c0:	605d      	str	r5, [r3, #4]
 80005c2:	9800      	ldr	r0, [sp, #0]
 80005c4:	9901      	ldr	r1, [sp, #4]
 80005c6:	b003      	add	sp, #12
 80005c8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ca:	46bb      	mov	fp, r7
 80005cc:	46b2      	mov	sl, r6
 80005ce:	46a9      	mov	r9, r5
 80005d0:	46a0      	mov	r8, r4
 80005d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d4:	4642      	mov	r2, r8
 80005d6:	469b      	mov	fp, r3
 80005d8:	2320      	movs	r3, #32
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	4652      	mov	r2, sl
 80005de:	40da      	lsrs	r2, r3
 80005e0:	4641      	mov	r1, r8
 80005e2:	0013      	movs	r3, r2
 80005e4:	464a      	mov	r2, r9
 80005e6:	408a      	lsls	r2, r1
 80005e8:	0017      	movs	r7, r2
 80005ea:	4642      	mov	r2, r8
 80005ec:	431f      	orrs	r7, r3
 80005ee:	4653      	mov	r3, sl
 80005f0:	4093      	lsls	r3, r2
 80005f2:	001e      	movs	r6, r3
 80005f4:	42af      	cmp	r7, r5
 80005f6:	d9c3      	bls.n	8000580 <__udivmoddi4+0x4c>
 80005f8:	2200      	movs	r2, #0
 80005fa:	2300      	movs	r3, #0
 80005fc:	9200      	str	r2, [sp, #0]
 80005fe:	9301      	str	r3, [sp, #4]
 8000600:	4643      	mov	r3, r8
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0d8      	beq.n	80005b8 <__udivmoddi4+0x84>
 8000606:	07fb      	lsls	r3, r7, #31
 8000608:	0872      	lsrs	r2, r6, #1
 800060a:	431a      	orrs	r2, r3
 800060c:	4646      	mov	r6, r8
 800060e:	087b      	lsrs	r3, r7, #1
 8000610:	e00e      	b.n	8000630 <__udivmoddi4+0xfc>
 8000612:	42ab      	cmp	r3, r5
 8000614:	d101      	bne.n	800061a <__udivmoddi4+0xe6>
 8000616:	42a2      	cmp	r2, r4
 8000618:	d80c      	bhi.n	8000634 <__udivmoddi4+0x100>
 800061a:	1aa4      	subs	r4, r4, r2
 800061c:	419d      	sbcs	r5, r3
 800061e:	2001      	movs	r0, #1
 8000620:	1924      	adds	r4, r4, r4
 8000622:	416d      	adcs	r5, r5
 8000624:	2100      	movs	r1, #0
 8000626:	3e01      	subs	r6, #1
 8000628:	1824      	adds	r4, r4, r0
 800062a:	414d      	adcs	r5, r1
 800062c:	2e00      	cmp	r6, #0
 800062e:	d006      	beq.n	800063e <__udivmoddi4+0x10a>
 8000630:	42ab      	cmp	r3, r5
 8000632:	d9ee      	bls.n	8000612 <__udivmoddi4+0xde>
 8000634:	3e01      	subs	r6, #1
 8000636:	1924      	adds	r4, r4, r4
 8000638:	416d      	adcs	r5, r5
 800063a:	2e00      	cmp	r6, #0
 800063c:	d1f8      	bne.n	8000630 <__udivmoddi4+0xfc>
 800063e:	9800      	ldr	r0, [sp, #0]
 8000640:	9901      	ldr	r1, [sp, #4]
 8000642:	465b      	mov	r3, fp
 8000644:	1900      	adds	r0, r0, r4
 8000646:	4169      	adcs	r1, r5
 8000648:	2b00      	cmp	r3, #0
 800064a:	db24      	blt.n	8000696 <__udivmoddi4+0x162>
 800064c:	002b      	movs	r3, r5
 800064e:	465a      	mov	r2, fp
 8000650:	4644      	mov	r4, r8
 8000652:	40d3      	lsrs	r3, r2
 8000654:	002a      	movs	r2, r5
 8000656:	40e2      	lsrs	r2, r4
 8000658:	001c      	movs	r4, r3
 800065a:	465b      	mov	r3, fp
 800065c:	0015      	movs	r5, r2
 800065e:	2b00      	cmp	r3, #0
 8000660:	db2a      	blt.n	80006b8 <__udivmoddi4+0x184>
 8000662:	0026      	movs	r6, r4
 8000664:	409e      	lsls	r6, r3
 8000666:	0033      	movs	r3, r6
 8000668:	0026      	movs	r6, r4
 800066a:	4647      	mov	r7, r8
 800066c:	40be      	lsls	r6, r7
 800066e:	0032      	movs	r2, r6
 8000670:	1a80      	subs	r0, r0, r2
 8000672:	4199      	sbcs	r1, r3
 8000674:	9000      	str	r0, [sp, #0]
 8000676:	9101      	str	r1, [sp, #4]
 8000678:	e79e      	b.n	80005b8 <__udivmoddi4+0x84>
 800067a:	42a3      	cmp	r3, r4
 800067c:	d8bc      	bhi.n	80005f8 <__udivmoddi4+0xc4>
 800067e:	e782      	b.n	8000586 <__udivmoddi4+0x52>
 8000680:	4642      	mov	r2, r8
 8000682:	2320      	movs	r3, #32
 8000684:	2100      	movs	r1, #0
 8000686:	1a9b      	subs	r3, r3, r2
 8000688:	2200      	movs	r2, #0
 800068a:	9100      	str	r1, [sp, #0]
 800068c:	9201      	str	r2, [sp, #4]
 800068e:	2201      	movs	r2, #1
 8000690:	40da      	lsrs	r2, r3
 8000692:	9201      	str	r2, [sp, #4]
 8000694:	e785      	b.n	80005a2 <__udivmoddi4+0x6e>
 8000696:	4642      	mov	r2, r8
 8000698:	2320      	movs	r3, #32
 800069a:	1a9b      	subs	r3, r3, r2
 800069c:	002a      	movs	r2, r5
 800069e:	4646      	mov	r6, r8
 80006a0:	409a      	lsls	r2, r3
 80006a2:	0023      	movs	r3, r4
 80006a4:	40f3      	lsrs	r3, r6
 80006a6:	4644      	mov	r4, r8
 80006a8:	4313      	orrs	r3, r2
 80006aa:	002a      	movs	r2, r5
 80006ac:	40e2      	lsrs	r2, r4
 80006ae:	001c      	movs	r4, r3
 80006b0:	465b      	mov	r3, fp
 80006b2:	0015      	movs	r5, r2
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	dad4      	bge.n	8000662 <__udivmoddi4+0x12e>
 80006b8:	4642      	mov	r2, r8
 80006ba:	002f      	movs	r7, r5
 80006bc:	2320      	movs	r3, #32
 80006be:	0026      	movs	r6, r4
 80006c0:	4097      	lsls	r7, r2
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	40de      	lsrs	r6, r3
 80006c6:	003b      	movs	r3, r7
 80006c8:	4333      	orrs	r3, r6
 80006ca:	e7cd      	b.n	8000668 <__udivmoddi4+0x134>

080006cc <__aeabi_fadd>:
 80006cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ce:	024b      	lsls	r3, r1, #9
 80006d0:	0a5a      	lsrs	r2, r3, #9
 80006d2:	4694      	mov	ip, r2
 80006d4:	004a      	lsls	r2, r1, #1
 80006d6:	0fc9      	lsrs	r1, r1, #31
 80006d8:	46ce      	mov	lr, r9
 80006da:	4647      	mov	r7, r8
 80006dc:	4689      	mov	r9, r1
 80006de:	0045      	lsls	r5, r0, #1
 80006e0:	0246      	lsls	r6, r0, #9
 80006e2:	0e2d      	lsrs	r5, r5, #24
 80006e4:	0e12      	lsrs	r2, r2, #24
 80006e6:	b580      	push	{r7, lr}
 80006e8:	0999      	lsrs	r1, r3, #6
 80006ea:	0a77      	lsrs	r7, r6, #9
 80006ec:	0fc4      	lsrs	r4, r0, #31
 80006ee:	09b6      	lsrs	r6, r6, #6
 80006f0:	1aab      	subs	r3, r5, r2
 80006f2:	454c      	cmp	r4, r9
 80006f4:	d020      	beq.n	8000738 <__aeabi_fadd+0x6c>
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	dd0c      	ble.n	8000714 <__aeabi_fadd+0x48>
 80006fa:	2a00      	cmp	r2, #0
 80006fc:	d134      	bne.n	8000768 <__aeabi_fadd+0x9c>
 80006fe:	2900      	cmp	r1, #0
 8000700:	d02a      	beq.n	8000758 <__aeabi_fadd+0x8c>
 8000702:	1e5a      	subs	r2, r3, #1
 8000704:	2b01      	cmp	r3, #1
 8000706:	d100      	bne.n	800070a <__aeabi_fadd+0x3e>
 8000708:	e08f      	b.n	800082a <__aeabi_fadd+0x15e>
 800070a:	2bff      	cmp	r3, #255	@ 0xff
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x44>
 800070e:	e0cd      	b.n	80008ac <__aeabi_fadd+0x1e0>
 8000710:	0013      	movs	r3, r2
 8000712:	e02f      	b.n	8000774 <__aeabi_fadd+0xa8>
 8000714:	2b00      	cmp	r3, #0
 8000716:	d060      	beq.n	80007da <__aeabi_fadd+0x10e>
 8000718:	1b53      	subs	r3, r2, r5
 800071a:	2d00      	cmp	r5, #0
 800071c:	d000      	beq.n	8000720 <__aeabi_fadd+0x54>
 800071e:	e0ee      	b.n	80008fe <__aeabi_fadd+0x232>
 8000720:	2e00      	cmp	r6, #0
 8000722:	d100      	bne.n	8000726 <__aeabi_fadd+0x5a>
 8000724:	e13e      	b.n	80009a4 <__aeabi_fadd+0x2d8>
 8000726:	1e5c      	subs	r4, r3, #1
 8000728:	2b01      	cmp	r3, #1
 800072a:	d100      	bne.n	800072e <__aeabi_fadd+0x62>
 800072c:	e16b      	b.n	8000a06 <__aeabi_fadd+0x33a>
 800072e:	2bff      	cmp	r3, #255	@ 0xff
 8000730:	d100      	bne.n	8000734 <__aeabi_fadd+0x68>
 8000732:	e0b9      	b.n	80008a8 <__aeabi_fadd+0x1dc>
 8000734:	0023      	movs	r3, r4
 8000736:	e0e7      	b.n	8000908 <__aeabi_fadd+0x23c>
 8000738:	2b00      	cmp	r3, #0
 800073a:	dc00      	bgt.n	800073e <__aeabi_fadd+0x72>
 800073c:	e0a4      	b.n	8000888 <__aeabi_fadd+0x1bc>
 800073e:	2a00      	cmp	r2, #0
 8000740:	d069      	beq.n	8000816 <__aeabi_fadd+0x14a>
 8000742:	2dff      	cmp	r5, #255	@ 0xff
 8000744:	d100      	bne.n	8000748 <__aeabi_fadd+0x7c>
 8000746:	e0b1      	b.n	80008ac <__aeabi_fadd+0x1e0>
 8000748:	2280      	movs	r2, #128	@ 0x80
 800074a:	04d2      	lsls	r2, r2, #19
 800074c:	4311      	orrs	r1, r2
 800074e:	2b1b      	cmp	r3, #27
 8000750:	dc00      	bgt.n	8000754 <__aeabi_fadd+0x88>
 8000752:	e0e9      	b.n	8000928 <__aeabi_fadd+0x25c>
 8000754:	002b      	movs	r3, r5
 8000756:	3605      	adds	r6, #5
 8000758:	08f7      	lsrs	r7, r6, #3
 800075a:	2bff      	cmp	r3, #255	@ 0xff
 800075c:	d100      	bne.n	8000760 <__aeabi_fadd+0x94>
 800075e:	e0a5      	b.n	80008ac <__aeabi_fadd+0x1e0>
 8000760:	027a      	lsls	r2, r7, #9
 8000762:	0a52      	lsrs	r2, r2, #9
 8000764:	b2d8      	uxtb	r0, r3
 8000766:	e030      	b.n	80007ca <__aeabi_fadd+0xfe>
 8000768:	2dff      	cmp	r5, #255	@ 0xff
 800076a:	d100      	bne.n	800076e <__aeabi_fadd+0xa2>
 800076c:	e09e      	b.n	80008ac <__aeabi_fadd+0x1e0>
 800076e:	2280      	movs	r2, #128	@ 0x80
 8000770:	04d2      	lsls	r2, r2, #19
 8000772:	4311      	orrs	r1, r2
 8000774:	2001      	movs	r0, #1
 8000776:	2b1b      	cmp	r3, #27
 8000778:	dc08      	bgt.n	800078c <__aeabi_fadd+0xc0>
 800077a:	0008      	movs	r0, r1
 800077c:	2220      	movs	r2, #32
 800077e:	40d8      	lsrs	r0, r3
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	4099      	lsls	r1, r3
 8000784:	000b      	movs	r3, r1
 8000786:	1e5a      	subs	r2, r3, #1
 8000788:	4193      	sbcs	r3, r2
 800078a:	4318      	orrs	r0, r3
 800078c:	1a36      	subs	r6, r6, r0
 800078e:	0173      	lsls	r3, r6, #5
 8000790:	d400      	bmi.n	8000794 <__aeabi_fadd+0xc8>
 8000792:	e071      	b.n	8000878 <__aeabi_fadd+0x1ac>
 8000794:	01b6      	lsls	r6, r6, #6
 8000796:	09b7      	lsrs	r7, r6, #6
 8000798:	0038      	movs	r0, r7
 800079a:	f000 ff7b 	bl	8001694 <__clzsi2>
 800079e:	003b      	movs	r3, r7
 80007a0:	3805      	subs	r0, #5
 80007a2:	4083      	lsls	r3, r0
 80007a4:	4285      	cmp	r5, r0
 80007a6:	dd4d      	ble.n	8000844 <__aeabi_fadd+0x178>
 80007a8:	4eb4      	ldr	r6, [pc, #720]	@ (8000a7c <__aeabi_fadd+0x3b0>)
 80007aa:	1a2d      	subs	r5, r5, r0
 80007ac:	401e      	ands	r6, r3
 80007ae:	075a      	lsls	r2, r3, #29
 80007b0:	d068      	beq.n	8000884 <__aeabi_fadd+0x1b8>
 80007b2:	220f      	movs	r2, #15
 80007b4:	4013      	ands	r3, r2
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	d064      	beq.n	8000884 <__aeabi_fadd+0x1b8>
 80007ba:	3604      	adds	r6, #4
 80007bc:	0173      	lsls	r3, r6, #5
 80007be:	d561      	bpl.n	8000884 <__aeabi_fadd+0x1b8>
 80007c0:	1c68      	adds	r0, r5, #1
 80007c2:	2dfe      	cmp	r5, #254	@ 0xfe
 80007c4:	d154      	bne.n	8000870 <__aeabi_fadd+0x1a4>
 80007c6:	20ff      	movs	r0, #255	@ 0xff
 80007c8:	2200      	movs	r2, #0
 80007ca:	05c0      	lsls	r0, r0, #23
 80007cc:	4310      	orrs	r0, r2
 80007ce:	07e4      	lsls	r4, r4, #31
 80007d0:	4320      	orrs	r0, r4
 80007d2:	bcc0      	pop	{r6, r7}
 80007d4:	46b9      	mov	r9, r7
 80007d6:	46b0      	mov	r8, r6
 80007d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007da:	22fe      	movs	r2, #254	@ 0xfe
 80007dc:	4690      	mov	r8, r2
 80007de:	1c68      	adds	r0, r5, #1
 80007e0:	0002      	movs	r2, r0
 80007e2:	4640      	mov	r0, r8
 80007e4:	4210      	tst	r0, r2
 80007e6:	d16b      	bne.n	80008c0 <__aeabi_fadd+0x1f4>
 80007e8:	2d00      	cmp	r5, #0
 80007ea:	d000      	beq.n	80007ee <__aeabi_fadd+0x122>
 80007ec:	e0dd      	b.n	80009aa <__aeabi_fadd+0x2de>
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	d100      	bne.n	80007f4 <__aeabi_fadd+0x128>
 80007f2:	e102      	b.n	80009fa <__aeabi_fadd+0x32e>
 80007f4:	2900      	cmp	r1, #0
 80007f6:	d0b3      	beq.n	8000760 <__aeabi_fadd+0x94>
 80007f8:	2280      	movs	r2, #128	@ 0x80
 80007fa:	1a77      	subs	r7, r6, r1
 80007fc:	04d2      	lsls	r2, r2, #19
 80007fe:	4217      	tst	r7, r2
 8000800:	d100      	bne.n	8000804 <__aeabi_fadd+0x138>
 8000802:	e136      	b.n	8000a72 <__aeabi_fadd+0x3a6>
 8000804:	464c      	mov	r4, r9
 8000806:	1b8e      	subs	r6, r1, r6
 8000808:	d061      	beq.n	80008ce <__aeabi_fadd+0x202>
 800080a:	2001      	movs	r0, #1
 800080c:	4216      	tst	r6, r2
 800080e:	d130      	bne.n	8000872 <__aeabi_fadd+0x1a6>
 8000810:	2300      	movs	r3, #0
 8000812:	08f7      	lsrs	r7, r6, #3
 8000814:	e7a4      	b.n	8000760 <__aeabi_fadd+0x94>
 8000816:	2900      	cmp	r1, #0
 8000818:	d09e      	beq.n	8000758 <__aeabi_fadd+0x8c>
 800081a:	1e5a      	subs	r2, r3, #1
 800081c:	2b01      	cmp	r3, #1
 800081e:	d100      	bne.n	8000822 <__aeabi_fadd+0x156>
 8000820:	e0ca      	b.n	80009b8 <__aeabi_fadd+0x2ec>
 8000822:	2bff      	cmp	r3, #255	@ 0xff
 8000824:	d042      	beq.n	80008ac <__aeabi_fadd+0x1e0>
 8000826:	0013      	movs	r3, r2
 8000828:	e791      	b.n	800074e <__aeabi_fadd+0x82>
 800082a:	1a71      	subs	r1, r6, r1
 800082c:	014b      	lsls	r3, r1, #5
 800082e:	d400      	bmi.n	8000832 <__aeabi_fadd+0x166>
 8000830:	e0d1      	b.n	80009d6 <__aeabi_fadd+0x30a>
 8000832:	018f      	lsls	r7, r1, #6
 8000834:	09bf      	lsrs	r7, r7, #6
 8000836:	0038      	movs	r0, r7
 8000838:	f000 ff2c 	bl	8001694 <__clzsi2>
 800083c:	003b      	movs	r3, r7
 800083e:	3805      	subs	r0, #5
 8000840:	4083      	lsls	r3, r0
 8000842:	2501      	movs	r5, #1
 8000844:	2220      	movs	r2, #32
 8000846:	1b40      	subs	r0, r0, r5
 8000848:	3001      	adds	r0, #1
 800084a:	1a12      	subs	r2, r2, r0
 800084c:	001e      	movs	r6, r3
 800084e:	4093      	lsls	r3, r2
 8000850:	40c6      	lsrs	r6, r0
 8000852:	1e5a      	subs	r2, r3, #1
 8000854:	4193      	sbcs	r3, r2
 8000856:	431e      	orrs	r6, r3
 8000858:	d039      	beq.n	80008ce <__aeabi_fadd+0x202>
 800085a:	0773      	lsls	r3, r6, #29
 800085c:	d100      	bne.n	8000860 <__aeabi_fadd+0x194>
 800085e:	e11b      	b.n	8000a98 <__aeabi_fadd+0x3cc>
 8000860:	230f      	movs	r3, #15
 8000862:	2500      	movs	r5, #0
 8000864:	4033      	ands	r3, r6
 8000866:	2b04      	cmp	r3, #4
 8000868:	d1a7      	bne.n	80007ba <__aeabi_fadd+0xee>
 800086a:	2001      	movs	r0, #1
 800086c:	0172      	lsls	r2, r6, #5
 800086e:	d57c      	bpl.n	800096a <__aeabi_fadd+0x29e>
 8000870:	b2c0      	uxtb	r0, r0
 8000872:	01b2      	lsls	r2, r6, #6
 8000874:	0a52      	lsrs	r2, r2, #9
 8000876:	e7a8      	b.n	80007ca <__aeabi_fadd+0xfe>
 8000878:	0773      	lsls	r3, r6, #29
 800087a:	d003      	beq.n	8000884 <__aeabi_fadd+0x1b8>
 800087c:	230f      	movs	r3, #15
 800087e:	4033      	ands	r3, r6
 8000880:	2b04      	cmp	r3, #4
 8000882:	d19a      	bne.n	80007ba <__aeabi_fadd+0xee>
 8000884:	002b      	movs	r3, r5
 8000886:	e767      	b.n	8000758 <__aeabi_fadd+0x8c>
 8000888:	2b00      	cmp	r3, #0
 800088a:	d023      	beq.n	80008d4 <__aeabi_fadd+0x208>
 800088c:	1b53      	subs	r3, r2, r5
 800088e:	2d00      	cmp	r5, #0
 8000890:	d17b      	bne.n	800098a <__aeabi_fadd+0x2be>
 8000892:	2e00      	cmp	r6, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_fadd+0x1cc>
 8000896:	e086      	b.n	80009a6 <__aeabi_fadd+0x2da>
 8000898:	1e5d      	subs	r5, r3, #1
 800089a:	2b01      	cmp	r3, #1
 800089c:	d100      	bne.n	80008a0 <__aeabi_fadd+0x1d4>
 800089e:	e08b      	b.n	80009b8 <__aeabi_fadd+0x2ec>
 80008a0:	2bff      	cmp	r3, #255	@ 0xff
 80008a2:	d002      	beq.n	80008aa <__aeabi_fadd+0x1de>
 80008a4:	002b      	movs	r3, r5
 80008a6:	e075      	b.n	8000994 <__aeabi_fadd+0x2c8>
 80008a8:	464c      	mov	r4, r9
 80008aa:	4667      	mov	r7, ip
 80008ac:	2f00      	cmp	r7, #0
 80008ae:	d100      	bne.n	80008b2 <__aeabi_fadd+0x1e6>
 80008b0:	e789      	b.n	80007c6 <__aeabi_fadd+0xfa>
 80008b2:	2280      	movs	r2, #128	@ 0x80
 80008b4:	03d2      	lsls	r2, r2, #15
 80008b6:	433a      	orrs	r2, r7
 80008b8:	0252      	lsls	r2, r2, #9
 80008ba:	20ff      	movs	r0, #255	@ 0xff
 80008bc:	0a52      	lsrs	r2, r2, #9
 80008be:	e784      	b.n	80007ca <__aeabi_fadd+0xfe>
 80008c0:	1a77      	subs	r7, r6, r1
 80008c2:	017b      	lsls	r3, r7, #5
 80008c4:	d46b      	bmi.n	800099e <__aeabi_fadd+0x2d2>
 80008c6:	2f00      	cmp	r7, #0
 80008c8:	d000      	beq.n	80008cc <__aeabi_fadd+0x200>
 80008ca:	e765      	b.n	8000798 <__aeabi_fadd+0xcc>
 80008cc:	2400      	movs	r4, #0
 80008ce:	2000      	movs	r0, #0
 80008d0:	2200      	movs	r2, #0
 80008d2:	e77a      	b.n	80007ca <__aeabi_fadd+0xfe>
 80008d4:	22fe      	movs	r2, #254	@ 0xfe
 80008d6:	1c6b      	adds	r3, r5, #1
 80008d8:	421a      	tst	r2, r3
 80008da:	d149      	bne.n	8000970 <__aeabi_fadd+0x2a4>
 80008dc:	2d00      	cmp	r5, #0
 80008de:	d000      	beq.n	80008e2 <__aeabi_fadd+0x216>
 80008e0:	e09f      	b.n	8000a22 <__aeabi_fadd+0x356>
 80008e2:	2e00      	cmp	r6, #0
 80008e4:	d100      	bne.n	80008e8 <__aeabi_fadd+0x21c>
 80008e6:	e0ba      	b.n	8000a5e <__aeabi_fadd+0x392>
 80008e8:	2900      	cmp	r1, #0
 80008ea:	d100      	bne.n	80008ee <__aeabi_fadd+0x222>
 80008ec:	e0cf      	b.n	8000a8e <__aeabi_fadd+0x3c2>
 80008ee:	1872      	adds	r2, r6, r1
 80008f0:	0153      	lsls	r3, r2, #5
 80008f2:	d400      	bmi.n	80008f6 <__aeabi_fadd+0x22a>
 80008f4:	e0cd      	b.n	8000a92 <__aeabi_fadd+0x3c6>
 80008f6:	0192      	lsls	r2, r2, #6
 80008f8:	2001      	movs	r0, #1
 80008fa:	0a52      	lsrs	r2, r2, #9
 80008fc:	e765      	b.n	80007ca <__aeabi_fadd+0xfe>
 80008fe:	2aff      	cmp	r2, #255	@ 0xff
 8000900:	d0d2      	beq.n	80008a8 <__aeabi_fadd+0x1dc>
 8000902:	2080      	movs	r0, #128	@ 0x80
 8000904:	04c0      	lsls	r0, r0, #19
 8000906:	4306      	orrs	r6, r0
 8000908:	2001      	movs	r0, #1
 800090a:	2b1b      	cmp	r3, #27
 800090c:	dc08      	bgt.n	8000920 <__aeabi_fadd+0x254>
 800090e:	0030      	movs	r0, r6
 8000910:	2420      	movs	r4, #32
 8000912:	40d8      	lsrs	r0, r3
 8000914:	1ae3      	subs	r3, r4, r3
 8000916:	409e      	lsls	r6, r3
 8000918:	0033      	movs	r3, r6
 800091a:	1e5c      	subs	r4, r3, #1
 800091c:	41a3      	sbcs	r3, r4
 800091e:	4318      	orrs	r0, r3
 8000920:	464c      	mov	r4, r9
 8000922:	0015      	movs	r5, r2
 8000924:	1a0e      	subs	r6, r1, r0
 8000926:	e732      	b.n	800078e <__aeabi_fadd+0xc2>
 8000928:	0008      	movs	r0, r1
 800092a:	2220      	movs	r2, #32
 800092c:	40d8      	lsrs	r0, r3
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	4099      	lsls	r1, r3
 8000932:	000b      	movs	r3, r1
 8000934:	1e5a      	subs	r2, r3, #1
 8000936:	4193      	sbcs	r3, r2
 8000938:	4303      	orrs	r3, r0
 800093a:	18f6      	adds	r6, r6, r3
 800093c:	0173      	lsls	r3, r6, #5
 800093e:	d59b      	bpl.n	8000878 <__aeabi_fadd+0x1ac>
 8000940:	3501      	adds	r5, #1
 8000942:	2dff      	cmp	r5, #255	@ 0xff
 8000944:	d100      	bne.n	8000948 <__aeabi_fadd+0x27c>
 8000946:	e73e      	b.n	80007c6 <__aeabi_fadd+0xfa>
 8000948:	2301      	movs	r3, #1
 800094a:	494d      	ldr	r1, [pc, #308]	@ (8000a80 <__aeabi_fadd+0x3b4>)
 800094c:	0872      	lsrs	r2, r6, #1
 800094e:	4033      	ands	r3, r6
 8000950:	400a      	ands	r2, r1
 8000952:	431a      	orrs	r2, r3
 8000954:	0016      	movs	r6, r2
 8000956:	0753      	lsls	r3, r2, #29
 8000958:	d004      	beq.n	8000964 <__aeabi_fadd+0x298>
 800095a:	230f      	movs	r3, #15
 800095c:	4013      	ands	r3, r2
 800095e:	2b04      	cmp	r3, #4
 8000960:	d000      	beq.n	8000964 <__aeabi_fadd+0x298>
 8000962:	e72a      	b.n	80007ba <__aeabi_fadd+0xee>
 8000964:	0173      	lsls	r3, r6, #5
 8000966:	d500      	bpl.n	800096a <__aeabi_fadd+0x29e>
 8000968:	e72a      	b.n	80007c0 <__aeabi_fadd+0xf4>
 800096a:	002b      	movs	r3, r5
 800096c:	08f7      	lsrs	r7, r6, #3
 800096e:	e6f7      	b.n	8000760 <__aeabi_fadd+0x94>
 8000970:	2bff      	cmp	r3, #255	@ 0xff
 8000972:	d100      	bne.n	8000976 <__aeabi_fadd+0x2aa>
 8000974:	e727      	b.n	80007c6 <__aeabi_fadd+0xfa>
 8000976:	1871      	adds	r1, r6, r1
 8000978:	0849      	lsrs	r1, r1, #1
 800097a:	074a      	lsls	r2, r1, #29
 800097c:	d02f      	beq.n	80009de <__aeabi_fadd+0x312>
 800097e:	220f      	movs	r2, #15
 8000980:	400a      	ands	r2, r1
 8000982:	2a04      	cmp	r2, #4
 8000984:	d02b      	beq.n	80009de <__aeabi_fadd+0x312>
 8000986:	1d0e      	adds	r6, r1, #4
 8000988:	e6e6      	b.n	8000758 <__aeabi_fadd+0x8c>
 800098a:	2aff      	cmp	r2, #255	@ 0xff
 800098c:	d08d      	beq.n	80008aa <__aeabi_fadd+0x1de>
 800098e:	2080      	movs	r0, #128	@ 0x80
 8000990:	04c0      	lsls	r0, r0, #19
 8000992:	4306      	orrs	r6, r0
 8000994:	2b1b      	cmp	r3, #27
 8000996:	dd24      	ble.n	80009e2 <__aeabi_fadd+0x316>
 8000998:	0013      	movs	r3, r2
 800099a:	1d4e      	adds	r6, r1, #5
 800099c:	e6dc      	b.n	8000758 <__aeabi_fadd+0x8c>
 800099e:	464c      	mov	r4, r9
 80009a0:	1b8f      	subs	r7, r1, r6
 80009a2:	e6f9      	b.n	8000798 <__aeabi_fadd+0xcc>
 80009a4:	464c      	mov	r4, r9
 80009a6:	000e      	movs	r6, r1
 80009a8:	e6d6      	b.n	8000758 <__aeabi_fadd+0x8c>
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d149      	bne.n	8000a42 <__aeabi_fadd+0x376>
 80009ae:	2900      	cmp	r1, #0
 80009b0:	d068      	beq.n	8000a84 <__aeabi_fadd+0x3b8>
 80009b2:	4667      	mov	r7, ip
 80009b4:	464c      	mov	r4, r9
 80009b6:	e77c      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 80009b8:	1870      	adds	r0, r6, r1
 80009ba:	0143      	lsls	r3, r0, #5
 80009bc:	d574      	bpl.n	8000aa8 <__aeabi_fadd+0x3dc>
 80009be:	4930      	ldr	r1, [pc, #192]	@ (8000a80 <__aeabi_fadd+0x3b4>)
 80009c0:	0840      	lsrs	r0, r0, #1
 80009c2:	4001      	ands	r1, r0
 80009c4:	0743      	lsls	r3, r0, #29
 80009c6:	d009      	beq.n	80009dc <__aeabi_fadd+0x310>
 80009c8:	230f      	movs	r3, #15
 80009ca:	4003      	ands	r3, r0
 80009cc:	2b04      	cmp	r3, #4
 80009ce:	d005      	beq.n	80009dc <__aeabi_fadd+0x310>
 80009d0:	2302      	movs	r3, #2
 80009d2:	1d0e      	adds	r6, r1, #4
 80009d4:	e6c0      	b.n	8000758 <__aeabi_fadd+0x8c>
 80009d6:	2301      	movs	r3, #1
 80009d8:	08cf      	lsrs	r7, r1, #3
 80009da:	e6c1      	b.n	8000760 <__aeabi_fadd+0x94>
 80009dc:	2302      	movs	r3, #2
 80009de:	08cf      	lsrs	r7, r1, #3
 80009e0:	e6be      	b.n	8000760 <__aeabi_fadd+0x94>
 80009e2:	2520      	movs	r5, #32
 80009e4:	0030      	movs	r0, r6
 80009e6:	40d8      	lsrs	r0, r3
 80009e8:	1aeb      	subs	r3, r5, r3
 80009ea:	409e      	lsls	r6, r3
 80009ec:	0033      	movs	r3, r6
 80009ee:	1e5d      	subs	r5, r3, #1
 80009f0:	41ab      	sbcs	r3, r5
 80009f2:	4303      	orrs	r3, r0
 80009f4:	0015      	movs	r5, r2
 80009f6:	185e      	adds	r6, r3, r1
 80009f8:	e7a0      	b.n	800093c <__aeabi_fadd+0x270>
 80009fa:	2900      	cmp	r1, #0
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x334>
 80009fe:	e765      	b.n	80008cc <__aeabi_fadd+0x200>
 8000a00:	464c      	mov	r4, r9
 8000a02:	4667      	mov	r7, ip
 8000a04:	e6ac      	b.n	8000760 <__aeabi_fadd+0x94>
 8000a06:	1b8f      	subs	r7, r1, r6
 8000a08:	017b      	lsls	r3, r7, #5
 8000a0a:	d52e      	bpl.n	8000a6a <__aeabi_fadd+0x39e>
 8000a0c:	01bf      	lsls	r7, r7, #6
 8000a0e:	09bf      	lsrs	r7, r7, #6
 8000a10:	0038      	movs	r0, r7
 8000a12:	f000 fe3f 	bl	8001694 <__clzsi2>
 8000a16:	003b      	movs	r3, r7
 8000a18:	3805      	subs	r0, #5
 8000a1a:	4083      	lsls	r3, r0
 8000a1c:	464c      	mov	r4, r9
 8000a1e:	3501      	adds	r5, #1
 8000a20:	e710      	b.n	8000844 <__aeabi_fadd+0x178>
 8000a22:	2e00      	cmp	r6, #0
 8000a24:	d100      	bne.n	8000a28 <__aeabi_fadd+0x35c>
 8000a26:	e740      	b.n	80008aa <__aeabi_fadd+0x1de>
 8000a28:	2900      	cmp	r1, #0
 8000a2a:	d100      	bne.n	8000a2e <__aeabi_fadd+0x362>
 8000a2c:	e741      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a2e:	2380      	movs	r3, #128	@ 0x80
 8000a30:	03db      	lsls	r3, r3, #15
 8000a32:	429f      	cmp	r7, r3
 8000a34:	d200      	bcs.n	8000a38 <__aeabi_fadd+0x36c>
 8000a36:	e73c      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a38:	459c      	cmp	ip, r3
 8000a3a:	d300      	bcc.n	8000a3e <__aeabi_fadd+0x372>
 8000a3c:	e739      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a3e:	4667      	mov	r7, ip
 8000a40:	e737      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a42:	2900      	cmp	r1, #0
 8000a44:	d100      	bne.n	8000a48 <__aeabi_fadd+0x37c>
 8000a46:	e734      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a48:	2380      	movs	r3, #128	@ 0x80
 8000a4a:	03db      	lsls	r3, r3, #15
 8000a4c:	429f      	cmp	r7, r3
 8000a4e:	d200      	bcs.n	8000a52 <__aeabi_fadd+0x386>
 8000a50:	e72f      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a52:	459c      	cmp	ip, r3
 8000a54:	d300      	bcc.n	8000a58 <__aeabi_fadd+0x38c>
 8000a56:	e72c      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a58:	464c      	mov	r4, r9
 8000a5a:	4667      	mov	r7, ip
 8000a5c:	e729      	b.n	80008b2 <__aeabi_fadd+0x1e6>
 8000a5e:	2900      	cmp	r1, #0
 8000a60:	d100      	bne.n	8000a64 <__aeabi_fadd+0x398>
 8000a62:	e734      	b.n	80008ce <__aeabi_fadd+0x202>
 8000a64:	2300      	movs	r3, #0
 8000a66:	08cf      	lsrs	r7, r1, #3
 8000a68:	e67a      	b.n	8000760 <__aeabi_fadd+0x94>
 8000a6a:	464c      	mov	r4, r9
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	08ff      	lsrs	r7, r7, #3
 8000a70:	e676      	b.n	8000760 <__aeabi_fadd+0x94>
 8000a72:	2f00      	cmp	r7, #0
 8000a74:	d100      	bne.n	8000a78 <__aeabi_fadd+0x3ac>
 8000a76:	e729      	b.n	80008cc <__aeabi_fadd+0x200>
 8000a78:	08ff      	lsrs	r7, r7, #3
 8000a7a:	e671      	b.n	8000760 <__aeabi_fadd+0x94>
 8000a7c:	fbffffff 	.word	0xfbffffff
 8000a80:	7dffffff 	.word	0x7dffffff
 8000a84:	2280      	movs	r2, #128	@ 0x80
 8000a86:	2400      	movs	r4, #0
 8000a88:	20ff      	movs	r0, #255	@ 0xff
 8000a8a:	03d2      	lsls	r2, r2, #15
 8000a8c:	e69d      	b.n	80007ca <__aeabi_fadd+0xfe>
 8000a8e:	2300      	movs	r3, #0
 8000a90:	e666      	b.n	8000760 <__aeabi_fadd+0x94>
 8000a92:	2300      	movs	r3, #0
 8000a94:	08d7      	lsrs	r7, r2, #3
 8000a96:	e663      	b.n	8000760 <__aeabi_fadd+0x94>
 8000a98:	2001      	movs	r0, #1
 8000a9a:	0172      	lsls	r2, r6, #5
 8000a9c:	d500      	bpl.n	8000aa0 <__aeabi_fadd+0x3d4>
 8000a9e:	e6e7      	b.n	8000870 <__aeabi_fadd+0x1a4>
 8000aa0:	0031      	movs	r1, r6
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	08cf      	lsrs	r7, r1, #3
 8000aa6:	e65b      	b.n	8000760 <__aeabi_fadd+0x94>
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	08c7      	lsrs	r7, r0, #3
 8000aac:	e658      	b.n	8000760 <__aeabi_fadd+0x94>
 8000aae:	46c0      	nop			@ (mov r8, r8)

08000ab0 <__aeabi_fdiv>:
 8000ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ab2:	4646      	mov	r6, r8
 8000ab4:	464f      	mov	r7, r9
 8000ab6:	46d6      	mov	lr, sl
 8000ab8:	0245      	lsls	r5, r0, #9
 8000aba:	b5c0      	push	{r6, r7, lr}
 8000abc:	0fc3      	lsrs	r3, r0, #31
 8000abe:	0047      	lsls	r7, r0, #1
 8000ac0:	4698      	mov	r8, r3
 8000ac2:	1c0e      	adds	r6, r1, #0
 8000ac4:	0a6d      	lsrs	r5, r5, #9
 8000ac6:	0e3f      	lsrs	r7, r7, #24
 8000ac8:	d05b      	beq.n	8000b82 <__aeabi_fdiv+0xd2>
 8000aca:	2fff      	cmp	r7, #255	@ 0xff
 8000acc:	d021      	beq.n	8000b12 <__aeabi_fdiv+0x62>
 8000ace:	2380      	movs	r3, #128	@ 0x80
 8000ad0:	00ed      	lsls	r5, r5, #3
 8000ad2:	04db      	lsls	r3, r3, #19
 8000ad4:	431d      	orrs	r5, r3
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	4699      	mov	r9, r3
 8000ada:	469a      	mov	sl, r3
 8000adc:	3f7f      	subs	r7, #127	@ 0x7f
 8000ade:	0274      	lsls	r4, r6, #9
 8000ae0:	0073      	lsls	r3, r6, #1
 8000ae2:	0a64      	lsrs	r4, r4, #9
 8000ae4:	0e1b      	lsrs	r3, r3, #24
 8000ae6:	0ff6      	lsrs	r6, r6, #31
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d020      	beq.n	8000b2e <__aeabi_fdiv+0x7e>
 8000aec:	2bff      	cmp	r3, #255	@ 0xff
 8000aee:	d043      	beq.n	8000b78 <__aeabi_fdiv+0xc8>
 8000af0:	2280      	movs	r2, #128	@ 0x80
 8000af2:	2000      	movs	r0, #0
 8000af4:	00e4      	lsls	r4, r4, #3
 8000af6:	04d2      	lsls	r2, r2, #19
 8000af8:	4314      	orrs	r4, r2
 8000afa:	3b7f      	subs	r3, #127	@ 0x7f
 8000afc:	4642      	mov	r2, r8
 8000afe:	1aff      	subs	r7, r7, r3
 8000b00:	464b      	mov	r3, r9
 8000b02:	4072      	eors	r2, r6
 8000b04:	2b0f      	cmp	r3, #15
 8000b06:	d900      	bls.n	8000b0a <__aeabi_fdiv+0x5a>
 8000b08:	e09d      	b.n	8000c46 <__aeabi_fdiv+0x196>
 8000b0a:	4971      	ldr	r1, [pc, #452]	@ (8000cd0 <__aeabi_fdiv+0x220>)
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	58cb      	ldr	r3, [r1, r3]
 8000b10:	469f      	mov	pc, r3
 8000b12:	2d00      	cmp	r5, #0
 8000b14:	d15a      	bne.n	8000bcc <__aeabi_fdiv+0x11c>
 8000b16:	2308      	movs	r3, #8
 8000b18:	4699      	mov	r9, r3
 8000b1a:	3b06      	subs	r3, #6
 8000b1c:	0274      	lsls	r4, r6, #9
 8000b1e:	469a      	mov	sl, r3
 8000b20:	0073      	lsls	r3, r6, #1
 8000b22:	27ff      	movs	r7, #255	@ 0xff
 8000b24:	0a64      	lsrs	r4, r4, #9
 8000b26:	0e1b      	lsrs	r3, r3, #24
 8000b28:	0ff6      	lsrs	r6, r6, #31
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d1de      	bne.n	8000aec <__aeabi_fdiv+0x3c>
 8000b2e:	2c00      	cmp	r4, #0
 8000b30:	d13b      	bne.n	8000baa <__aeabi_fdiv+0xfa>
 8000b32:	2301      	movs	r3, #1
 8000b34:	4642      	mov	r2, r8
 8000b36:	4649      	mov	r1, r9
 8000b38:	4072      	eors	r2, r6
 8000b3a:	4319      	orrs	r1, r3
 8000b3c:	290e      	cmp	r1, #14
 8000b3e:	d818      	bhi.n	8000b72 <__aeabi_fdiv+0xc2>
 8000b40:	4864      	ldr	r0, [pc, #400]	@ (8000cd4 <__aeabi_fdiv+0x224>)
 8000b42:	0089      	lsls	r1, r1, #2
 8000b44:	5841      	ldr	r1, [r0, r1]
 8000b46:	468f      	mov	pc, r1
 8000b48:	4653      	mov	r3, sl
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_fdiv+0xa0>
 8000b4e:	e0b8      	b.n	8000cc2 <__aeabi_fdiv+0x212>
 8000b50:	2b03      	cmp	r3, #3
 8000b52:	d06e      	beq.n	8000c32 <__aeabi_fdiv+0x182>
 8000b54:	4642      	mov	r2, r8
 8000b56:	002c      	movs	r4, r5
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d140      	bne.n	8000bde <__aeabi_fdiv+0x12e>
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	2400      	movs	r4, #0
 8000b60:	05c0      	lsls	r0, r0, #23
 8000b62:	4320      	orrs	r0, r4
 8000b64:	07d2      	lsls	r2, r2, #31
 8000b66:	4310      	orrs	r0, r2
 8000b68:	bce0      	pop	{r5, r6, r7}
 8000b6a:	46ba      	mov	sl, r7
 8000b6c:	46b1      	mov	r9, r6
 8000b6e:	46a8      	mov	r8, r5
 8000b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b72:	20ff      	movs	r0, #255	@ 0xff
 8000b74:	2400      	movs	r4, #0
 8000b76:	e7f3      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000b78:	2c00      	cmp	r4, #0
 8000b7a:	d120      	bne.n	8000bbe <__aeabi_fdiv+0x10e>
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	3fff      	subs	r7, #255	@ 0xff
 8000b80:	e7d8      	b.n	8000b34 <__aeabi_fdiv+0x84>
 8000b82:	2d00      	cmp	r5, #0
 8000b84:	d105      	bne.n	8000b92 <__aeabi_fdiv+0xe2>
 8000b86:	2304      	movs	r3, #4
 8000b88:	4699      	mov	r9, r3
 8000b8a:	3b03      	subs	r3, #3
 8000b8c:	2700      	movs	r7, #0
 8000b8e:	469a      	mov	sl, r3
 8000b90:	e7a5      	b.n	8000ade <__aeabi_fdiv+0x2e>
 8000b92:	0028      	movs	r0, r5
 8000b94:	f000 fd7e 	bl	8001694 <__clzsi2>
 8000b98:	2776      	movs	r7, #118	@ 0x76
 8000b9a:	1f43      	subs	r3, r0, #5
 8000b9c:	409d      	lsls	r5, r3
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	427f      	negs	r7, r7
 8000ba2:	4699      	mov	r9, r3
 8000ba4:	469a      	mov	sl, r3
 8000ba6:	1a3f      	subs	r7, r7, r0
 8000ba8:	e799      	b.n	8000ade <__aeabi_fdiv+0x2e>
 8000baa:	0020      	movs	r0, r4
 8000bac:	f000 fd72 	bl	8001694 <__clzsi2>
 8000bb0:	1f43      	subs	r3, r0, #5
 8000bb2:	409c      	lsls	r4, r3
 8000bb4:	2376      	movs	r3, #118	@ 0x76
 8000bb6:	425b      	negs	r3, r3
 8000bb8:	1a1b      	subs	r3, r3, r0
 8000bba:	2000      	movs	r0, #0
 8000bbc:	e79e      	b.n	8000afc <__aeabi_fdiv+0x4c>
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	431a      	orrs	r2, r3
 8000bc4:	4691      	mov	r9, r2
 8000bc6:	2003      	movs	r0, #3
 8000bc8:	33fc      	adds	r3, #252	@ 0xfc
 8000bca:	e797      	b.n	8000afc <__aeabi_fdiv+0x4c>
 8000bcc:	230c      	movs	r3, #12
 8000bce:	4699      	mov	r9, r3
 8000bd0:	3b09      	subs	r3, #9
 8000bd2:	27ff      	movs	r7, #255	@ 0xff
 8000bd4:	469a      	mov	sl, r3
 8000bd6:	e782      	b.n	8000ade <__aeabi_fdiv+0x2e>
 8000bd8:	2803      	cmp	r0, #3
 8000bda:	d02c      	beq.n	8000c36 <__aeabi_fdiv+0x186>
 8000bdc:	0032      	movs	r2, r6
 8000bde:	0038      	movs	r0, r7
 8000be0:	307f      	adds	r0, #127	@ 0x7f
 8000be2:	2800      	cmp	r0, #0
 8000be4:	dd47      	ble.n	8000c76 <__aeabi_fdiv+0x1c6>
 8000be6:	0763      	lsls	r3, r4, #29
 8000be8:	d004      	beq.n	8000bf4 <__aeabi_fdiv+0x144>
 8000bea:	230f      	movs	r3, #15
 8000bec:	4023      	ands	r3, r4
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d000      	beq.n	8000bf4 <__aeabi_fdiv+0x144>
 8000bf2:	3404      	adds	r4, #4
 8000bf4:	0123      	lsls	r3, r4, #4
 8000bf6:	d503      	bpl.n	8000c00 <__aeabi_fdiv+0x150>
 8000bf8:	0038      	movs	r0, r7
 8000bfa:	4b37      	ldr	r3, [pc, #220]	@ (8000cd8 <__aeabi_fdiv+0x228>)
 8000bfc:	3080      	adds	r0, #128	@ 0x80
 8000bfe:	401c      	ands	r4, r3
 8000c00:	28fe      	cmp	r0, #254	@ 0xfe
 8000c02:	dcb6      	bgt.n	8000b72 <__aeabi_fdiv+0xc2>
 8000c04:	01a4      	lsls	r4, r4, #6
 8000c06:	0a64      	lsrs	r4, r4, #9
 8000c08:	b2c0      	uxtb	r0, r0
 8000c0a:	e7a9      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000c0c:	2480      	movs	r4, #128	@ 0x80
 8000c0e:	2200      	movs	r2, #0
 8000c10:	20ff      	movs	r0, #255	@ 0xff
 8000c12:	03e4      	lsls	r4, r4, #15
 8000c14:	e7a4      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000c16:	2380      	movs	r3, #128	@ 0x80
 8000c18:	03db      	lsls	r3, r3, #15
 8000c1a:	421d      	tst	r5, r3
 8000c1c:	d001      	beq.n	8000c22 <__aeabi_fdiv+0x172>
 8000c1e:	421c      	tst	r4, r3
 8000c20:	d00b      	beq.n	8000c3a <__aeabi_fdiv+0x18a>
 8000c22:	2480      	movs	r4, #128	@ 0x80
 8000c24:	03e4      	lsls	r4, r4, #15
 8000c26:	432c      	orrs	r4, r5
 8000c28:	0264      	lsls	r4, r4, #9
 8000c2a:	4642      	mov	r2, r8
 8000c2c:	20ff      	movs	r0, #255	@ 0xff
 8000c2e:	0a64      	lsrs	r4, r4, #9
 8000c30:	e796      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000c32:	4646      	mov	r6, r8
 8000c34:	002c      	movs	r4, r5
 8000c36:	2380      	movs	r3, #128	@ 0x80
 8000c38:	03db      	lsls	r3, r3, #15
 8000c3a:	431c      	orrs	r4, r3
 8000c3c:	0264      	lsls	r4, r4, #9
 8000c3e:	0032      	movs	r2, r6
 8000c40:	20ff      	movs	r0, #255	@ 0xff
 8000c42:	0a64      	lsrs	r4, r4, #9
 8000c44:	e78c      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000c46:	016d      	lsls	r5, r5, #5
 8000c48:	0160      	lsls	r0, r4, #5
 8000c4a:	4285      	cmp	r5, r0
 8000c4c:	d22d      	bcs.n	8000caa <__aeabi_fdiv+0x1fa>
 8000c4e:	231b      	movs	r3, #27
 8000c50:	2400      	movs	r4, #0
 8000c52:	3f01      	subs	r7, #1
 8000c54:	2601      	movs	r6, #1
 8000c56:	0029      	movs	r1, r5
 8000c58:	0064      	lsls	r4, r4, #1
 8000c5a:	006d      	lsls	r5, r5, #1
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	db01      	blt.n	8000c64 <__aeabi_fdiv+0x1b4>
 8000c60:	4285      	cmp	r5, r0
 8000c62:	d301      	bcc.n	8000c68 <__aeabi_fdiv+0x1b8>
 8000c64:	1a2d      	subs	r5, r5, r0
 8000c66:	4334      	orrs	r4, r6
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d1f3      	bne.n	8000c56 <__aeabi_fdiv+0x1a6>
 8000c6e:	1e6b      	subs	r3, r5, #1
 8000c70:	419d      	sbcs	r5, r3
 8000c72:	432c      	orrs	r4, r5
 8000c74:	e7b3      	b.n	8000bde <__aeabi_fdiv+0x12e>
 8000c76:	2301      	movs	r3, #1
 8000c78:	1a1b      	subs	r3, r3, r0
 8000c7a:	2b1b      	cmp	r3, #27
 8000c7c:	dd00      	ble.n	8000c80 <__aeabi_fdiv+0x1d0>
 8000c7e:	e76d      	b.n	8000b5c <__aeabi_fdiv+0xac>
 8000c80:	0021      	movs	r1, r4
 8000c82:	379e      	adds	r7, #158	@ 0x9e
 8000c84:	40d9      	lsrs	r1, r3
 8000c86:	40bc      	lsls	r4, r7
 8000c88:	000b      	movs	r3, r1
 8000c8a:	1e61      	subs	r1, r4, #1
 8000c8c:	418c      	sbcs	r4, r1
 8000c8e:	4323      	orrs	r3, r4
 8000c90:	0759      	lsls	r1, r3, #29
 8000c92:	d004      	beq.n	8000c9e <__aeabi_fdiv+0x1ee>
 8000c94:	210f      	movs	r1, #15
 8000c96:	4019      	ands	r1, r3
 8000c98:	2904      	cmp	r1, #4
 8000c9a:	d000      	beq.n	8000c9e <__aeabi_fdiv+0x1ee>
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	0159      	lsls	r1, r3, #5
 8000ca0:	d413      	bmi.n	8000cca <__aeabi_fdiv+0x21a>
 8000ca2:	019b      	lsls	r3, r3, #6
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	0a5c      	lsrs	r4, r3, #9
 8000ca8:	e75a      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000caa:	231a      	movs	r3, #26
 8000cac:	2401      	movs	r4, #1
 8000cae:	1a2d      	subs	r5, r5, r0
 8000cb0:	e7d0      	b.n	8000c54 <__aeabi_fdiv+0x1a4>
 8000cb2:	1e98      	subs	r0, r3, #2
 8000cb4:	4243      	negs	r3, r0
 8000cb6:	4158      	adcs	r0, r3
 8000cb8:	4240      	negs	r0, r0
 8000cba:	0032      	movs	r2, r6
 8000cbc:	2400      	movs	r4, #0
 8000cbe:	b2c0      	uxtb	r0, r0
 8000cc0:	e74e      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000cc2:	4642      	mov	r2, r8
 8000cc4:	20ff      	movs	r0, #255	@ 0xff
 8000cc6:	2400      	movs	r4, #0
 8000cc8:	e74a      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2400      	movs	r4, #0
 8000cce:	e747      	b.n	8000b60 <__aeabi_fdiv+0xb0>
 8000cd0:	0800817c 	.word	0x0800817c
 8000cd4:	080081bc 	.word	0x080081bc
 8000cd8:	f7ffffff 	.word	0xf7ffffff

08000cdc <__eqsf2>:
 8000cdc:	b570      	push	{r4, r5, r6, lr}
 8000cde:	0042      	lsls	r2, r0, #1
 8000ce0:	024e      	lsls	r6, r1, #9
 8000ce2:	004c      	lsls	r4, r1, #1
 8000ce4:	0245      	lsls	r5, r0, #9
 8000ce6:	0a6d      	lsrs	r5, r5, #9
 8000ce8:	0e12      	lsrs	r2, r2, #24
 8000cea:	0fc3      	lsrs	r3, r0, #31
 8000cec:	0a76      	lsrs	r6, r6, #9
 8000cee:	0e24      	lsrs	r4, r4, #24
 8000cf0:	0fc9      	lsrs	r1, r1, #31
 8000cf2:	2aff      	cmp	r2, #255	@ 0xff
 8000cf4:	d010      	beq.n	8000d18 <__eqsf2+0x3c>
 8000cf6:	2cff      	cmp	r4, #255	@ 0xff
 8000cf8:	d00c      	beq.n	8000d14 <__eqsf2+0x38>
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	42a2      	cmp	r2, r4
 8000cfe:	d10a      	bne.n	8000d16 <__eqsf2+0x3a>
 8000d00:	42b5      	cmp	r5, r6
 8000d02:	d108      	bne.n	8000d16 <__eqsf2+0x3a>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	d00f      	beq.n	8000d28 <__eqsf2+0x4c>
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d104      	bne.n	8000d16 <__eqsf2+0x3a>
 8000d0c:	0028      	movs	r0, r5
 8000d0e:	1e43      	subs	r3, r0, #1
 8000d10:	4198      	sbcs	r0, r3
 8000d12:	e000      	b.n	8000d16 <__eqsf2+0x3a>
 8000d14:	2001      	movs	r0, #1
 8000d16:	bd70      	pop	{r4, r5, r6, pc}
 8000d18:	2001      	movs	r0, #1
 8000d1a:	2cff      	cmp	r4, #255	@ 0xff
 8000d1c:	d1fb      	bne.n	8000d16 <__eqsf2+0x3a>
 8000d1e:	4335      	orrs	r5, r6
 8000d20:	d1f9      	bne.n	8000d16 <__eqsf2+0x3a>
 8000d22:	404b      	eors	r3, r1
 8000d24:	0018      	movs	r0, r3
 8000d26:	e7f6      	b.n	8000d16 <__eqsf2+0x3a>
 8000d28:	2000      	movs	r0, #0
 8000d2a:	e7f4      	b.n	8000d16 <__eqsf2+0x3a>

08000d2c <__gesf2>:
 8000d2c:	b530      	push	{r4, r5, lr}
 8000d2e:	0042      	lsls	r2, r0, #1
 8000d30:	0244      	lsls	r4, r0, #9
 8000d32:	024d      	lsls	r5, r1, #9
 8000d34:	0fc3      	lsrs	r3, r0, #31
 8000d36:	0048      	lsls	r0, r1, #1
 8000d38:	0a64      	lsrs	r4, r4, #9
 8000d3a:	0e12      	lsrs	r2, r2, #24
 8000d3c:	0a6d      	lsrs	r5, r5, #9
 8000d3e:	0e00      	lsrs	r0, r0, #24
 8000d40:	0fc9      	lsrs	r1, r1, #31
 8000d42:	2aff      	cmp	r2, #255	@ 0xff
 8000d44:	d018      	beq.n	8000d78 <__gesf2+0x4c>
 8000d46:	28ff      	cmp	r0, #255	@ 0xff
 8000d48:	d00a      	beq.n	8000d60 <__gesf2+0x34>
 8000d4a:	2a00      	cmp	r2, #0
 8000d4c:	d11e      	bne.n	8000d8c <__gesf2+0x60>
 8000d4e:	2800      	cmp	r0, #0
 8000d50:	d10a      	bne.n	8000d68 <__gesf2+0x3c>
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	d029      	beq.n	8000daa <__gesf2+0x7e>
 8000d56:	2c00      	cmp	r4, #0
 8000d58:	d12d      	bne.n	8000db6 <__gesf2+0x8a>
 8000d5a:	0048      	lsls	r0, r1, #1
 8000d5c:	3801      	subs	r0, #1
 8000d5e:	bd30      	pop	{r4, r5, pc}
 8000d60:	2d00      	cmp	r5, #0
 8000d62:	d125      	bne.n	8000db0 <__gesf2+0x84>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	d101      	bne.n	8000d6c <__gesf2+0x40>
 8000d68:	2c00      	cmp	r4, #0
 8000d6a:	d0f6      	beq.n	8000d5a <__gesf2+0x2e>
 8000d6c:	428b      	cmp	r3, r1
 8000d6e:	d019      	beq.n	8000da4 <__gesf2+0x78>
 8000d70:	2001      	movs	r0, #1
 8000d72:	425b      	negs	r3, r3
 8000d74:	4318      	orrs	r0, r3
 8000d76:	e7f2      	b.n	8000d5e <__gesf2+0x32>
 8000d78:	2c00      	cmp	r4, #0
 8000d7a:	d119      	bne.n	8000db0 <__gesf2+0x84>
 8000d7c:	28ff      	cmp	r0, #255	@ 0xff
 8000d7e:	d1f7      	bne.n	8000d70 <__gesf2+0x44>
 8000d80:	2d00      	cmp	r5, #0
 8000d82:	d115      	bne.n	8000db0 <__gesf2+0x84>
 8000d84:	2000      	movs	r0, #0
 8000d86:	428b      	cmp	r3, r1
 8000d88:	d1f2      	bne.n	8000d70 <__gesf2+0x44>
 8000d8a:	e7e8      	b.n	8000d5e <__gesf2+0x32>
 8000d8c:	2800      	cmp	r0, #0
 8000d8e:	d0ef      	beq.n	8000d70 <__gesf2+0x44>
 8000d90:	428b      	cmp	r3, r1
 8000d92:	d1ed      	bne.n	8000d70 <__gesf2+0x44>
 8000d94:	4282      	cmp	r2, r0
 8000d96:	dceb      	bgt.n	8000d70 <__gesf2+0x44>
 8000d98:	db04      	blt.n	8000da4 <__gesf2+0x78>
 8000d9a:	42ac      	cmp	r4, r5
 8000d9c:	d8e8      	bhi.n	8000d70 <__gesf2+0x44>
 8000d9e:	2000      	movs	r0, #0
 8000da0:	42ac      	cmp	r4, r5
 8000da2:	d2dc      	bcs.n	8000d5e <__gesf2+0x32>
 8000da4:	0058      	lsls	r0, r3, #1
 8000da6:	3801      	subs	r0, #1
 8000da8:	e7d9      	b.n	8000d5e <__gesf2+0x32>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d0d7      	beq.n	8000d5e <__gesf2+0x32>
 8000dae:	e7df      	b.n	8000d70 <__gesf2+0x44>
 8000db0:	2002      	movs	r0, #2
 8000db2:	4240      	negs	r0, r0
 8000db4:	e7d3      	b.n	8000d5e <__gesf2+0x32>
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d1da      	bne.n	8000d70 <__gesf2+0x44>
 8000dba:	e7ee      	b.n	8000d9a <__gesf2+0x6e>

08000dbc <__lesf2>:
 8000dbc:	b530      	push	{r4, r5, lr}
 8000dbe:	0042      	lsls	r2, r0, #1
 8000dc0:	0244      	lsls	r4, r0, #9
 8000dc2:	024d      	lsls	r5, r1, #9
 8000dc4:	0fc3      	lsrs	r3, r0, #31
 8000dc6:	0048      	lsls	r0, r1, #1
 8000dc8:	0a64      	lsrs	r4, r4, #9
 8000dca:	0e12      	lsrs	r2, r2, #24
 8000dcc:	0a6d      	lsrs	r5, r5, #9
 8000dce:	0e00      	lsrs	r0, r0, #24
 8000dd0:	0fc9      	lsrs	r1, r1, #31
 8000dd2:	2aff      	cmp	r2, #255	@ 0xff
 8000dd4:	d017      	beq.n	8000e06 <__lesf2+0x4a>
 8000dd6:	28ff      	cmp	r0, #255	@ 0xff
 8000dd8:	d00a      	beq.n	8000df0 <__lesf2+0x34>
 8000dda:	2a00      	cmp	r2, #0
 8000ddc:	d11b      	bne.n	8000e16 <__lesf2+0x5a>
 8000dde:	2800      	cmp	r0, #0
 8000de0:	d10a      	bne.n	8000df8 <__lesf2+0x3c>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	d01d      	beq.n	8000e22 <__lesf2+0x66>
 8000de6:	2c00      	cmp	r4, #0
 8000de8:	d12d      	bne.n	8000e46 <__lesf2+0x8a>
 8000dea:	0048      	lsls	r0, r1, #1
 8000dec:	3801      	subs	r0, #1
 8000dee:	e011      	b.n	8000e14 <__lesf2+0x58>
 8000df0:	2d00      	cmp	r5, #0
 8000df2:	d10e      	bne.n	8000e12 <__lesf2+0x56>
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	d101      	bne.n	8000dfc <__lesf2+0x40>
 8000df8:	2c00      	cmp	r4, #0
 8000dfa:	d0f6      	beq.n	8000dea <__lesf2+0x2e>
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d10c      	bne.n	8000e1a <__lesf2+0x5e>
 8000e00:	0058      	lsls	r0, r3, #1
 8000e02:	3801      	subs	r0, #1
 8000e04:	e006      	b.n	8000e14 <__lesf2+0x58>
 8000e06:	2c00      	cmp	r4, #0
 8000e08:	d103      	bne.n	8000e12 <__lesf2+0x56>
 8000e0a:	28ff      	cmp	r0, #255	@ 0xff
 8000e0c:	d105      	bne.n	8000e1a <__lesf2+0x5e>
 8000e0e:	2d00      	cmp	r5, #0
 8000e10:	d015      	beq.n	8000e3e <__lesf2+0x82>
 8000e12:	2002      	movs	r0, #2
 8000e14:	bd30      	pop	{r4, r5, pc}
 8000e16:	2800      	cmp	r0, #0
 8000e18:	d106      	bne.n	8000e28 <__lesf2+0x6c>
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	425b      	negs	r3, r3
 8000e1e:	4318      	orrs	r0, r3
 8000e20:	e7f8      	b.n	8000e14 <__lesf2+0x58>
 8000e22:	2c00      	cmp	r4, #0
 8000e24:	d0f6      	beq.n	8000e14 <__lesf2+0x58>
 8000e26:	e7f8      	b.n	8000e1a <__lesf2+0x5e>
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d1f6      	bne.n	8000e1a <__lesf2+0x5e>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	dcf4      	bgt.n	8000e1a <__lesf2+0x5e>
 8000e30:	dbe6      	blt.n	8000e00 <__lesf2+0x44>
 8000e32:	42ac      	cmp	r4, r5
 8000e34:	d8f1      	bhi.n	8000e1a <__lesf2+0x5e>
 8000e36:	2000      	movs	r0, #0
 8000e38:	42ac      	cmp	r4, r5
 8000e3a:	d2eb      	bcs.n	8000e14 <__lesf2+0x58>
 8000e3c:	e7e0      	b.n	8000e00 <__lesf2+0x44>
 8000e3e:	2000      	movs	r0, #0
 8000e40:	428b      	cmp	r3, r1
 8000e42:	d1ea      	bne.n	8000e1a <__lesf2+0x5e>
 8000e44:	e7e6      	b.n	8000e14 <__lesf2+0x58>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d1e7      	bne.n	8000e1a <__lesf2+0x5e>
 8000e4a:	e7f2      	b.n	8000e32 <__lesf2+0x76>

08000e4c <__aeabi_fmul>:
 8000e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e4e:	464f      	mov	r7, r9
 8000e50:	4646      	mov	r6, r8
 8000e52:	46d6      	mov	lr, sl
 8000e54:	0044      	lsls	r4, r0, #1
 8000e56:	b5c0      	push	{r6, r7, lr}
 8000e58:	0246      	lsls	r6, r0, #9
 8000e5a:	1c0f      	adds	r7, r1, #0
 8000e5c:	0a76      	lsrs	r6, r6, #9
 8000e5e:	0e24      	lsrs	r4, r4, #24
 8000e60:	0fc5      	lsrs	r5, r0, #31
 8000e62:	2c00      	cmp	r4, #0
 8000e64:	d100      	bne.n	8000e68 <__aeabi_fmul+0x1c>
 8000e66:	e0da      	b.n	800101e <__aeabi_fmul+0x1d2>
 8000e68:	2cff      	cmp	r4, #255	@ 0xff
 8000e6a:	d074      	beq.n	8000f56 <__aeabi_fmul+0x10a>
 8000e6c:	2380      	movs	r3, #128	@ 0x80
 8000e6e:	00f6      	lsls	r6, r6, #3
 8000e70:	04db      	lsls	r3, r3, #19
 8000e72:	431e      	orrs	r6, r3
 8000e74:	2300      	movs	r3, #0
 8000e76:	4699      	mov	r9, r3
 8000e78:	469a      	mov	sl, r3
 8000e7a:	3c7f      	subs	r4, #127	@ 0x7f
 8000e7c:	027b      	lsls	r3, r7, #9
 8000e7e:	0a5b      	lsrs	r3, r3, #9
 8000e80:	4698      	mov	r8, r3
 8000e82:	007b      	lsls	r3, r7, #1
 8000e84:	0e1b      	lsrs	r3, r3, #24
 8000e86:	0fff      	lsrs	r7, r7, #31
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d074      	beq.n	8000f76 <__aeabi_fmul+0x12a>
 8000e8c:	2bff      	cmp	r3, #255	@ 0xff
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_fmul+0x46>
 8000e90:	e08e      	b.n	8000fb0 <__aeabi_fmul+0x164>
 8000e92:	4642      	mov	r2, r8
 8000e94:	2180      	movs	r1, #128	@ 0x80
 8000e96:	00d2      	lsls	r2, r2, #3
 8000e98:	04c9      	lsls	r1, r1, #19
 8000e9a:	4311      	orrs	r1, r2
 8000e9c:	3b7f      	subs	r3, #127	@ 0x7f
 8000e9e:	002a      	movs	r2, r5
 8000ea0:	18e4      	adds	r4, r4, r3
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	407a      	eors	r2, r7
 8000ea6:	4688      	mov	r8, r1
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	2b0a      	cmp	r3, #10
 8000eac:	dc75      	bgt.n	8000f9a <__aeabi_fmul+0x14e>
 8000eae:	464b      	mov	r3, r9
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	dd0f      	ble.n	8000ed6 <__aeabi_fmul+0x8a>
 8000eb6:	4649      	mov	r1, r9
 8000eb8:	2301      	movs	r3, #1
 8000eba:	408b      	lsls	r3, r1
 8000ebc:	21a6      	movs	r1, #166	@ 0xa6
 8000ebe:	00c9      	lsls	r1, r1, #3
 8000ec0:	420b      	tst	r3, r1
 8000ec2:	d169      	bne.n	8000f98 <__aeabi_fmul+0x14c>
 8000ec4:	2190      	movs	r1, #144	@ 0x90
 8000ec6:	0089      	lsls	r1, r1, #2
 8000ec8:	420b      	tst	r3, r1
 8000eca:	d000      	beq.n	8000ece <__aeabi_fmul+0x82>
 8000ecc:	e100      	b.n	80010d0 <__aeabi_fmul+0x284>
 8000ece:	2188      	movs	r1, #136	@ 0x88
 8000ed0:	4219      	tst	r1, r3
 8000ed2:	d000      	beq.n	8000ed6 <__aeabi_fmul+0x8a>
 8000ed4:	e0f5      	b.n	80010c2 <__aeabi_fmul+0x276>
 8000ed6:	4641      	mov	r1, r8
 8000ed8:	0409      	lsls	r1, r1, #16
 8000eda:	0c09      	lsrs	r1, r1, #16
 8000edc:	4643      	mov	r3, r8
 8000ede:	0008      	movs	r0, r1
 8000ee0:	0c35      	lsrs	r5, r6, #16
 8000ee2:	0436      	lsls	r6, r6, #16
 8000ee4:	0c1b      	lsrs	r3, r3, #16
 8000ee6:	0c36      	lsrs	r6, r6, #16
 8000ee8:	4370      	muls	r0, r6
 8000eea:	4369      	muls	r1, r5
 8000eec:	435e      	muls	r6, r3
 8000eee:	435d      	muls	r5, r3
 8000ef0:	1876      	adds	r6, r6, r1
 8000ef2:	0c03      	lsrs	r3, r0, #16
 8000ef4:	199b      	adds	r3, r3, r6
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	d903      	bls.n	8000f02 <__aeabi_fmul+0xb6>
 8000efa:	2180      	movs	r1, #128	@ 0x80
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	468c      	mov	ip, r1
 8000f00:	4465      	add	r5, ip
 8000f02:	0400      	lsls	r0, r0, #16
 8000f04:	0419      	lsls	r1, r3, #16
 8000f06:	0c00      	lsrs	r0, r0, #16
 8000f08:	1809      	adds	r1, r1, r0
 8000f0a:	018e      	lsls	r6, r1, #6
 8000f0c:	1e70      	subs	r0, r6, #1
 8000f0e:	4186      	sbcs	r6, r0
 8000f10:	0c1b      	lsrs	r3, r3, #16
 8000f12:	0e89      	lsrs	r1, r1, #26
 8000f14:	195b      	adds	r3, r3, r5
 8000f16:	430e      	orrs	r6, r1
 8000f18:	019b      	lsls	r3, r3, #6
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	011b      	lsls	r3, r3, #4
 8000f1e:	d46c      	bmi.n	8000ffa <__aeabi_fmul+0x1ae>
 8000f20:	0023      	movs	r3, r4
 8000f22:	337f      	adds	r3, #127	@ 0x7f
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	dc00      	bgt.n	8000f2a <__aeabi_fmul+0xde>
 8000f28:	e0b1      	b.n	800108e <__aeabi_fmul+0x242>
 8000f2a:	0015      	movs	r5, r2
 8000f2c:	0771      	lsls	r1, r6, #29
 8000f2e:	d00b      	beq.n	8000f48 <__aeabi_fmul+0xfc>
 8000f30:	200f      	movs	r0, #15
 8000f32:	0021      	movs	r1, r4
 8000f34:	4030      	ands	r0, r6
 8000f36:	2804      	cmp	r0, #4
 8000f38:	d006      	beq.n	8000f48 <__aeabi_fmul+0xfc>
 8000f3a:	3604      	adds	r6, #4
 8000f3c:	0132      	lsls	r2, r6, #4
 8000f3e:	d503      	bpl.n	8000f48 <__aeabi_fmul+0xfc>
 8000f40:	4b6e      	ldr	r3, [pc, #440]	@ (80010fc <__aeabi_fmul+0x2b0>)
 8000f42:	401e      	ands	r6, r3
 8000f44:	000b      	movs	r3, r1
 8000f46:	3380      	adds	r3, #128	@ 0x80
 8000f48:	2bfe      	cmp	r3, #254	@ 0xfe
 8000f4a:	dd00      	ble.n	8000f4e <__aeabi_fmul+0x102>
 8000f4c:	e0bd      	b.n	80010ca <__aeabi_fmul+0x27e>
 8000f4e:	01b2      	lsls	r2, r6, #6
 8000f50:	0a52      	lsrs	r2, r2, #9
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	e048      	b.n	8000fe8 <__aeabi_fmul+0x19c>
 8000f56:	2e00      	cmp	r6, #0
 8000f58:	d000      	beq.n	8000f5c <__aeabi_fmul+0x110>
 8000f5a:	e092      	b.n	8001082 <__aeabi_fmul+0x236>
 8000f5c:	2308      	movs	r3, #8
 8000f5e:	4699      	mov	r9, r3
 8000f60:	3b06      	subs	r3, #6
 8000f62:	469a      	mov	sl, r3
 8000f64:	027b      	lsls	r3, r7, #9
 8000f66:	0a5b      	lsrs	r3, r3, #9
 8000f68:	4698      	mov	r8, r3
 8000f6a:	007b      	lsls	r3, r7, #1
 8000f6c:	24ff      	movs	r4, #255	@ 0xff
 8000f6e:	0e1b      	lsrs	r3, r3, #24
 8000f70:	0fff      	lsrs	r7, r7, #31
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d18a      	bne.n	8000e8c <__aeabi_fmul+0x40>
 8000f76:	4642      	mov	r2, r8
 8000f78:	2a00      	cmp	r2, #0
 8000f7a:	d164      	bne.n	8001046 <__aeabi_fmul+0x1fa>
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	3201      	adds	r2, #1
 8000f80:	4311      	orrs	r1, r2
 8000f82:	4689      	mov	r9, r1
 8000f84:	290a      	cmp	r1, #10
 8000f86:	dc08      	bgt.n	8000f9a <__aeabi_fmul+0x14e>
 8000f88:	407d      	eors	r5, r7
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	b2ea      	uxtb	r2, r5
 8000f8e:	2902      	cmp	r1, #2
 8000f90:	dc91      	bgt.n	8000eb6 <__aeabi_fmul+0x6a>
 8000f92:	0015      	movs	r5, r2
 8000f94:	2200      	movs	r2, #0
 8000f96:	e027      	b.n	8000fe8 <__aeabi_fmul+0x19c>
 8000f98:	0015      	movs	r5, r2
 8000f9a:	4653      	mov	r3, sl
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_fmul+0x156>
 8000fa0:	e093      	b.n	80010ca <__aeabi_fmul+0x27e>
 8000fa2:	2b03      	cmp	r3, #3
 8000fa4:	d01a      	beq.n	8000fdc <__aeabi_fmul+0x190>
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d12c      	bne.n	8001004 <__aeabi_fmul+0x1b8>
 8000faa:	2300      	movs	r3, #0
 8000fac:	2200      	movs	r2, #0
 8000fae:	e01b      	b.n	8000fe8 <__aeabi_fmul+0x19c>
 8000fb0:	4643      	mov	r3, r8
 8000fb2:	34ff      	adds	r4, #255	@ 0xff
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d055      	beq.n	8001064 <__aeabi_fmul+0x218>
 8000fb8:	2103      	movs	r1, #3
 8000fba:	464b      	mov	r3, r9
 8000fbc:	430b      	orrs	r3, r1
 8000fbe:	0019      	movs	r1, r3
 8000fc0:	2b0a      	cmp	r3, #10
 8000fc2:	dc00      	bgt.n	8000fc6 <__aeabi_fmul+0x17a>
 8000fc4:	e092      	b.n	80010ec <__aeabi_fmul+0x2a0>
 8000fc6:	2b0f      	cmp	r3, #15
 8000fc8:	d000      	beq.n	8000fcc <__aeabi_fmul+0x180>
 8000fca:	e08c      	b.n	80010e6 <__aeabi_fmul+0x29a>
 8000fcc:	2280      	movs	r2, #128	@ 0x80
 8000fce:	03d2      	lsls	r2, r2, #15
 8000fd0:	4216      	tst	r6, r2
 8000fd2:	d003      	beq.n	8000fdc <__aeabi_fmul+0x190>
 8000fd4:	4643      	mov	r3, r8
 8000fd6:	4213      	tst	r3, r2
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_fmul+0x190>
 8000fda:	e07d      	b.n	80010d8 <__aeabi_fmul+0x28c>
 8000fdc:	2280      	movs	r2, #128	@ 0x80
 8000fde:	03d2      	lsls	r2, r2, #15
 8000fe0:	4332      	orrs	r2, r6
 8000fe2:	0252      	lsls	r2, r2, #9
 8000fe4:	0a52      	lsrs	r2, r2, #9
 8000fe6:	23ff      	movs	r3, #255	@ 0xff
 8000fe8:	05d8      	lsls	r0, r3, #23
 8000fea:	07ed      	lsls	r5, r5, #31
 8000fec:	4310      	orrs	r0, r2
 8000fee:	4328      	orrs	r0, r5
 8000ff0:	bce0      	pop	{r5, r6, r7}
 8000ff2:	46ba      	mov	sl, r7
 8000ff4:	46b1      	mov	r9, r6
 8000ff6:	46a8      	mov	r8, r5
 8000ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	0015      	movs	r5, r2
 8000ffe:	0871      	lsrs	r1, r6, #1
 8001000:	401e      	ands	r6, r3
 8001002:	430e      	orrs	r6, r1
 8001004:	0023      	movs	r3, r4
 8001006:	3380      	adds	r3, #128	@ 0x80
 8001008:	1c61      	adds	r1, r4, #1
 800100a:	2b00      	cmp	r3, #0
 800100c:	dd41      	ble.n	8001092 <__aeabi_fmul+0x246>
 800100e:	0772      	lsls	r2, r6, #29
 8001010:	d094      	beq.n	8000f3c <__aeabi_fmul+0xf0>
 8001012:	220f      	movs	r2, #15
 8001014:	4032      	ands	r2, r6
 8001016:	2a04      	cmp	r2, #4
 8001018:	d000      	beq.n	800101c <__aeabi_fmul+0x1d0>
 800101a:	e78e      	b.n	8000f3a <__aeabi_fmul+0xee>
 800101c:	e78e      	b.n	8000f3c <__aeabi_fmul+0xf0>
 800101e:	2e00      	cmp	r6, #0
 8001020:	d105      	bne.n	800102e <__aeabi_fmul+0x1e2>
 8001022:	2304      	movs	r3, #4
 8001024:	4699      	mov	r9, r3
 8001026:	3b03      	subs	r3, #3
 8001028:	2400      	movs	r4, #0
 800102a:	469a      	mov	sl, r3
 800102c:	e726      	b.n	8000e7c <__aeabi_fmul+0x30>
 800102e:	0030      	movs	r0, r6
 8001030:	f000 fb30 	bl	8001694 <__clzsi2>
 8001034:	2476      	movs	r4, #118	@ 0x76
 8001036:	1f43      	subs	r3, r0, #5
 8001038:	409e      	lsls	r6, r3
 800103a:	2300      	movs	r3, #0
 800103c:	4264      	negs	r4, r4
 800103e:	4699      	mov	r9, r3
 8001040:	469a      	mov	sl, r3
 8001042:	1a24      	subs	r4, r4, r0
 8001044:	e71a      	b.n	8000e7c <__aeabi_fmul+0x30>
 8001046:	4640      	mov	r0, r8
 8001048:	f000 fb24 	bl	8001694 <__clzsi2>
 800104c:	464b      	mov	r3, r9
 800104e:	1a24      	subs	r4, r4, r0
 8001050:	3c76      	subs	r4, #118	@ 0x76
 8001052:	2b0a      	cmp	r3, #10
 8001054:	dca1      	bgt.n	8000f9a <__aeabi_fmul+0x14e>
 8001056:	4643      	mov	r3, r8
 8001058:	3805      	subs	r0, #5
 800105a:	4083      	lsls	r3, r0
 800105c:	407d      	eors	r5, r7
 800105e:	4698      	mov	r8, r3
 8001060:	b2ea      	uxtb	r2, r5
 8001062:	e724      	b.n	8000eae <__aeabi_fmul+0x62>
 8001064:	464a      	mov	r2, r9
 8001066:	3302      	adds	r3, #2
 8001068:	4313      	orrs	r3, r2
 800106a:	002a      	movs	r2, r5
 800106c:	407a      	eors	r2, r7
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	2b0a      	cmp	r3, #10
 8001072:	dc92      	bgt.n	8000f9a <__aeabi_fmul+0x14e>
 8001074:	4649      	mov	r1, r9
 8001076:	0015      	movs	r5, r2
 8001078:	2900      	cmp	r1, #0
 800107a:	d026      	beq.n	80010ca <__aeabi_fmul+0x27e>
 800107c:	4699      	mov	r9, r3
 800107e:	2002      	movs	r0, #2
 8001080:	e719      	b.n	8000eb6 <__aeabi_fmul+0x6a>
 8001082:	230c      	movs	r3, #12
 8001084:	4699      	mov	r9, r3
 8001086:	3b09      	subs	r3, #9
 8001088:	24ff      	movs	r4, #255	@ 0xff
 800108a:	469a      	mov	sl, r3
 800108c:	e6f6      	b.n	8000e7c <__aeabi_fmul+0x30>
 800108e:	0015      	movs	r5, r2
 8001090:	0021      	movs	r1, r4
 8001092:	2201      	movs	r2, #1
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	2b1b      	cmp	r3, #27
 8001098:	dd00      	ble.n	800109c <__aeabi_fmul+0x250>
 800109a:	e786      	b.n	8000faa <__aeabi_fmul+0x15e>
 800109c:	319e      	adds	r1, #158	@ 0x9e
 800109e:	0032      	movs	r2, r6
 80010a0:	408e      	lsls	r6, r1
 80010a2:	40da      	lsrs	r2, r3
 80010a4:	1e73      	subs	r3, r6, #1
 80010a6:	419e      	sbcs	r6, r3
 80010a8:	4332      	orrs	r2, r6
 80010aa:	0753      	lsls	r3, r2, #29
 80010ac:	d004      	beq.n	80010b8 <__aeabi_fmul+0x26c>
 80010ae:	230f      	movs	r3, #15
 80010b0:	4013      	ands	r3, r2
 80010b2:	2b04      	cmp	r3, #4
 80010b4:	d000      	beq.n	80010b8 <__aeabi_fmul+0x26c>
 80010b6:	3204      	adds	r2, #4
 80010b8:	0153      	lsls	r3, r2, #5
 80010ba:	d510      	bpl.n	80010de <__aeabi_fmul+0x292>
 80010bc:	2301      	movs	r3, #1
 80010be:	2200      	movs	r2, #0
 80010c0:	e792      	b.n	8000fe8 <__aeabi_fmul+0x19c>
 80010c2:	003d      	movs	r5, r7
 80010c4:	4646      	mov	r6, r8
 80010c6:	4682      	mov	sl, r0
 80010c8:	e767      	b.n	8000f9a <__aeabi_fmul+0x14e>
 80010ca:	23ff      	movs	r3, #255	@ 0xff
 80010cc:	2200      	movs	r2, #0
 80010ce:	e78b      	b.n	8000fe8 <__aeabi_fmul+0x19c>
 80010d0:	2280      	movs	r2, #128	@ 0x80
 80010d2:	2500      	movs	r5, #0
 80010d4:	03d2      	lsls	r2, r2, #15
 80010d6:	e786      	b.n	8000fe6 <__aeabi_fmul+0x19a>
 80010d8:	003d      	movs	r5, r7
 80010da:	431a      	orrs	r2, r3
 80010dc:	e783      	b.n	8000fe6 <__aeabi_fmul+0x19a>
 80010de:	0192      	lsls	r2, r2, #6
 80010e0:	2300      	movs	r3, #0
 80010e2:	0a52      	lsrs	r2, r2, #9
 80010e4:	e780      	b.n	8000fe8 <__aeabi_fmul+0x19c>
 80010e6:	003d      	movs	r5, r7
 80010e8:	4646      	mov	r6, r8
 80010ea:	e777      	b.n	8000fdc <__aeabi_fmul+0x190>
 80010ec:	002a      	movs	r2, r5
 80010ee:	2301      	movs	r3, #1
 80010f0:	407a      	eors	r2, r7
 80010f2:	408b      	lsls	r3, r1
 80010f4:	2003      	movs	r0, #3
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	e6e9      	b.n	8000ece <__aeabi_fmul+0x82>
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	f7ffffff 	.word	0xf7ffffff

08001100 <__aeabi_fsub>:
 8001100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001102:	4647      	mov	r7, r8
 8001104:	46ce      	mov	lr, r9
 8001106:	0243      	lsls	r3, r0, #9
 8001108:	b580      	push	{r7, lr}
 800110a:	0a5f      	lsrs	r7, r3, #9
 800110c:	099b      	lsrs	r3, r3, #6
 800110e:	0045      	lsls	r5, r0, #1
 8001110:	004a      	lsls	r2, r1, #1
 8001112:	469c      	mov	ip, r3
 8001114:	024b      	lsls	r3, r1, #9
 8001116:	0fc4      	lsrs	r4, r0, #31
 8001118:	0fce      	lsrs	r6, r1, #31
 800111a:	0e2d      	lsrs	r5, r5, #24
 800111c:	0a58      	lsrs	r0, r3, #9
 800111e:	0e12      	lsrs	r2, r2, #24
 8001120:	0999      	lsrs	r1, r3, #6
 8001122:	2aff      	cmp	r2, #255	@ 0xff
 8001124:	d06b      	beq.n	80011fe <__aeabi_fsub+0xfe>
 8001126:	2301      	movs	r3, #1
 8001128:	405e      	eors	r6, r3
 800112a:	1aab      	subs	r3, r5, r2
 800112c:	42b4      	cmp	r4, r6
 800112e:	d04b      	beq.n	80011c8 <__aeabi_fsub+0xc8>
 8001130:	2b00      	cmp	r3, #0
 8001132:	dc00      	bgt.n	8001136 <__aeabi_fsub+0x36>
 8001134:	e0ff      	b.n	8001336 <__aeabi_fsub+0x236>
 8001136:	2a00      	cmp	r2, #0
 8001138:	d100      	bne.n	800113c <__aeabi_fsub+0x3c>
 800113a:	e088      	b.n	800124e <__aeabi_fsub+0x14e>
 800113c:	2dff      	cmp	r5, #255	@ 0xff
 800113e:	d100      	bne.n	8001142 <__aeabi_fsub+0x42>
 8001140:	e0ef      	b.n	8001322 <__aeabi_fsub+0x222>
 8001142:	2280      	movs	r2, #128	@ 0x80
 8001144:	04d2      	lsls	r2, r2, #19
 8001146:	4311      	orrs	r1, r2
 8001148:	2001      	movs	r0, #1
 800114a:	2b1b      	cmp	r3, #27
 800114c:	dc08      	bgt.n	8001160 <__aeabi_fsub+0x60>
 800114e:	0008      	movs	r0, r1
 8001150:	2220      	movs	r2, #32
 8001152:	40d8      	lsrs	r0, r3
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	4099      	lsls	r1, r3
 8001158:	000b      	movs	r3, r1
 800115a:	1e5a      	subs	r2, r3, #1
 800115c:	4193      	sbcs	r3, r2
 800115e:	4318      	orrs	r0, r3
 8001160:	4663      	mov	r3, ip
 8001162:	1a1b      	subs	r3, r3, r0
 8001164:	469c      	mov	ip, r3
 8001166:	4663      	mov	r3, ip
 8001168:	015b      	lsls	r3, r3, #5
 800116a:	d400      	bmi.n	800116e <__aeabi_fsub+0x6e>
 800116c:	e0cd      	b.n	800130a <__aeabi_fsub+0x20a>
 800116e:	4663      	mov	r3, ip
 8001170:	019f      	lsls	r7, r3, #6
 8001172:	09bf      	lsrs	r7, r7, #6
 8001174:	0038      	movs	r0, r7
 8001176:	f000 fa8d 	bl	8001694 <__clzsi2>
 800117a:	003b      	movs	r3, r7
 800117c:	3805      	subs	r0, #5
 800117e:	4083      	lsls	r3, r0
 8001180:	4285      	cmp	r5, r0
 8001182:	dc00      	bgt.n	8001186 <__aeabi_fsub+0x86>
 8001184:	e0a2      	b.n	80012cc <__aeabi_fsub+0x1cc>
 8001186:	4ab7      	ldr	r2, [pc, #732]	@ (8001464 <__aeabi_fsub+0x364>)
 8001188:	1a2d      	subs	r5, r5, r0
 800118a:	401a      	ands	r2, r3
 800118c:	4694      	mov	ip, r2
 800118e:	075a      	lsls	r2, r3, #29
 8001190:	d100      	bne.n	8001194 <__aeabi_fsub+0x94>
 8001192:	e0c3      	b.n	800131c <__aeabi_fsub+0x21c>
 8001194:	220f      	movs	r2, #15
 8001196:	4013      	ands	r3, r2
 8001198:	2b04      	cmp	r3, #4
 800119a:	d100      	bne.n	800119e <__aeabi_fsub+0x9e>
 800119c:	e0be      	b.n	800131c <__aeabi_fsub+0x21c>
 800119e:	2304      	movs	r3, #4
 80011a0:	4698      	mov	r8, r3
 80011a2:	44c4      	add	ip, r8
 80011a4:	4663      	mov	r3, ip
 80011a6:	015b      	lsls	r3, r3, #5
 80011a8:	d400      	bmi.n	80011ac <__aeabi_fsub+0xac>
 80011aa:	e0b7      	b.n	800131c <__aeabi_fsub+0x21c>
 80011ac:	1c68      	adds	r0, r5, #1
 80011ae:	2dfe      	cmp	r5, #254	@ 0xfe
 80011b0:	d000      	beq.n	80011b4 <__aeabi_fsub+0xb4>
 80011b2:	e0a5      	b.n	8001300 <__aeabi_fsub+0x200>
 80011b4:	20ff      	movs	r0, #255	@ 0xff
 80011b6:	2200      	movs	r2, #0
 80011b8:	05c0      	lsls	r0, r0, #23
 80011ba:	4310      	orrs	r0, r2
 80011bc:	07e4      	lsls	r4, r4, #31
 80011be:	4320      	orrs	r0, r4
 80011c0:	bcc0      	pop	{r6, r7}
 80011c2:	46b9      	mov	r9, r7
 80011c4:	46b0      	mov	r8, r6
 80011c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	dc00      	bgt.n	80011ce <__aeabi_fsub+0xce>
 80011cc:	e1eb      	b.n	80015a6 <__aeabi_fsub+0x4a6>
 80011ce:	2a00      	cmp	r2, #0
 80011d0:	d046      	beq.n	8001260 <__aeabi_fsub+0x160>
 80011d2:	2dff      	cmp	r5, #255	@ 0xff
 80011d4:	d100      	bne.n	80011d8 <__aeabi_fsub+0xd8>
 80011d6:	e0a4      	b.n	8001322 <__aeabi_fsub+0x222>
 80011d8:	2280      	movs	r2, #128	@ 0x80
 80011da:	04d2      	lsls	r2, r2, #19
 80011dc:	4311      	orrs	r1, r2
 80011de:	2b1b      	cmp	r3, #27
 80011e0:	dc00      	bgt.n	80011e4 <__aeabi_fsub+0xe4>
 80011e2:	e0fb      	b.n	80013dc <__aeabi_fsub+0x2dc>
 80011e4:	2305      	movs	r3, #5
 80011e6:	4698      	mov	r8, r3
 80011e8:	002b      	movs	r3, r5
 80011ea:	44c4      	add	ip, r8
 80011ec:	4662      	mov	r2, ip
 80011ee:	08d7      	lsrs	r7, r2, #3
 80011f0:	2bff      	cmp	r3, #255	@ 0xff
 80011f2:	d100      	bne.n	80011f6 <__aeabi_fsub+0xf6>
 80011f4:	e095      	b.n	8001322 <__aeabi_fsub+0x222>
 80011f6:	027a      	lsls	r2, r7, #9
 80011f8:	0a52      	lsrs	r2, r2, #9
 80011fa:	b2d8      	uxtb	r0, r3
 80011fc:	e7dc      	b.n	80011b8 <__aeabi_fsub+0xb8>
 80011fe:	002b      	movs	r3, r5
 8001200:	3bff      	subs	r3, #255	@ 0xff
 8001202:	4699      	mov	r9, r3
 8001204:	2900      	cmp	r1, #0
 8001206:	d118      	bne.n	800123a <__aeabi_fsub+0x13a>
 8001208:	2301      	movs	r3, #1
 800120a:	405e      	eors	r6, r3
 800120c:	42b4      	cmp	r4, r6
 800120e:	d100      	bne.n	8001212 <__aeabi_fsub+0x112>
 8001210:	e0ca      	b.n	80013a8 <__aeabi_fsub+0x2a8>
 8001212:	464b      	mov	r3, r9
 8001214:	2b00      	cmp	r3, #0
 8001216:	d02d      	beq.n	8001274 <__aeabi_fsub+0x174>
 8001218:	2d00      	cmp	r5, #0
 800121a:	d000      	beq.n	800121e <__aeabi_fsub+0x11e>
 800121c:	e13c      	b.n	8001498 <__aeabi_fsub+0x398>
 800121e:	23ff      	movs	r3, #255	@ 0xff
 8001220:	4664      	mov	r4, ip
 8001222:	2c00      	cmp	r4, #0
 8001224:	d100      	bne.n	8001228 <__aeabi_fsub+0x128>
 8001226:	e15f      	b.n	80014e8 <__aeabi_fsub+0x3e8>
 8001228:	1e5d      	subs	r5, r3, #1
 800122a:	2b01      	cmp	r3, #1
 800122c:	d100      	bne.n	8001230 <__aeabi_fsub+0x130>
 800122e:	e174      	b.n	800151a <__aeabi_fsub+0x41a>
 8001230:	0034      	movs	r4, r6
 8001232:	2bff      	cmp	r3, #255	@ 0xff
 8001234:	d074      	beq.n	8001320 <__aeabi_fsub+0x220>
 8001236:	002b      	movs	r3, r5
 8001238:	e103      	b.n	8001442 <__aeabi_fsub+0x342>
 800123a:	42b4      	cmp	r4, r6
 800123c:	d100      	bne.n	8001240 <__aeabi_fsub+0x140>
 800123e:	e09c      	b.n	800137a <__aeabi_fsub+0x27a>
 8001240:	2b00      	cmp	r3, #0
 8001242:	d017      	beq.n	8001274 <__aeabi_fsub+0x174>
 8001244:	2d00      	cmp	r5, #0
 8001246:	d0ea      	beq.n	800121e <__aeabi_fsub+0x11e>
 8001248:	0007      	movs	r7, r0
 800124a:	0034      	movs	r4, r6
 800124c:	e06c      	b.n	8001328 <__aeabi_fsub+0x228>
 800124e:	2900      	cmp	r1, #0
 8001250:	d0cc      	beq.n	80011ec <__aeabi_fsub+0xec>
 8001252:	1e5a      	subs	r2, r3, #1
 8001254:	2b01      	cmp	r3, #1
 8001256:	d02b      	beq.n	80012b0 <__aeabi_fsub+0x1b0>
 8001258:	2bff      	cmp	r3, #255	@ 0xff
 800125a:	d062      	beq.n	8001322 <__aeabi_fsub+0x222>
 800125c:	0013      	movs	r3, r2
 800125e:	e773      	b.n	8001148 <__aeabi_fsub+0x48>
 8001260:	2900      	cmp	r1, #0
 8001262:	d0c3      	beq.n	80011ec <__aeabi_fsub+0xec>
 8001264:	1e5a      	subs	r2, r3, #1
 8001266:	2b01      	cmp	r3, #1
 8001268:	d100      	bne.n	800126c <__aeabi_fsub+0x16c>
 800126a:	e11e      	b.n	80014aa <__aeabi_fsub+0x3aa>
 800126c:	2bff      	cmp	r3, #255	@ 0xff
 800126e:	d058      	beq.n	8001322 <__aeabi_fsub+0x222>
 8001270:	0013      	movs	r3, r2
 8001272:	e7b4      	b.n	80011de <__aeabi_fsub+0xde>
 8001274:	22fe      	movs	r2, #254	@ 0xfe
 8001276:	1c6b      	adds	r3, r5, #1
 8001278:	421a      	tst	r2, r3
 800127a:	d10d      	bne.n	8001298 <__aeabi_fsub+0x198>
 800127c:	2d00      	cmp	r5, #0
 800127e:	d060      	beq.n	8001342 <__aeabi_fsub+0x242>
 8001280:	4663      	mov	r3, ip
 8001282:	2b00      	cmp	r3, #0
 8001284:	d000      	beq.n	8001288 <__aeabi_fsub+0x188>
 8001286:	e120      	b.n	80014ca <__aeabi_fsub+0x3ca>
 8001288:	2900      	cmp	r1, #0
 800128a:	d000      	beq.n	800128e <__aeabi_fsub+0x18e>
 800128c:	e128      	b.n	80014e0 <__aeabi_fsub+0x3e0>
 800128e:	2280      	movs	r2, #128	@ 0x80
 8001290:	2400      	movs	r4, #0
 8001292:	20ff      	movs	r0, #255	@ 0xff
 8001294:	03d2      	lsls	r2, r2, #15
 8001296:	e78f      	b.n	80011b8 <__aeabi_fsub+0xb8>
 8001298:	4663      	mov	r3, ip
 800129a:	1a5f      	subs	r7, r3, r1
 800129c:	017b      	lsls	r3, r7, #5
 800129e:	d500      	bpl.n	80012a2 <__aeabi_fsub+0x1a2>
 80012a0:	e0fe      	b.n	80014a0 <__aeabi_fsub+0x3a0>
 80012a2:	2f00      	cmp	r7, #0
 80012a4:	d000      	beq.n	80012a8 <__aeabi_fsub+0x1a8>
 80012a6:	e765      	b.n	8001174 <__aeabi_fsub+0x74>
 80012a8:	2400      	movs	r4, #0
 80012aa:	2000      	movs	r0, #0
 80012ac:	2200      	movs	r2, #0
 80012ae:	e783      	b.n	80011b8 <__aeabi_fsub+0xb8>
 80012b0:	4663      	mov	r3, ip
 80012b2:	1a59      	subs	r1, r3, r1
 80012b4:	014b      	lsls	r3, r1, #5
 80012b6:	d400      	bmi.n	80012ba <__aeabi_fsub+0x1ba>
 80012b8:	e119      	b.n	80014ee <__aeabi_fsub+0x3ee>
 80012ba:	018f      	lsls	r7, r1, #6
 80012bc:	09bf      	lsrs	r7, r7, #6
 80012be:	0038      	movs	r0, r7
 80012c0:	f000 f9e8 	bl	8001694 <__clzsi2>
 80012c4:	003b      	movs	r3, r7
 80012c6:	3805      	subs	r0, #5
 80012c8:	4083      	lsls	r3, r0
 80012ca:	2501      	movs	r5, #1
 80012cc:	2220      	movs	r2, #32
 80012ce:	1b40      	subs	r0, r0, r5
 80012d0:	3001      	adds	r0, #1
 80012d2:	1a12      	subs	r2, r2, r0
 80012d4:	0019      	movs	r1, r3
 80012d6:	4093      	lsls	r3, r2
 80012d8:	40c1      	lsrs	r1, r0
 80012da:	1e5a      	subs	r2, r3, #1
 80012dc:	4193      	sbcs	r3, r2
 80012de:	4319      	orrs	r1, r3
 80012e0:	468c      	mov	ip, r1
 80012e2:	1e0b      	subs	r3, r1, #0
 80012e4:	d0e1      	beq.n	80012aa <__aeabi_fsub+0x1aa>
 80012e6:	075b      	lsls	r3, r3, #29
 80012e8:	d100      	bne.n	80012ec <__aeabi_fsub+0x1ec>
 80012ea:	e152      	b.n	8001592 <__aeabi_fsub+0x492>
 80012ec:	230f      	movs	r3, #15
 80012ee:	2500      	movs	r5, #0
 80012f0:	400b      	ands	r3, r1
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	d000      	beq.n	80012f8 <__aeabi_fsub+0x1f8>
 80012f6:	e752      	b.n	800119e <__aeabi_fsub+0x9e>
 80012f8:	2001      	movs	r0, #1
 80012fa:	014a      	lsls	r2, r1, #5
 80012fc:	d400      	bmi.n	8001300 <__aeabi_fsub+0x200>
 80012fe:	e092      	b.n	8001426 <__aeabi_fsub+0x326>
 8001300:	b2c0      	uxtb	r0, r0
 8001302:	4663      	mov	r3, ip
 8001304:	019a      	lsls	r2, r3, #6
 8001306:	0a52      	lsrs	r2, r2, #9
 8001308:	e756      	b.n	80011b8 <__aeabi_fsub+0xb8>
 800130a:	4663      	mov	r3, ip
 800130c:	075b      	lsls	r3, r3, #29
 800130e:	d005      	beq.n	800131c <__aeabi_fsub+0x21c>
 8001310:	230f      	movs	r3, #15
 8001312:	4662      	mov	r2, ip
 8001314:	4013      	ands	r3, r2
 8001316:	2b04      	cmp	r3, #4
 8001318:	d000      	beq.n	800131c <__aeabi_fsub+0x21c>
 800131a:	e740      	b.n	800119e <__aeabi_fsub+0x9e>
 800131c:	002b      	movs	r3, r5
 800131e:	e765      	b.n	80011ec <__aeabi_fsub+0xec>
 8001320:	0007      	movs	r7, r0
 8001322:	2f00      	cmp	r7, #0
 8001324:	d100      	bne.n	8001328 <__aeabi_fsub+0x228>
 8001326:	e745      	b.n	80011b4 <__aeabi_fsub+0xb4>
 8001328:	2280      	movs	r2, #128	@ 0x80
 800132a:	03d2      	lsls	r2, r2, #15
 800132c:	433a      	orrs	r2, r7
 800132e:	0252      	lsls	r2, r2, #9
 8001330:	20ff      	movs	r0, #255	@ 0xff
 8001332:	0a52      	lsrs	r2, r2, #9
 8001334:	e740      	b.n	80011b8 <__aeabi_fsub+0xb8>
 8001336:	2b00      	cmp	r3, #0
 8001338:	d179      	bne.n	800142e <__aeabi_fsub+0x32e>
 800133a:	22fe      	movs	r2, #254	@ 0xfe
 800133c:	1c6b      	adds	r3, r5, #1
 800133e:	421a      	tst	r2, r3
 8001340:	d1aa      	bne.n	8001298 <__aeabi_fsub+0x198>
 8001342:	4663      	mov	r3, ip
 8001344:	2b00      	cmp	r3, #0
 8001346:	d100      	bne.n	800134a <__aeabi_fsub+0x24a>
 8001348:	e0f5      	b.n	8001536 <__aeabi_fsub+0x436>
 800134a:	2900      	cmp	r1, #0
 800134c:	d100      	bne.n	8001350 <__aeabi_fsub+0x250>
 800134e:	e0d1      	b.n	80014f4 <__aeabi_fsub+0x3f4>
 8001350:	1a5f      	subs	r7, r3, r1
 8001352:	2380      	movs	r3, #128	@ 0x80
 8001354:	04db      	lsls	r3, r3, #19
 8001356:	421f      	tst	r7, r3
 8001358:	d100      	bne.n	800135c <__aeabi_fsub+0x25c>
 800135a:	e10e      	b.n	800157a <__aeabi_fsub+0x47a>
 800135c:	4662      	mov	r2, ip
 800135e:	2401      	movs	r4, #1
 8001360:	1a8a      	subs	r2, r1, r2
 8001362:	4694      	mov	ip, r2
 8001364:	2000      	movs	r0, #0
 8001366:	4034      	ands	r4, r6
 8001368:	2a00      	cmp	r2, #0
 800136a:	d100      	bne.n	800136e <__aeabi_fsub+0x26e>
 800136c:	e724      	b.n	80011b8 <__aeabi_fsub+0xb8>
 800136e:	2001      	movs	r0, #1
 8001370:	421a      	tst	r2, r3
 8001372:	d1c6      	bne.n	8001302 <__aeabi_fsub+0x202>
 8001374:	2300      	movs	r3, #0
 8001376:	08d7      	lsrs	r7, r2, #3
 8001378:	e73d      	b.n	80011f6 <__aeabi_fsub+0xf6>
 800137a:	2b00      	cmp	r3, #0
 800137c:	d017      	beq.n	80013ae <__aeabi_fsub+0x2ae>
 800137e:	2d00      	cmp	r5, #0
 8001380:	d000      	beq.n	8001384 <__aeabi_fsub+0x284>
 8001382:	e0af      	b.n	80014e4 <__aeabi_fsub+0x3e4>
 8001384:	23ff      	movs	r3, #255	@ 0xff
 8001386:	4665      	mov	r5, ip
 8001388:	2d00      	cmp	r5, #0
 800138a:	d100      	bne.n	800138e <__aeabi_fsub+0x28e>
 800138c:	e0ad      	b.n	80014ea <__aeabi_fsub+0x3ea>
 800138e:	1e5e      	subs	r6, r3, #1
 8001390:	2b01      	cmp	r3, #1
 8001392:	d100      	bne.n	8001396 <__aeabi_fsub+0x296>
 8001394:	e089      	b.n	80014aa <__aeabi_fsub+0x3aa>
 8001396:	2bff      	cmp	r3, #255	@ 0xff
 8001398:	d0c2      	beq.n	8001320 <__aeabi_fsub+0x220>
 800139a:	2e1b      	cmp	r6, #27
 800139c:	dc00      	bgt.n	80013a0 <__aeabi_fsub+0x2a0>
 800139e:	e0ab      	b.n	80014f8 <__aeabi_fsub+0x3f8>
 80013a0:	1d4b      	adds	r3, r1, #5
 80013a2:	469c      	mov	ip, r3
 80013a4:	0013      	movs	r3, r2
 80013a6:	e721      	b.n	80011ec <__aeabi_fsub+0xec>
 80013a8:	464b      	mov	r3, r9
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d170      	bne.n	8001490 <__aeabi_fsub+0x390>
 80013ae:	22fe      	movs	r2, #254	@ 0xfe
 80013b0:	1c6b      	adds	r3, r5, #1
 80013b2:	421a      	tst	r2, r3
 80013b4:	d15e      	bne.n	8001474 <__aeabi_fsub+0x374>
 80013b6:	2d00      	cmp	r5, #0
 80013b8:	d000      	beq.n	80013bc <__aeabi_fsub+0x2bc>
 80013ba:	e0c3      	b.n	8001544 <__aeabi_fsub+0x444>
 80013bc:	4663      	mov	r3, ip
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d100      	bne.n	80013c4 <__aeabi_fsub+0x2c4>
 80013c2:	e0d0      	b.n	8001566 <__aeabi_fsub+0x466>
 80013c4:	2900      	cmp	r1, #0
 80013c6:	d100      	bne.n	80013ca <__aeabi_fsub+0x2ca>
 80013c8:	e094      	b.n	80014f4 <__aeabi_fsub+0x3f4>
 80013ca:	000a      	movs	r2, r1
 80013cc:	4462      	add	r2, ip
 80013ce:	0153      	lsls	r3, r2, #5
 80013d0:	d400      	bmi.n	80013d4 <__aeabi_fsub+0x2d4>
 80013d2:	e0d8      	b.n	8001586 <__aeabi_fsub+0x486>
 80013d4:	0192      	lsls	r2, r2, #6
 80013d6:	2001      	movs	r0, #1
 80013d8:	0a52      	lsrs	r2, r2, #9
 80013da:	e6ed      	b.n	80011b8 <__aeabi_fsub+0xb8>
 80013dc:	0008      	movs	r0, r1
 80013de:	2220      	movs	r2, #32
 80013e0:	40d8      	lsrs	r0, r3
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	4099      	lsls	r1, r3
 80013e6:	000b      	movs	r3, r1
 80013e8:	1e5a      	subs	r2, r3, #1
 80013ea:	4193      	sbcs	r3, r2
 80013ec:	4303      	orrs	r3, r0
 80013ee:	449c      	add	ip, r3
 80013f0:	4663      	mov	r3, ip
 80013f2:	015b      	lsls	r3, r3, #5
 80013f4:	d589      	bpl.n	800130a <__aeabi_fsub+0x20a>
 80013f6:	3501      	adds	r5, #1
 80013f8:	2dff      	cmp	r5, #255	@ 0xff
 80013fa:	d100      	bne.n	80013fe <__aeabi_fsub+0x2fe>
 80013fc:	e6da      	b.n	80011b4 <__aeabi_fsub+0xb4>
 80013fe:	4662      	mov	r2, ip
 8001400:	2301      	movs	r3, #1
 8001402:	4919      	ldr	r1, [pc, #100]	@ (8001468 <__aeabi_fsub+0x368>)
 8001404:	4013      	ands	r3, r2
 8001406:	0852      	lsrs	r2, r2, #1
 8001408:	400a      	ands	r2, r1
 800140a:	431a      	orrs	r2, r3
 800140c:	0013      	movs	r3, r2
 800140e:	4694      	mov	ip, r2
 8001410:	075b      	lsls	r3, r3, #29
 8001412:	d004      	beq.n	800141e <__aeabi_fsub+0x31e>
 8001414:	230f      	movs	r3, #15
 8001416:	4013      	ands	r3, r2
 8001418:	2b04      	cmp	r3, #4
 800141a:	d000      	beq.n	800141e <__aeabi_fsub+0x31e>
 800141c:	e6bf      	b.n	800119e <__aeabi_fsub+0x9e>
 800141e:	4663      	mov	r3, ip
 8001420:	015b      	lsls	r3, r3, #5
 8001422:	d500      	bpl.n	8001426 <__aeabi_fsub+0x326>
 8001424:	e6c2      	b.n	80011ac <__aeabi_fsub+0xac>
 8001426:	4663      	mov	r3, ip
 8001428:	08df      	lsrs	r7, r3, #3
 800142a:	002b      	movs	r3, r5
 800142c:	e6e3      	b.n	80011f6 <__aeabi_fsub+0xf6>
 800142e:	1b53      	subs	r3, r2, r5
 8001430:	2d00      	cmp	r5, #0
 8001432:	d100      	bne.n	8001436 <__aeabi_fsub+0x336>
 8001434:	e6f4      	b.n	8001220 <__aeabi_fsub+0x120>
 8001436:	2080      	movs	r0, #128	@ 0x80
 8001438:	4664      	mov	r4, ip
 800143a:	04c0      	lsls	r0, r0, #19
 800143c:	4304      	orrs	r4, r0
 800143e:	46a4      	mov	ip, r4
 8001440:	0034      	movs	r4, r6
 8001442:	2001      	movs	r0, #1
 8001444:	2b1b      	cmp	r3, #27
 8001446:	dc09      	bgt.n	800145c <__aeabi_fsub+0x35c>
 8001448:	2520      	movs	r5, #32
 800144a:	4660      	mov	r0, ip
 800144c:	40d8      	lsrs	r0, r3
 800144e:	1aeb      	subs	r3, r5, r3
 8001450:	4665      	mov	r5, ip
 8001452:	409d      	lsls	r5, r3
 8001454:	002b      	movs	r3, r5
 8001456:	1e5d      	subs	r5, r3, #1
 8001458:	41ab      	sbcs	r3, r5
 800145a:	4318      	orrs	r0, r3
 800145c:	1a0b      	subs	r3, r1, r0
 800145e:	469c      	mov	ip, r3
 8001460:	0015      	movs	r5, r2
 8001462:	e680      	b.n	8001166 <__aeabi_fsub+0x66>
 8001464:	fbffffff 	.word	0xfbffffff
 8001468:	7dffffff 	.word	0x7dffffff
 800146c:	22fe      	movs	r2, #254	@ 0xfe
 800146e:	1c6b      	adds	r3, r5, #1
 8001470:	4213      	tst	r3, r2
 8001472:	d0a3      	beq.n	80013bc <__aeabi_fsub+0x2bc>
 8001474:	2bff      	cmp	r3, #255	@ 0xff
 8001476:	d100      	bne.n	800147a <__aeabi_fsub+0x37a>
 8001478:	e69c      	b.n	80011b4 <__aeabi_fsub+0xb4>
 800147a:	4461      	add	r1, ip
 800147c:	0849      	lsrs	r1, r1, #1
 800147e:	074a      	lsls	r2, r1, #29
 8001480:	d049      	beq.n	8001516 <__aeabi_fsub+0x416>
 8001482:	220f      	movs	r2, #15
 8001484:	400a      	ands	r2, r1
 8001486:	2a04      	cmp	r2, #4
 8001488:	d045      	beq.n	8001516 <__aeabi_fsub+0x416>
 800148a:	1d0a      	adds	r2, r1, #4
 800148c:	4694      	mov	ip, r2
 800148e:	e6ad      	b.n	80011ec <__aeabi_fsub+0xec>
 8001490:	2d00      	cmp	r5, #0
 8001492:	d100      	bne.n	8001496 <__aeabi_fsub+0x396>
 8001494:	e776      	b.n	8001384 <__aeabi_fsub+0x284>
 8001496:	e68d      	b.n	80011b4 <__aeabi_fsub+0xb4>
 8001498:	0034      	movs	r4, r6
 800149a:	20ff      	movs	r0, #255	@ 0xff
 800149c:	2200      	movs	r2, #0
 800149e:	e68b      	b.n	80011b8 <__aeabi_fsub+0xb8>
 80014a0:	4663      	mov	r3, ip
 80014a2:	2401      	movs	r4, #1
 80014a4:	1acf      	subs	r7, r1, r3
 80014a6:	4034      	ands	r4, r6
 80014a8:	e664      	b.n	8001174 <__aeabi_fsub+0x74>
 80014aa:	4461      	add	r1, ip
 80014ac:	014b      	lsls	r3, r1, #5
 80014ae:	d56d      	bpl.n	800158c <__aeabi_fsub+0x48c>
 80014b0:	0848      	lsrs	r0, r1, #1
 80014b2:	4944      	ldr	r1, [pc, #272]	@ (80015c4 <__aeabi_fsub+0x4c4>)
 80014b4:	4001      	ands	r1, r0
 80014b6:	0743      	lsls	r3, r0, #29
 80014b8:	d02c      	beq.n	8001514 <__aeabi_fsub+0x414>
 80014ba:	230f      	movs	r3, #15
 80014bc:	4003      	ands	r3, r0
 80014be:	2b04      	cmp	r3, #4
 80014c0:	d028      	beq.n	8001514 <__aeabi_fsub+0x414>
 80014c2:	1d0b      	adds	r3, r1, #4
 80014c4:	469c      	mov	ip, r3
 80014c6:	2302      	movs	r3, #2
 80014c8:	e690      	b.n	80011ec <__aeabi_fsub+0xec>
 80014ca:	2900      	cmp	r1, #0
 80014cc:	d100      	bne.n	80014d0 <__aeabi_fsub+0x3d0>
 80014ce:	e72b      	b.n	8001328 <__aeabi_fsub+0x228>
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	03db      	lsls	r3, r3, #15
 80014d4:	429f      	cmp	r7, r3
 80014d6:	d200      	bcs.n	80014da <__aeabi_fsub+0x3da>
 80014d8:	e726      	b.n	8001328 <__aeabi_fsub+0x228>
 80014da:	4298      	cmp	r0, r3
 80014dc:	d300      	bcc.n	80014e0 <__aeabi_fsub+0x3e0>
 80014de:	e723      	b.n	8001328 <__aeabi_fsub+0x228>
 80014e0:	2401      	movs	r4, #1
 80014e2:	4034      	ands	r4, r6
 80014e4:	0007      	movs	r7, r0
 80014e6:	e71f      	b.n	8001328 <__aeabi_fsub+0x228>
 80014e8:	0034      	movs	r4, r6
 80014ea:	468c      	mov	ip, r1
 80014ec:	e67e      	b.n	80011ec <__aeabi_fsub+0xec>
 80014ee:	2301      	movs	r3, #1
 80014f0:	08cf      	lsrs	r7, r1, #3
 80014f2:	e680      	b.n	80011f6 <__aeabi_fsub+0xf6>
 80014f4:	2300      	movs	r3, #0
 80014f6:	e67e      	b.n	80011f6 <__aeabi_fsub+0xf6>
 80014f8:	2020      	movs	r0, #32
 80014fa:	4665      	mov	r5, ip
 80014fc:	1b80      	subs	r0, r0, r6
 80014fe:	4085      	lsls	r5, r0
 8001500:	4663      	mov	r3, ip
 8001502:	0028      	movs	r0, r5
 8001504:	40f3      	lsrs	r3, r6
 8001506:	1e45      	subs	r5, r0, #1
 8001508:	41a8      	sbcs	r0, r5
 800150a:	4303      	orrs	r3, r0
 800150c:	469c      	mov	ip, r3
 800150e:	0015      	movs	r5, r2
 8001510:	448c      	add	ip, r1
 8001512:	e76d      	b.n	80013f0 <__aeabi_fsub+0x2f0>
 8001514:	2302      	movs	r3, #2
 8001516:	08cf      	lsrs	r7, r1, #3
 8001518:	e66d      	b.n	80011f6 <__aeabi_fsub+0xf6>
 800151a:	1b0f      	subs	r7, r1, r4
 800151c:	017b      	lsls	r3, r7, #5
 800151e:	d528      	bpl.n	8001572 <__aeabi_fsub+0x472>
 8001520:	01bf      	lsls	r7, r7, #6
 8001522:	09bf      	lsrs	r7, r7, #6
 8001524:	0038      	movs	r0, r7
 8001526:	f000 f8b5 	bl	8001694 <__clzsi2>
 800152a:	003b      	movs	r3, r7
 800152c:	3805      	subs	r0, #5
 800152e:	4083      	lsls	r3, r0
 8001530:	0034      	movs	r4, r6
 8001532:	2501      	movs	r5, #1
 8001534:	e6ca      	b.n	80012cc <__aeabi_fsub+0x1cc>
 8001536:	2900      	cmp	r1, #0
 8001538:	d100      	bne.n	800153c <__aeabi_fsub+0x43c>
 800153a:	e6b5      	b.n	80012a8 <__aeabi_fsub+0x1a8>
 800153c:	2401      	movs	r4, #1
 800153e:	0007      	movs	r7, r0
 8001540:	4034      	ands	r4, r6
 8001542:	e658      	b.n	80011f6 <__aeabi_fsub+0xf6>
 8001544:	4663      	mov	r3, ip
 8001546:	2b00      	cmp	r3, #0
 8001548:	d100      	bne.n	800154c <__aeabi_fsub+0x44c>
 800154a:	e6e9      	b.n	8001320 <__aeabi_fsub+0x220>
 800154c:	2900      	cmp	r1, #0
 800154e:	d100      	bne.n	8001552 <__aeabi_fsub+0x452>
 8001550:	e6ea      	b.n	8001328 <__aeabi_fsub+0x228>
 8001552:	2380      	movs	r3, #128	@ 0x80
 8001554:	03db      	lsls	r3, r3, #15
 8001556:	429f      	cmp	r7, r3
 8001558:	d200      	bcs.n	800155c <__aeabi_fsub+0x45c>
 800155a:	e6e5      	b.n	8001328 <__aeabi_fsub+0x228>
 800155c:	4298      	cmp	r0, r3
 800155e:	d300      	bcc.n	8001562 <__aeabi_fsub+0x462>
 8001560:	e6e2      	b.n	8001328 <__aeabi_fsub+0x228>
 8001562:	0007      	movs	r7, r0
 8001564:	e6e0      	b.n	8001328 <__aeabi_fsub+0x228>
 8001566:	2900      	cmp	r1, #0
 8001568:	d100      	bne.n	800156c <__aeabi_fsub+0x46c>
 800156a:	e69e      	b.n	80012aa <__aeabi_fsub+0x1aa>
 800156c:	2300      	movs	r3, #0
 800156e:	08cf      	lsrs	r7, r1, #3
 8001570:	e641      	b.n	80011f6 <__aeabi_fsub+0xf6>
 8001572:	0034      	movs	r4, r6
 8001574:	2301      	movs	r3, #1
 8001576:	08ff      	lsrs	r7, r7, #3
 8001578:	e63d      	b.n	80011f6 <__aeabi_fsub+0xf6>
 800157a:	2f00      	cmp	r7, #0
 800157c:	d100      	bne.n	8001580 <__aeabi_fsub+0x480>
 800157e:	e693      	b.n	80012a8 <__aeabi_fsub+0x1a8>
 8001580:	2300      	movs	r3, #0
 8001582:	08ff      	lsrs	r7, r7, #3
 8001584:	e637      	b.n	80011f6 <__aeabi_fsub+0xf6>
 8001586:	2300      	movs	r3, #0
 8001588:	08d7      	lsrs	r7, r2, #3
 800158a:	e634      	b.n	80011f6 <__aeabi_fsub+0xf6>
 800158c:	2301      	movs	r3, #1
 800158e:	08cf      	lsrs	r7, r1, #3
 8001590:	e631      	b.n	80011f6 <__aeabi_fsub+0xf6>
 8001592:	2280      	movs	r2, #128	@ 0x80
 8001594:	000b      	movs	r3, r1
 8001596:	04d2      	lsls	r2, r2, #19
 8001598:	2001      	movs	r0, #1
 800159a:	4013      	ands	r3, r2
 800159c:	4211      	tst	r1, r2
 800159e:	d000      	beq.n	80015a2 <__aeabi_fsub+0x4a2>
 80015a0:	e6ae      	b.n	8001300 <__aeabi_fsub+0x200>
 80015a2:	08cf      	lsrs	r7, r1, #3
 80015a4:	e627      	b.n	80011f6 <__aeabi_fsub+0xf6>
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d100      	bne.n	80015ac <__aeabi_fsub+0x4ac>
 80015aa:	e75f      	b.n	800146c <__aeabi_fsub+0x36c>
 80015ac:	1b56      	subs	r6, r2, r5
 80015ae:	2d00      	cmp	r5, #0
 80015b0:	d101      	bne.n	80015b6 <__aeabi_fsub+0x4b6>
 80015b2:	0033      	movs	r3, r6
 80015b4:	e6e7      	b.n	8001386 <__aeabi_fsub+0x286>
 80015b6:	2380      	movs	r3, #128	@ 0x80
 80015b8:	4660      	mov	r0, ip
 80015ba:	04db      	lsls	r3, r3, #19
 80015bc:	4318      	orrs	r0, r3
 80015be:	4684      	mov	ip, r0
 80015c0:	e6eb      	b.n	800139a <__aeabi_fsub+0x29a>
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	7dffffff 	.word	0x7dffffff

080015c8 <__aeabi_f2iz>:
 80015c8:	0241      	lsls	r1, r0, #9
 80015ca:	0042      	lsls	r2, r0, #1
 80015cc:	0fc3      	lsrs	r3, r0, #31
 80015ce:	0a49      	lsrs	r1, r1, #9
 80015d0:	2000      	movs	r0, #0
 80015d2:	0e12      	lsrs	r2, r2, #24
 80015d4:	2a7e      	cmp	r2, #126	@ 0x7e
 80015d6:	dd03      	ble.n	80015e0 <__aeabi_f2iz+0x18>
 80015d8:	2a9d      	cmp	r2, #157	@ 0x9d
 80015da:	dd02      	ble.n	80015e2 <__aeabi_f2iz+0x1a>
 80015dc:	4a09      	ldr	r2, [pc, #36]	@ (8001604 <__aeabi_f2iz+0x3c>)
 80015de:	1898      	adds	r0, r3, r2
 80015e0:	4770      	bx	lr
 80015e2:	2080      	movs	r0, #128	@ 0x80
 80015e4:	0400      	lsls	r0, r0, #16
 80015e6:	4301      	orrs	r1, r0
 80015e8:	2a95      	cmp	r2, #149	@ 0x95
 80015ea:	dc07      	bgt.n	80015fc <__aeabi_f2iz+0x34>
 80015ec:	2096      	movs	r0, #150	@ 0x96
 80015ee:	1a82      	subs	r2, r0, r2
 80015f0:	40d1      	lsrs	r1, r2
 80015f2:	4248      	negs	r0, r1
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1f3      	bne.n	80015e0 <__aeabi_f2iz+0x18>
 80015f8:	0008      	movs	r0, r1
 80015fa:	e7f1      	b.n	80015e0 <__aeabi_f2iz+0x18>
 80015fc:	3a96      	subs	r2, #150	@ 0x96
 80015fe:	4091      	lsls	r1, r2
 8001600:	e7f7      	b.n	80015f2 <__aeabi_f2iz+0x2a>
 8001602:	46c0      	nop			@ (mov r8, r8)
 8001604:	7fffffff 	.word	0x7fffffff

08001608 <__aeabi_ui2f>:
 8001608:	b510      	push	{r4, lr}
 800160a:	1e04      	subs	r4, r0, #0
 800160c:	d00d      	beq.n	800162a <__aeabi_ui2f+0x22>
 800160e:	f000 f841 	bl	8001694 <__clzsi2>
 8001612:	239e      	movs	r3, #158	@ 0x9e
 8001614:	1a1b      	subs	r3, r3, r0
 8001616:	2b96      	cmp	r3, #150	@ 0x96
 8001618:	dc0c      	bgt.n	8001634 <__aeabi_ui2f+0x2c>
 800161a:	2808      	cmp	r0, #8
 800161c:	d034      	beq.n	8001688 <__aeabi_ui2f+0x80>
 800161e:	3808      	subs	r0, #8
 8001620:	4084      	lsls	r4, r0
 8001622:	0264      	lsls	r4, r4, #9
 8001624:	0a64      	lsrs	r4, r4, #9
 8001626:	b2d8      	uxtb	r0, r3
 8001628:	e001      	b.n	800162e <__aeabi_ui2f+0x26>
 800162a:	2000      	movs	r0, #0
 800162c:	2400      	movs	r4, #0
 800162e:	05c0      	lsls	r0, r0, #23
 8001630:	4320      	orrs	r0, r4
 8001632:	bd10      	pop	{r4, pc}
 8001634:	2b99      	cmp	r3, #153	@ 0x99
 8001636:	dc13      	bgt.n	8001660 <__aeabi_ui2f+0x58>
 8001638:	1f42      	subs	r2, r0, #5
 800163a:	4094      	lsls	r4, r2
 800163c:	4a14      	ldr	r2, [pc, #80]	@ (8001690 <__aeabi_ui2f+0x88>)
 800163e:	4022      	ands	r2, r4
 8001640:	0761      	lsls	r1, r4, #29
 8001642:	d01c      	beq.n	800167e <__aeabi_ui2f+0x76>
 8001644:	210f      	movs	r1, #15
 8001646:	4021      	ands	r1, r4
 8001648:	2904      	cmp	r1, #4
 800164a:	d018      	beq.n	800167e <__aeabi_ui2f+0x76>
 800164c:	3204      	adds	r2, #4
 800164e:	08d4      	lsrs	r4, r2, #3
 8001650:	0152      	lsls	r2, r2, #5
 8001652:	d515      	bpl.n	8001680 <__aeabi_ui2f+0x78>
 8001654:	239f      	movs	r3, #159	@ 0x9f
 8001656:	0264      	lsls	r4, r4, #9
 8001658:	1a18      	subs	r0, r3, r0
 800165a:	0a64      	lsrs	r4, r4, #9
 800165c:	b2c0      	uxtb	r0, r0
 800165e:	e7e6      	b.n	800162e <__aeabi_ui2f+0x26>
 8001660:	0002      	movs	r2, r0
 8001662:	0021      	movs	r1, r4
 8001664:	321b      	adds	r2, #27
 8001666:	4091      	lsls	r1, r2
 8001668:	000a      	movs	r2, r1
 800166a:	1e51      	subs	r1, r2, #1
 800166c:	418a      	sbcs	r2, r1
 800166e:	2105      	movs	r1, #5
 8001670:	1a09      	subs	r1, r1, r0
 8001672:	40cc      	lsrs	r4, r1
 8001674:	4314      	orrs	r4, r2
 8001676:	4a06      	ldr	r2, [pc, #24]	@ (8001690 <__aeabi_ui2f+0x88>)
 8001678:	4022      	ands	r2, r4
 800167a:	0761      	lsls	r1, r4, #29
 800167c:	d1e2      	bne.n	8001644 <__aeabi_ui2f+0x3c>
 800167e:	08d4      	lsrs	r4, r2, #3
 8001680:	0264      	lsls	r4, r4, #9
 8001682:	0a64      	lsrs	r4, r4, #9
 8001684:	b2d8      	uxtb	r0, r3
 8001686:	e7d2      	b.n	800162e <__aeabi_ui2f+0x26>
 8001688:	0264      	lsls	r4, r4, #9
 800168a:	0a64      	lsrs	r4, r4, #9
 800168c:	308e      	adds	r0, #142	@ 0x8e
 800168e:	e7ce      	b.n	800162e <__aeabi_ui2f+0x26>
 8001690:	fbffffff 	.word	0xfbffffff

08001694 <__clzsi2>:
 8001694:	211c      	movs	r1, #28
 8001696:	2301      	movs	r3, #1
 8001698:	041b      	lsls	r3, r3, #16
 800169a:	4298      	cmp	r0, r3
 800169c:	d301      	bcc.n	80016a2 <__clzsi2+0xe>
 800169e:	0c00      	lsrs	r0, r0, #16
 80016a0:	3910      	subs	r1, #16
 80016a2:	0a1b      	lsrs	r3, r3, #8
 80016a4:	4298      	cmp	r0, r3
 80016a6:	d301      	bcc.n	80016ac <__clzsi2+0x18>
 80016a8:	0a00      	lsrs	r0, r0, #8
 80016aa:	3908      	subs	r1, #8
 80016ac:	091b      	lsrs	r3, r3, #4
 80016ae:	4298      	cmp	r0, r3
 80016b0:	d301      	bcc.n	80016b6 <__clzsi2+0x22>
 80016b2:	0900      	lsrs	r0, r0, #4
 80016b4:	3904      	subs	r1, #4
 80016b6:	a202      	add	r2, pc, #8	@ (adr r2, 80016c0 <__clzsi2+0x2c>)
 80016b8:	5c10      	ldrb	r0, [r2, r0]
 80016ba:	1840      	adds	r0, r0, r1
 80016bc:	4770      	bx	lr
 80016be:	46c0      	nop			@ (mov r8, r8)
 80016c0:	02020304 	.word	0x02020304
 80016c4:	01010101 	.word	0x01010101
	...

080016d0 <__clzdi2>:
 80016d0:	b510      	push	{r4, lr}
 80016d2:	2900      	cmp	r1, #0
 80016d4:	d103      	bne.n	80016de <__clzdi2+0xe>
 80016d6:	f7ff ffdd 	bl	8001694 <__clzsi2>
 80016da:	3020      	adds	r0, #32
 80016dc:	e002      	b.n	80016e4 <__clzdi2+0x14>
 80016de:	0008      	movs	r0, r1
 80016e0:	f7ff ffd8 	bl	8001694 <__clzsi2>
 80016e4:	bd10      	pop	{r4, pc}
 80016e6:	46c0      	nop			@ (mov r8, r8)

080016e8 <FAC_adc_Init>:

/**
 * @brief 	Initialize the ADC module
 * @retval 	Status of the initialization in HAL_StatusTypeDef form
 */
HAL_StatusTypeDef FAC_adc_Init() {
 80016e8:	b510      	push	{r4, lr}
	HAL_StatusTypeDef EndState = HAL_OK;
	/* write the code here - START */
	HAL_Delay(100);	// wait some time to allow the power supply to stabilize its output
 80016ea:	2064      	movs	r0, #100	@ 0x64
 80016ec:	f001 fbc4 	bl	8002e78 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(&hadc);
 80016f0:	4c16      	ldr	r4, [pc, #88]	@ (800174c <FAC_adc_Init+0x64>)
 80016f2:	0020      	movs	r0, r4
 80016f4:	f001 fe2a 	bl	800334c <HAL_ADCEx_Calibration_Start>
	HAL_Delay(50);
 80016f8:	2032      	movs	r0, #50	@ 0x32
 80016fa:	f001 fbbd 	bl	8002e78 <HAL_Delay>
	EndState = HAL_ADC_Start_DMA(&hadc, ADC_values, 2);
 80016fe:	4914      	ldr	r1, [pc, #80]	@ (8001750 <FAC_adc_Init+0x68>)
 8001700:	2202      	movs	r2, #2
 8001702:	0020      	movs	r0, r4
 8001704:	f001 fce4 	bl	80030d0 <HAL_ADC_Start_DMA>

	adc.uVref = ADC_VREF;	// vref of 3.3V = 3300000uV
 8001708:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <FAC_adc_Init+0x6c>)
 800170a:	4a13      	ldr	r2, [pc, #76]	@ (8001758 <FAC_adc_Init+0x70>)
 800170c:	605a      	str	r2, [r3, #4]
	adc.resolution = 2;
 800170e:	2202      	movs	r2, #2
 8001710:	801a      	strh	r2, [r3, #0]
	switch (hadc.Init.Resolution) {
 8001712:	68a3      	ldr	r3, [r4, #8]
 8001714:	2b10      	cmp	r3, #16
 8001716:	d014      	beq.n	8001742 <FAC_adc_Init+0x5a>
 8001718:	d808      	bhi.n	800172c <FAC_adc_Init+0x44>
 800171a:	2b00      	cmp	r3, #0
 800171c:	d00c      	beq.n	8001738 <FAC_adc_Init+0x50>
 800171e:	2b08      	cmp	r3, #8
 8001720:	d10e      	bne.n	8001740 <FAC_adc_Init+0x58>
		case ADC_RESOLUTION_12B:
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
			break;
		case ADC_RESOLUTION_10B:
			adc.resolution <<= 10-1;
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <FAC_adc_Init+0x6c>)
 8001724:	2280      	movs	r2, #128	@ 0x80
 8001726:	00d2      	lsls	r2, r2, #3
 8001728:	801a      	strh	r2, [r3, #0]
			break;
 800172a:	e009      	b.n	8001740 <FAC_adc_Init+0x58>
	switch (hadc.Init.Resolution) {
 800172c:	2b18      	cmp	r3, #24
 800172e:	d107      	bne.n	8001740 <FAC_adc_Init+0x58>
		case ADC_RESOLUTION_8B:
			adc.resolution <<= 8-1;
			break;
		case ADC_RESOLUTION_6B:
			adc.resolution <<= 6-1;
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <FAC_adc_Init+0x6c>)
 8001732:	2240      	movs	r2, #64	@ 0x40
 8001734:	801a      	strh	r2, [r3, #0]
			break;
 8001736:	e003      	b.n	8001740 <FAC_adc_Init+0x58>
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <FAC_adc_Init+0x6c>)
 800173a:	2280      	movs	r2, #128	@ 0x80
 800173c:	0152      	lsls	r2, r2, #5
 800173e:	801a      	strh	r2, [r3, #0]
	}

	/* write the code here - END */
	return EndState;
}
 8001740:	bd10      	pop	{r4, pc}
			adc.resolution <<= 8-1;
 8001742:	4b04      	ldr	r3, [pc, #16]	@ (8001754 <FAC_adc_Init+0x6c>)
 8001744:	2280      	movs	r2, #128	@ 0x80
 8001746:	0052      	lsls	r2, r2, #1
 8001748:	801a      	strh	r2, [r3, #0]
			break;
 800174a:	e7f9      	b.n	8001740 <FAC_adc_Init+0x58>
 800174c:	2000138c 	.word	0x2000138c
 8001750:	20000198 	.word	0x20000198
 8001754:	2000019c 	.word	0x2000019c
 8001758:	00325aa0 	.word	0x00325aa0

0800175c <FAC_app_main_loop>:
uint8_t newComSerialReceived = FALSE;	// turn true when something is received

/* STATIC FUNCTION PROTORYPES */

/* FUNCTION DEFINITION */
void FAC_app_main_loop() {
 800175c:	b510      	push	{r4, lr}
	if (newComSerialReceived) {
 800175e:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <FAC_app_main_loop+0x38>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10b      	bne.n	800177e <FAC_app_main_loop+0x22>
		// understand the comand received and do what you have to do
		FAC_settings_SEND_what_received();
		newComSerialReceived = FALSE;
	}

	FAC_mapper_apply_to_devices();
 8001766:	f000 f8e7 	bl	8001938 <FAC_mapper_apply_to_devices>
			break;
	}

	/* ONE SECOND FUNCTION */
	static uint32_t time = 0;
	if (HAL_GetTick() - time >= 1000) {
 800176a:	f001 fb7f 	bl	8002e6c <HAL_GetTick>
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <FAC_app_main_loop+0x3c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	1ac0      	subs	r0, r0, r3
 8001774:	23fa      	movs	r3, #250	@ 0xfa
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	4298      	cmp	r0, r3
 800177a:	d206      	bcs.n	800178a <FAC_app_main_loop+0x2e>
		time = HAL_GetTick();
		/* WRITE HERE YOUR CODE */

	}
}
 800177c:	bd10      	pop	{r4, pc}
		FAC_settings_SEND_what_received();
 800177e:	f000 fc1d 	bl	8001fbc <FAC_settings_SEND_what_received>
		newComSerialReceived = FALSE;
 8001782:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <FAC_app_main_loop+0x38>)
 8001784:	2200      	movs	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
 8001788:	e7ed      	b.n	8001766 <FAC_app_main_loop+0xa>
		time = HAL_GetTick();
 800178a:	f001 fb6f 	bl	8002e6c <HAL_GetTick>
 800178e:	4b02      	ldr	r3, [pc, #8]	@ (8001798 <FAC_app_main_loop+0x3c>)
 8001790:	6018      	str	r0, [r3, #0]
}
 8001792:	e7f3      	b.n	800177c <FAC_app_main_loop+0x20>
 8001794:	200001a8 	.word	0x200001a8
 8001798:	200001a4 	.word	0x200001a4

0800179c <FAC_app_init>:

void FAC_app_init() {
 800179c:	b510      	push	{r4, lr}
	/* ALL INIT CODE HERE */
	FAC_adc_Init();
 800179e:	f7ff ffa3 	bl	80016e8 <FAC_adc_Init>
	FAC_motor_Init();
 80017a2:	f000 fa09 	bl	8001bb8 <FAC_motor_Init>
	FAC_battery_init();
 80017a6:	f000 f851 	bl	800184c <FAC_battery_init>
	FAC_std_reciever_init(RECEIVER_TYPE_PWM);	// must be changed in base of settings
 80017aa:	2000      	movs	r0, #0
 80017ac:	f000 fc44 	bl	8002038 <FAC_std_reciever_init>
	FAC_servo_init();
 80017b0:	f000 fbc6 	bl	8001f40 <FAC_servo_init>
	FAC_mixes_init();
 80017b4:	f000 fd8c 	bl	80022d0 <FAC_mixes_init>
	FAC_functions_init();
 80017b8:	f000 fcdd 	bl	8002176 <FAC_functions_init>
	//FAC_settings_init(1);

	/* mixis init */

	fac_application.battery_voltage = 0;
 80017bc:	4b02      	ldr	r3, [pc, #8]	@ (80017c8 <FAC_app_init+0x2c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	805a      	strh	r2, [r3, #2]
	fac_application.current_state = 0;
 80017c2:	701a      	strb	r2, [r3, #0]
}
 80017c4:	bd10      	pop	{r4, pc}
 80017c6:	46c0      	nop			@ (mov r8, r8)
 80017c8:	200001ac 	.word	0x200001ac

080017cc <map_uint32>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
uint32_t map_uint32(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 80017cc:	b570      	push	{r4, r5, r6, lr}
 80017ce:	000e      	movs	r6, r1
 80017d0:	0014      	movs	r4, r2
 80017d2:	001d      	movs	r5, r3
	if (x > in_max)
 80017d4:	4290      	cmp	r0, r2
 80017d6:	d900      	bls.n	80017da <map_uint32+0xe>
		x = in_max;
 80017d8:	0010      	movs	r0, r2
	// Cast to uint64_t to avoid overflow during the calculation
	return (uint32_t) (((uint64_t) (x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min);
 80017da:	1b80      	subs	r0, r0, r6
 80017dc:	9b04      	ldr	r3, [sp, #16]
 80017de:	1b5a      	subs	r2, r3, r5
 80017e0:	2300      	movs	r3, #0
 80017e2:	2100      	movs	r1, #0
 80017e4:	f7fe fe60 	bl	80004a8 <__aeabi_lmul>
 80017e8:	1ba2      	subs	r2, r4, r6
 80017ea:	2300      	movs	r3, #0
 80017ec:	f7fe fe3c 	bl	8000468 <__aeabi_uldivmod>
 80017f0:	1828      	adds	r0, r5, r0
}
 80017f2:	bd70      	pop	{r4, r5, r6, pc}

080017f4 <map_float>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 80017f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017f6:	1c04      	adds	r4, r0, #0
 80017f8:	1c0d      	adds	r5, r1, #0
 80017fa:	1c16      	adds	r6, r2, #0
 80017fc:	1c1f      	adds	r7, r3, #0
	// Limita il valore di input 'x' per assicurarti che rimanga all'interno del suo intervallo
	if (x > in_max)
 80017fe:	1c11      	adds	r1, r2, #0
 8001800:	f7fe fe1e 	bl	8000440 <__aeabi_fcmpgt>
 8001804:	2800      	cmp	r0, #0
 8001806:	d000      	beq.n	800180a <map_float+0x16>
		x = in_max;
 8001808:	1c34      	adds	r4, r6, #0

	if (x < in_min)
 800180a:	1c29      	adds	r1, r5, #0
 800180c:	1c20      	adds	r0, r4, #0
 800180e:	f7fe fe03 	bl	8000418 <__aeabi_fcmplt>
 8001812:	2800      	cmp	r0, #0
 8001814:	d000      	beq.n	8001818 <map_float+0x24>
		x = in_min;
 8001816:	1c2c      	adds	r4, r5, #0

	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001818:	1c29      	adds	r1, r5, #0
 800181a:	1c20      	adds	r0, r4, #0
 800181c:	f7ff fc70 	bl	8001100 <__aeabi_fsub>
 8001820:	1c04      	adds	r4, r0, #0
 8001822:	1c39      	adds	r1, r7, #0
 8001824:	9806      	ldr	r0, [sp, #24]
 8001826:	f7ff fc6b 	bl	8001100 <__aeabi_fsub>
 800182a:	1c01      	adds	r1, r0, #0
 800182c:	1c20      	adds	r0, r4, #0
 800182e:	f7ff fb0d 	bl	8000e4c <__aeabi_fmul>
 8001832:	1c04      	adds	r4, r0, #0
 8001834:	1c29      	adds	r1, r5, #0
 8001836:	1c30      	adds	r0, r6, #0
 8001838:	f7ff fc62 	bl	8001100 <__aeabi_fsub>
 800183c:	1c01      	adds	r1, r0, #0
 800183e:	1c20      	adds	r0, r4, #0
 8001840:	f7ff f936 	bl	8000ab0 <__aeabi_fdiv>
 8001844:	1c39      	adds	r1, r7, #0
 8001846:	f7fe ff41 	bl	80006cc <__aeabi_fadd>
}
 800184a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800184c <FAC_battery_init>:

/**
 * @brief	Initialize the values of the battery struct
 */
void FAC_battery_init() {
	battery.type = BATTERY_TYPE_USB;
 800184c:	4b05      	ldr	r3, [pc, #20]	@ (8001864 <FAC_battery_init+0x18>)
 800184e:	2200      	movs	r2, #0
 8001850:	711a      	strb	r2, [r3, #4]
	battery.voltage = 0;
 8001852:	2100      	movs	r1, #0
 8001854:	801a      	strh	r2, [r3, #0]
	battery.single_cell_voltage = 0;
 8001856:	805a      	strh	r2, [r3, #2]
	battery.low_battery_state = FALSE;
 8001858:	7159      	strb	r1, [r3, #5]
	battery.cut_off_state = FALSE;
 800185a:	7199      	strb	r1, [r3, #6]
	battery.voltage_divider_ratio = 7692;
 800185c:	4a02      	ldr	r2, [pc, #8]	@ (8001868 <FAC_battery_init+0x1c>)
 800185e:	811a      	strh	r2, [r3, #8]
}
 8001860:	4770      	bx	lr
 8001862:	46c0      	nop			@ (mov r8, r8)
 8001864:	200001b0 	.word	0x200001b0
 8001868:	00001e0c 	.word	0x00001e0c

0800186c <FAC_mapper_apply_to_DCmotor>:

/*
 * @brief	According to the output value of the linked output apply the DC motor speed and direction
 * @note	Link value is the settings value of the mapper not the actual output value
 */
static void FAC_mapper_apply_to_DCmotor(uint8_t motorNumber, uint8_t linkValue) {
 800186c:	b570      	push	{r4, r5, r6, lr}
 800186e:	0005      	movs	r5, r0
 8001870:	0008      	movs	r0, r1
	float outputLinkedValue = 0.0f;

	/* EXTRACT THE CORRECT OUTPUT VALUE */
	if (linkValue / 100 == 1) {	// linked to a mix output	(100 prefix)
 8001872:	000b      	movs	r3, r1
 8001874:	3b64      	subs	r3, #100	@ 0x64
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b63      	cmp	r3, #99	@ 0x63
 800187a:	d90f      	bls.n	800189c <FAC_mapper_apply_to_DCmotor+0x30>
		outputLinkedValue = FAC_mixes_GET_output(linkValue % 100); // extract the output value linked
	} else if (linkValue / 100 == 2) {	// linked to a special function output	(200 prefix)
 800187c:	29c7      	cmp	r1, #199	@ 0xc7
 800187e:	d81c      	bhi.n	80018ba <FAC_mapper_apply_to_DCmotor+0x4e>
 8001880:	2601      	movs	r6, #1
	float outputLinkedValue = 0.0f;
 8001882:	2400      	movs	r4, #0
	if (outputLinkedValue < 0.0f) {	// already set to forward, so I need to check if it is backward
		dir = BACKWARD;
	}
	if (outputLinkedValue < 0.0f)
		outputLinkedValue = outputLinkedValue * (-1);
	uint16_t speed = (uint16_t) (outputLinkedValue * RECEIVER_CHANNEL_RESOLUTION); // translate the output value to understandable value for servos and motors
 8001884:	4914      	ldr	r1, [pc, #80]	@ (80018d8 <FAC_mapper_apply_to_DCmotor+0x6c>)
 8001886:	1c20      	adds	r0, r4, #0
 8001888:	f7ff fae0 	bl	8000e4c <__aeabi_fmul>
 800188c:	f7fe fe3a 	bl	8000504 <__aeabi_f2uiz>
 8001890:	b282      	uxth	r2, r0

	/* APPLY TO THE MOTOR */
	FAC_motor_set_speed_direction(motorNumber, dir, speed);
 8001892:	0031      	movs	r1, r6
 8001894:	0028      	movs	r0, r5
 8001896:	f000 f981 	bl	8001b9c <FAC_motor_set_speed_direction>
}
 800189a:	bd70      	pop	{r4, r5, r6, pc}
		outputLinkedValue = FAC_mixes_GET_output(linkValue % 100); // extract the output value linked
 800189c:	2164      	movs	r1, #100	@ 0x64
 800189e:	f7fe fcb9 	bl	8000214 <__aeabi_uidivmod>
 80018a2:	b2c8      	uxtb	r0, r1
 80018a4:	f000 fcb2 	bl	800220c <FAC_mixes_GET_output>
 80018a8:	1c04      	adds	r4, r0, #0
	if (outputLinkedValue < 0.0f) {	// already set to forward, so I need to check if it is backward
 80018aa:	2100      	movs	r1, #0
 80018ac:	1c20      	adds	r0, r4, #0
 80018ae:	f7fe fdb3 	bl	8000418 <__aeabi_fcmplt>
 80018b2:	2800      	cmp	r0, #0
 80018b4:	d109      	bne.n	80018ca <FAC_mapper_apply_to_DCmotor+0x5e>
	uint8_t dir = FORWARD;	// before the absolute calculate the direction
 80018b6:	2601      	movs	r6, #1
 80018b8:	e7e4      	b.n	8001884 <FAC_mapper_apply_to_DCmotor+0x18>
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
 80018ba:	21c8      	movs	r1, #200	@ 0xc8
 80018bc:	f7fe fcaa 	bl	8000214 <__aeabi_uidivmod>
 80018c0:	b2c8      	uxtb	r0, r1
 80018c2:	f000 fc0b 	bl	80020dc <FAC_functions_GET_output>
 80018c6:	1c04      	adds	r4, r0, #0
 80018c8:	e7ef      	b.n	80018aa <FAC_mapper_apply_to_DCmotor+0x3e>
		outputLinkedValue = outputLinkedValue * (-1);
 80018ca:	2380      	movs	r3, #128	@ 0x80
 80018cc:	061b      	lsls	r3, r3, #24
 80018ce:	469c      	mov	ip, r3
 80018d0:	4464      	add	r4, ip
 80018d2:	2600      	movs	r6, #0
 80018d4:	e7d6      	b.n	8001884 <FAC_mapper_apply_to_DCmotor+0x18>
 80018d6:	46c0      	nop			@ (mov r8, r8)
 80018d8:	447a0000 	.word	0x447a0000

080018dc <FAC_mapper_apply_to_servo>:

/*
 * @brief	According to the output value of the linked output apply the servo
 * @note	Link value is the settings value of the mapper not the actual output value
 */
static void FAC_mapper_apply_to_servo(uint8_t servoNumber, uint8_t linkValue) {
 80018dc:	b510      	push	{r4, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	0004      	movs	r4, r0
 80018e2:	0008      	movs	r0, r1
	float outputLinkedValue = 0.0f;

	/* EXTRACT THE CORRECT OUTPUT VALUE */
	if (linkValue / 100 == 1) {	// linked to a mix output	(100 prefix)
 80018e4:	000b      	movs	r3, r1
 80018e6:	3b64      	subs	r3, #100	@ 0x64
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b63      	cmp	r3, #99	@ 0x63
 80018ec:	d912      	bls.n	8001914 <FAC_mapper_apply_to_servo+0x38>
		outputLinkedValue = FAC_mixes_GET_output(linkValue % 100); // extract the output value linked
	} else if (linkValue / 100 == 2) {	// linked to a special function output	(200 prefix)
 80018ee:	29c7      	cmp	r1, #199	@ 0xc7
 80018f0:	d817      	bhi.n	8001922 <FAC_mapper_apply_to_servo+0x46>
	float outputLinkedValue = 0.0f;
 80018f2:	2000      	movs	r0, #0
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
	}

	/* CALCULATE SERVO POSITION/ESC VELOCITY */
	uint16_t position = (uint16_t) (map_float(outputLinkedValue, -1.0f, 1.0f, 0.0f, (float) RECEIVER_CHANNEL_RESOLUTION)); // translate the output value to understandable value for servos and motors
 80018f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001930 <FAC_mapper_apply_to_servo+0x54>)
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	2300      	movs	r3, #0
 80018fa:	22fe      	movs	r2, #254	@ 0xfe
 80018fc:	0592      	lsls	r2, r2, #22
 80018fe:	490d      	ldr	r1, [pc, #52]	@ (8001934 <FAC_mapper_apply_to_servo+0x58>)
 8001900:	f7ff ff78 	bl	80017f4 <map_float>
 8001904:	f7fe fdfe 	bl	8000504 <__aeabi_f2uiz>
 8001908:	b281      	uxth	r1, r0

	/* APPLY TO THE MOTOR */
	FAC_servo_set_position(servoNumber, position);
 800190a:	0020      	movs	r0, r4
 800190c:	f000 fafe 	bl	8001f0c <FAC_servo_set_position>
}
 8001910:	b002      	add	sp, #8
 8001912:	bd10      	pop	{r4, pc}
		outputLinkedValue = FAC_mixes_GET_output(linkValue % 100); // extract the output value linked
 8001914:	2164      	movs	r1, #100	@ 0x64
 8001916:	f7fe fc7d 	bl	8000214 <__aeabi_uidivmod>
 800191a:	b2c8      	uxtb	r0, r1
 800191c:	f000 fc76 	bl	800220c <FAC_mixes_GET_output>
 8001920:	e7e8      	b.n	80018f4 <FAC_mapper_apply_to_servo+0x18>
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
 8001922:	21c8      	movs	r1, #200	@ 0xc8
 8001924:	f7fe fc76 	bl	8000214 <__aeabi_uidivmod>
 8001928:	b2c8      	uxtb	r0, r1
 800192a:	f000 fbd7 	bl	80020dc <FAC_functions_GET_output>
 800192e:	e7e1      	b.n	80018f4 <FAC_mapper_apply_to_servo+0x18>
 8001930:	447a0000 	.word	0x447a0000
 8001934:	bf800000 	.word	0xbf800000

08001938 <FAC_mapper_apply_to_devices>:
/*
 * @brief		This function apply all outputs to the linked device such as DC motor and servo
 * @IMPORTANT	!! THIS FUNCTION MUST BE CALLED EVERY LOOP TO MANTAIN THE DEVICES STATUS UPDATED !!
 * @note		If a motor/servo is not mapped to any output it will be disabled (DC motors are setted to 0 velocity, breaked, servo pwm is disabled)
 */
void FAC_mapper_apply_to_devices() {
 8001938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193a:	46de      	mov	lr, fp
 800193c:	4657      	mov	r7, sl
 800193e:	464e      	mov	r6, r9
 8001940:	4645      	mov	r5, r8
 8001942:	b5e0      	push	{r5, r6, r7, lr}
 8001944:	b089      	sub	sp, #36	@ 0x24
	/*
	 *	The link value can be:
	 *	-	100+i where 100 is the prefix indicating that is a mix output, and 'i' is the output number of the mix (0 to max mix output)
	 *	-	200+i where 200 is the prefix indicating that is a special function output, and 'i' indicates the output number (0 to max functions number)
	 */
	uint8_t m1_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M1);
 8001946:	203a      	movs	r0, #58	@ 0x3a
 8001948:	f000 fb30 	bl	8001fac <FAC_settings_GET_value>
 800194c:	b2c3      	uxtb	r3, r0
 800194e:	4698      	mov	r8, r3
	uint8_t m2_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M2);
 8001950:	203b      	movs	r0, #59	@ 0x3b
 8001952:	f000 fb2b 	bl	8001fac <FAC_settings_GET_value>
 8001956:	b2c3      	uxtb	r3, r0
 8001958:	469a      	mov	sl, r3
	uint8_t m3_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M3);
 800195a:	203c      	movs	r0, #60	@ 0x3c
 800195c:	f000 fb26 	bl	8001fac <FAC_settings_GET_value>
 8001960:	b2c3      	uxtb	r3, r0
 8001962:	4699      	mov	r9, r3
	uint8_t s1_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S1);
 8001964:	203d      	movs	r0, #61	@ 0x3d
 8001966:	f000 fb21 	bl	8001fac <FAC_settings_GET_value>
 800196a:	b2c5      	uxtb	r5, r0
	uint8_t s2_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S2);
 800196c:	203e      	movs	r0, #62	@ 0x3e
 800196e:	f000 fb1d 	bl	8001fac <FAC_settings_GET_value>
 8001972:	b2c4      	uxtb	r4, r0

	uint8_t links[5] = {
 8001974:	ab06      	add	r3, sp, #24
 8001976:	4642      	mov	r2, r8
 8001978:	701a      	strb	r2, [r3, #0]
 800197a:	4652      	mov	r2, sl
 800197c:	705a      	strb	r2, [r3, #1]
 800197e:	464a      	mov	r2, r9
 8001980:	709a      	strb	r2, [r3, #2]
 8001982:	70dd      	strb	r5, [r3, #3]
 8001984:	711c      	strb	r4, [r3, #4]
		s2_link };

	/* CHECK IF MIX AND IF/WHICH SPECIAL FUNCTION MUST BE CALCULATED */
	uint8_t mixUpdated = FALSE;
	uint8_t functionsUpdated[SPECIAL_FUNCITONS_NUMBER];
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++)	// initialize to not updated the whole array
 8001986:	2300      	movs	r3, #0
 8001988:	e003      	b.n	8001992 <FAC_mapper_apply_to_devices+0x5a>
		functionsUpdated[i] = FALSE;
 800198a:	aa01      	add	r2, sp, #4
 800198c:	2100      	movs	r1, #0
 800198e:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++)	// initialize to not updated the whole array
 8001990:	3301      	adds	r3, #1
 8001992:	2b13      	cmp	r3, #19
 8001994:	ddf9      	ble.n	800198a <FAC_mapper_apply_to_devices+0x52>

	/* UPDATE ALL OUTPUTS OF THE MIX AND ACTIVE SPECIAL FUNCTIONS */
	for (int i = 0; i < sizeof(links); i++) {		// check and update the active functions/mix
 8001996:	2600      	movs	r6, #0
	uint8_t mixUpdated = FALSE;
 8001998:	2300      	movs	r3, #0
 800199a:	469b      	mov	fp, r3
 800199c:	e008      	b.n	80019b0 <FAC_mapper_apply_to_devices+0x78>
		if (links[i] / 100 == 1 && !mixUpdated) {	// if the device is linked to the mix and it is not already been calculated
			FAC_mix_update();	// update the outputs values of the mix/* DC MOTOR 1*/
 800199e:	f000 fc8d 	bl	80022bc <FAC_mix_update>
			mixUpdated = TRUE;	// to not calculate it again
 80019a2:	2301      	movs	r3, #1
 80019a4:	469b      	mov	fp, r3
 80019a6:	e00f      	b.n	80019c8 <FAC_mapper_apply_to_devices+0x90>

		if (links[i] / 100 == 2) {	// 200+0 is function at position 0 (see FAC_SPECIAL_FUNCTIONS_ID for number reference)
			uint8_t linkedFunctionNumber = links[i]%200;
			if(!functionsUpdated[linkedFunctionNumber])
			FAC_functions_update(linkedFunctionNumber);
			functionsUpdated[linkedFunctionNumber] = TRUE;
 80019a8:	ab01      	add	r3, sp, #4
 80019aa:	2201      	movs	r2, #1
 80019ac:	55da      	strb	r2, [r3, r7]
	for (int i = 0; i < sizeof(links); i++) {		// check and update the active functions/mix
 80019ae:	3601      	adds	r6, #1
 80019b0:	2e04      	cmp	r6, #4
 80019b2:	d818      	bhi.n	80019e6 <FAC_mapper_apply_to_devices+0xae>
		if (links[i] / 100 == 1 && !mixUpdated) {	// if the device is linked to the mix and it is not already been calculated
 80019b4:	ab06      	add	r3, sp, #24
 80019b6:	5d9f      	ldrb	r7, [r3, r6]
 80019b8:	003b      	movs	r3, r7
 80019ba:	3b64      	subs	r3, #100	@ 0x64
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b63      	cmp	r3, #99	@ 0x63
 80019c0:	d802      	bhi.n	80019c8 <FAC_mapper_apply_to_devices+0x90>
 80019c2:	465b      	mov	r3, fp
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0ea      	beq.n	800199e <FAC_mapper_apply_to_devices+0x66>
		if (links[i] / 100 == 2) {	// 200+0 is function at position 0 (see FAC_SPECIAL_FUNCTIONS_ID for number reference)
 80019c8:	2fc7      	cmp	r7, #199	@ 0xc7
 80019ca:	d9f0      	bls.n	80019ae <FAC_mapper_apply_to_devices+0x76>
			uint8_t linkedFunctionNumber = links[i]%200;
 80019cc:	21c8      	movs	r1, #200	@ 0xc8
 80019ce:	0038      	movs	r0, r7
 80019d0:	f7fe fc20 	bl	8000214 <__aeabi_uidivmod>
 80019d4:	b2cf      	uxtb	r7, r1
			if(!functionsUpdated[linkedFunctionNumber])
 80019d6:	ab01      	add	r3, sp, #4
 80019d8:	5ddb      	ldrb	r3, [r3, r7]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1e4      	bne.n	80019a8 <FAC_mapper_apply_to_devices+0x70>
			FAC_functions_update(linkedFunctionNumber);
 80019de:	0038      	movs	r0, r7
 80019e0:	f000 fbc2 	bl	8002168 <FAC_functions_update>
 80019e4:	e7e0      	b.n	80019a8 <FAC_mapper_apply_to_devices+0x70>
		}
	}

	/* TRANSFER THE OUTPUTS TO THE CORRECT DEVICES */
	/* DC MOTOR 1 */
	if (m1_link) {	// ( mN_link == 0 -> not used) if used apply settings to it
 80019e6:	4643      	mov	r3, r8
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d11e      	bne.n	8001a2a <FAC_mapper_apply_to_devices+0xf2>
		FAC_mapper_apply_to_DCmotor(1, m1_link);
	}
	/* DC MOTOR 2 */
	if (m2_link) {	// ( mN_link == 0 -> not used) if used apply settings to it
 80019ec:	4653      	mov	r3, sl
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d120      	bne.n	8001a34 <FAC_mapper_apply_to_devices+0xfc>
		FAC_mapper_apply_to_DCmotor(2, m2_link);
	}
	/* DC MOTOR 3 */
	if (m3_link) {	// ( mN_link == 0 -> not used) if used apply settings to it
 80019f2:	464b      	mov	r3, r9
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d122      	bne.n	8001a3e <FAC_mapper_apply_to_devices+0x106>
		FAC_mapper_apply_to_DCmotor(3, m3_link);
	}
	/* SERVO 1 */
	if (s1_link) {	// ( sN_link == 0 -> not used) if used apply settings to it
 80019f8:	2d00      	cmp	r5, #0
 80019fa:	d025      	beq.n	8001a48 <FAC_mapper_apply_to_devices+0x110>
		FAC_servo_enable(1);
 80019fc:	2001      	movs	r0, #1
 80019fe:	f000 fa8d 	bl	8001f1c <FAC_servo_enable>
		FAC_mapper_apply_to_servo(1, s1_link);
 8001a02:	0029      	movs	r1, r5
 8001a04:	2001      	movs	r0, #1
 8001a06:	f7ff ff69 	bl	80018dc <FAC_mapper_apply_to_servo>
	} else
		FAC_servo_disable(1);
	/* SERVO 2 */
	if (s2_link) {	// ( sN_link == 0 -> not used) if used apply settings to it
 8001a0a:	2c00      	cmp	r4, #0
 8001a0c:	d020      	beq.n	8001a50 <FAC_mapper_apply_to_devices+0x118>
		FAC_servo_enable(2);
 8001a0e:	2002      	movs	r0, #2
 8001a10:	f000 fa84 	bl	8001f1c <FAC_servo_enable>
		FAC_mapper_apply_to_servo(2, s2_link);
 8001a14:	0021      	movs	r1, r4
 8001a16:	2002      	movs	r0, #2
 8001a18:	f7ff ff60 	bl	80018dc <FAC_mapper_apply_to_servo>
	} else
		FAC_servo_disable(2);
}
 8001a1c:	b009      	add	sp, #36	@ 0x24
 8001a1e:	bcf0      	pop	{r4, r5, r6, r7}
 8001a20:	46bb      	mov	fp, r7
 8001a22:	46b2      	mov	sl, r6
 8001a24:	46a9      	mov	r9, r5
 8001a26:	46a0      	mov	r8, r4
 8001a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
		FAC_mapper_apply_to_DCmotor(1, m1_link);
 8001a2a:	4641      	mov	r1, r8
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f7ff ff1d 	bl	800186c <FAC_mapper_apply_to_DCmotor>
 8001a32:	e7db      	b.n	80019ec <FAC_mapper_apply_to_devices+0xb4>
		FAC_mapper_apply_to_DCmotor(2, m2_link);
 8001a34:	4651      	mov	r1, sl
 8001a36:	2002      	movs	r0, #2
 8001a38:	f7ff ff18 	bl	800186c <FAC_mapper_apply_to_DCmotor>
 8001a3c:	e7d9      	b.n	80019f2 <FAC_mapper_apply_to_devices+0xba>
		FAC_mapper_apply_to_DCmotor(3, m3_link);
 8001a3e:	4649      	mov	r1, r9
 8001a40:	2003      	movs	r0, #3
 8001a42:	f7ff ff13 	bl	800186c <FAC_mapper_apply_to_DCmotor>
 8001a46:	e7d7      	b.n	80019f8 <FAC_mapper_apply_to_devices+0xc0>
		FAC_servo_disable(1);
 8001a48:	2001      	movs	r0, #1
 8001a4a:	f000 fa70 	bl	8001f2e <FAC_servo_disable>
 8001a4e:	e7dc      	b.n	8001a0a <FAC_mapper_apply_to_devices+0xd2>
		FAC_servo_disable(2);
 8001a50:	2002      	movs	r0, #2
 8001a52:	f000 fa6c 	bl	8001f2e <FAC_servo_disable>
}
 8001a56:	e7e1      	b.n	8001a1c <FAC_mapper_apply_to_devices+0xe4>

08001a58 <FAC_motor_SET_direction>:
uint8_t FAC_motor_GET_brake_en(uint8_t motorNumber) {
	return motors[motorNumber - 1]->brake_en;
}

static void FAC_motor_SET_direction(uint8_t motorNumber, uint8_t dir) {
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001a58:	3801      	subs	r0, #1
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <FAC_motor_SET_direction+0x1c>)
 8001a5c:	0080      	lsls	r0, r0, #2
 8001a5e:	58c3      	ldr	r3, [r0, r3]
 8001a60:	795a      	ldrb	r2, [r3, #5]
 8001a62:	2a00      	cmp	r2, #0
 8001a64:	d003      	beq.n	8001a6e <FAC_motor_SET_direction+0x16>
		motors[motorNumber - 1]->dir = !dir;
 8001a66:	424a      	negs	r2, r1
 8001a68:	4151      	adcs	r1, r2
 8001a6a:	7019      	strb	r1, [r3, #0]
	else
		motors[motorNumber - 1]->dir = dir;
}
 8001a6c:	4770      	bx	lr
		motors[motorNumber - 1]->dir = dir;
 8001a6e:	7019      	strb	r1, [r3, #0]
}
 8001a70:	e7fc      	b.n	8001a6c <FAC_motor_SET_direction+0x14>
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	200001bc 	.word	0x200001bc

08001a78 <FAC_motor_SET_speed>:
static void FAC_motor_SET_reverse(uint8_t motorNumber, uint8_t isReversed) {
	motors[motorNumber - 1]->is_reversed = isReversed;
}

static void FAC_motor_SET_speed(uint8_t motorNumber, uint16_t speed) {
	if (speed <= MAX_DMA_PWM_VALUE)	// (MAX_DMA_PWM_VALUE = 999, 1000-1 because zero is counted)
 8001a78:	23fa      	movs	r3, #250	@ 0xfa
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4299      	cmp	r1, r3
 8001a7e:	d205      	bcs.n	8001a8c <FAC_motor_SET_speed+0x14>
		motors[motorNumber - 1]->speed = speed;
 8001a80:	3801      	subs	r0, #1
 8001a82:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <FAC_motor_SET_speed+0x24>)
 8001a84:	0080      	lsls	r0, r0, #2
 8001a86:	58c3      	ldr	r3, [r0, r3]
 8001a88:	8059      	strh	r1, [r3, #2]
	else
		motors[motorNumber - 1]->speed = MAX_DMA_PWM_VALUE;
}
 8001a8a:	4770      	bx	lr
		motors[motorNumber - 1]->speed = MAX_DMA_PWM_VALUE;
 8001a8c:	3801      	subs	r0, #1
 8001a8e:	4b03      	ldr	r3, [pc, #12]	@ (8001a9c <FAC_motor_SET_speed+0x24>)
 8001a90:	0080      	lsls	r0, r0, #2
 8001a92:	58c3      	ldr	r3, [r0, r3]
 8001a94:	4a02      	ldr	r2, [pc, #8]	@ (8001aa0 <FAC_motor_SET_speed+0x28>)
 8001a96:	805a      	strh	r2, [r3, #2]
}
 8001a98:	e7f7      	b.n	8001a8a <FAC_motor_SET_speed+0x12>
 8001a9a:	46c0      	nop			@ (mov r8, r8)
 8001a9c:	200001bc 	.word	0x200001bc
 8001aa0:	000003e7 	.word	0x000003e7

08001aa4 <FAC_motor_SET_break_en>:

static void FAC_motor_SET_break_en(uint8_t motorNumber, uint8_t brake_en) {
	motors[motorNumber - 1]->brake_en = brake_en;
 8001aa4:	3801      	subs	r0, #1
 8001aa6:	4b02      	ldr	r3, [pc, #8]	@ (8001ab0 <FAC_motor_SET_break_en+0xc>)
 8001aa8:	0080      	lsls	r0, r0, #2
 8001aaa:	58c3      	ldr	r3, [r0, r3]
 8001aac:	7119      	strb	r1, [r3, #4]
}
 8001aae:	4770      	bx	lr
 8001ab0:	200001bc 	.word	0x200001bc

08001ab4 <FAC_set_pwm_duty>:
static void FAC_set_pwm_duty(uint16_t pin, uint16_t duty) {
 8001ab4:	b510      	push	{r4, lr}
 8001ab6:	000a      	movs	r2, r1
	setDMApwmDuty(GPIOA, pin, duty);
 8001ab8:	2390      	movs	r3, #144	@ 0x90
 8001aba:	0001      	movs	r1, r0
 8001abc:	05d8      	lsls	r0, r3, #23
 8001abe:	f000 fcf7 	bl	80024b0 <setDMApwmDuty>
}
 8001ac2:	bd10      	pop	{r4, pc}

08001ac4 <FAC_motor_GET_direction>:
	return motors[motorNumber - 1]->dir;
 8001ac4:	3801      	subs	r0, #1
 8001ac6:	4b02      	ldr	r3, [pc, #8]	@ (8001ad0 <FAC_motor_GET_direction+0xc>)
 8001ac8:	0080      	lsls	r0, r0, #2
 8001aca:	58c3      	ldr	r3, [r0, r3]
 8001acc:	7818      	ldrb	r0, [r3, #0]
}
 8001ace:	4770      	bx	lr
 8001ad0:	200001bc 	.word	0x200001bc

08001ad4 <FAC_motor_GET_speed>:
	return motors[motorNumber - 1]->speed;
 8001ad4:	3801      	subs	r0, #1
 8001ad6:	4b02      	ldr	r3, [pc, #8]	@ (8001ae0 <FAC_motor_GET_speed+0xc>)
 8001ad8:	0080      	lsls	r0, r0, #2
 8001ada:	58c3      	ldr	r3, [r0, r3]
 8001adc:	8858      	ldrh	r0, [r3, #2]
}
 8001ade:	4770      	bx	lr
 8001ae0:	200001bc 	.word	0x200001bc

08001ae4 <FAC_motor_GET_brake_en>:
	return motors[motorNumber - 1]->brake_en;
 8001ae4:	3801      	subs	r0, #1
 8001ae6:	4b02      	ldr	r3, [pc, #8]	@ (8001af0 <FAC_motor_GET_brake_en+0xc>)
 8001ae8:	0080      	lsls	r0, r0, #2
 8001aea:	58c3      	ldr	r3, [r0, r3]
 8001aec:	7918      	ldrb	r0, [r3, #4]
}
 8001aee:	4770      	bx	lr
 8001af0:	200001bc 	.word	0x200001bc

08001af4 <FAC_motor_apply_settings>:
/**
 * @brief 			Update the value of the motors. Here there is all the logic for the motor control
 * @visibility 		Visible only on this file
 * @note 			If this function is called the settings of each motor (direction and speed) are applIed
 */
static void FAC_motor_apply_settings(uint8_t motorNumber) {
 8001af4:	b570      	push	{r4, r5, r6, lr}
 8001af6:	0004      	movs	r4, r0
	uint8_t brake_en = FAC_motor_GET_brake_en(motorNumber);
 8001af8:	f7ff fff4 	bl	8001ae4 <FAC_motor_GET_brake_en>
 8001afc:	0006      	movs	r6, r0
	uint8_t dir = FAC_motor_GET_direction(motorNumber);
 8001afe:	0020      	movs	r0, r4
 8001b00:	f7ff ffe0 	bl	8001ac4 <FAC_motor_GET_direction>
 8001b04:	0005      	movs	r5, r0
	uint16_t speed = FAC_motor_GET_speed(motorNumber);
 8001b06:	0020      	movs	r0, r4
 8001b08:	f7ff ffe4 	bl	8001ad4 <FAC_motor_GET_speed>
 8001b0c:	0001      	movs	r1, r0
	uint8_t true_motor_number = motorNumber - 1;	// because the array start from zero
 8001b0e:	3c01      	subs	r4, #1
 8001b10:	b2e4      	uxtb	r4, r4
	 * Reve.	 0	    DUTY
	 *------------------------
	 * Break	 1		 1
	 * Coast	 0		 0
	 */
	if (brake_en) {	// if brake disable the logic is inverted
 8001b12:	2e00      	cmp	r6, #0
 8001b14:	d022      	beq.n	8001b5c <FAC_motor_apply_settings+0x68>
		if (dir == FORWARD) {
 8001b16:	2d01      	cmp	r5, #1
 8001b18:	d002      	beq.n	8001b20 <FAC_motor_apply_settings+0x2c>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE);
		} else if (dir == BACKWARD) {
 8001b1a:	2d00      	cmp	r5, #0
 8001b1c:	d00f      	beq.n	8001b3e <FAC_motor_apply_settings+0x4a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
		}
	}

}
 8001b1e:	bd70      	pop	{r4, r5, r6, pc}
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 8001b20:	4d1c      	ldr	r5, [pc, #112]	@ (8001b94 <FAC_motor_apply_settings+0xa0>)
 8001b22:	00a4      	lsls	r4, r4, #2
 8001b24:	5963      	ldr	r3, [r4, r5]
 8001b26:	4e1c      	ldr	r6, [pc, #112]	@ (8001b98 <FAC_motor_apply_settings+0xa4>)
 8001b28:	1a31      	subs	r1, r6, r0
 8001b2a:	b289      	uxth	r1, r1
 8001b2c:	8918      	ldrh	r0, [r3, #8]
 8001b2e:	f7ff ffc1 	bl	8001ab4 <FAC_set_pwm_duty>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE);
 8001b32:	5963      	ldr	r3, [r4, r5]
 8001b34:	88d8      	ldrh	r0, [r3, #6]
 8001b36:	0031      	movs	r1, r6
 8001b38:	f7ff ffbc 	bl	8001ab4 <FAC_set_pwm_duty>
 8001b3c:	e7ef      	b.n	8001b1e <FAC_motor_apply_settings+0x2a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 8001b3e:	4d15      	ldr	r5, [pc, #84]	@ (8001b94 <FAC_motor_apply_settings+0xa0>)
 8001b40:	00a4      	lsls	r4, r4, #2
 8001b42:	5963      	ldr	r3, [r4, r5]
 8001b44:	4e14      	ldr	r6, [pc, #80]	@ (8001b98 <FAC_motor_apply_settings+0xa4>)
 8001b46:	1a31      	subs	r1, r6, r0
 8001b48:	b289      	uxth	r1, r1
 8001b4a:	88d8      	ldrh	r0, [r3, #6]
 8001b4c:	f7ff ffb2 	bl	8001ab4 <FAC_set_pwm_duty>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE);
 8001b50:	5963      	ldr	r3, [r4, r5]
 8001b52:	8918      	ldrh	r0, [r3, #8]
 8001b54:	0031      	movs	r1, r6
 8001b56:	f7ff ffad 	bl	8001ab4 <FAC_set_pwm_duty>
 8001b5a:	e7e0      	b.n	8001b1e <FAC_motor_apply_settings+0x2a>
		if (dir == FORWARD) {
 8001b5c:	2d01      	cmp	r5, #1
 8001b5e:	d00d      	beq.n	8001b7c <FAC_motor_apply_settings+0x88>
		} else if (dir == BACKWARD) {
 8001b60:	2d00      	cmp	r5, #0
 8001b62:	d1dc      	bne.n	8001b1e <FAC_motor_apply_settings+0x2a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 8001b64:	4d0b      	ldr	r5, [pc, #44]	@ (8001b94 <FAC_motor_apply_settings+0xa0>)
 8001b66:	00a4      	lsls	r4, r4, #2
 8001b68:	5963      	ldr	r3, [r4, r5]
 8001b6a:	8918      	ldrh	r0, [r3, #8]
 8001b6c:	f7ff ffa2 	bl	8001ab4 <FAC_set_pwm_duty>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
 8001b70:	5963      	ldr	r3, [r4, r5]
 8001b72:	88d8      	ldrh	r0, [r3, #6]
 8001b74:	2100      	movs	r1, #0
 8001b76:	f7ff ff9d 	bl	8001ab4 <FAC_set_pwm_duty>
}
 8001b7a:	e7d0      	b.n	8001b1e <FAC_motor_apply_settings+0x2a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 8001b7c:	4d05      	ldr	r5, [pc, #20]	@ (8001b94 <FAC_motor_apply_settings+0xa0>)
 8001b7e:	00a4      	lsls	r4, r4, #2
 8001b80:	5963      	ldr	r3, [r4, r5]
 8001b82:	88d8      	ldrh	r0, [r3, #6]
 8001b84:	f7ff ff96 	bl	8001ab4 <FAC_set_pwm_duty>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, 0);
 8001b88:	5963      	ldr	r3, [r4, r5]
 8001b8a:	8918      	ldrh	r0, [r3, #8]
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	f7ff ff91 	bl	8001ab4 <FAC_set_pwm_duty>
 8001b92:	e7c4      	b.n	8001b1e <FAC_motor_apply_settings+0x2a>
 8001b94:	200001bc 	.word	0x200001bc
 8001b98:	000003e7 	.word	0x000003e7

08001b9c <FAC_motor_set_speed_direction>:
/**
 * @brief 			Set the values of speed and direction of a specified motor
 * @visibility 		Visible everywhere
 * @note 			The values will directly be applied with this function
 */
void FAC_motor_set_speed_direction(uint8_t motorNumber, uint8_t dir, uint16_t speed) {
 8001b9c:	b570      	push	{r4, r5, r6, lr}
 8001b9e:	0004      	movs	r4, r0
 8001ba0:	0015      	movs	r5, r2
	FAC_motor_SET_direction(motorNumber, dir);	// set dir
 8001ba2:	f7ff ff59 	bl	8001a58 <FAC_motor_SET_direction>
	FAC_motor_SET_speed(motorNumber, speed);	// set speed
 8001ba6:	0029      	movs	r1, r5
 8001ba8:	0020      	movs	r0, r4
 8001baa:	f7ff ff65 	bl	8001a78 <FAC_motor_SET_speed>
	FAC_motor_apply_settings(motorNumber);		// apply settings
 8001bae:	0020      	movs	r0, r4
 8001bb0:	f7ff ffa0 	bl	8001af4 <FAC_motor_apply_settings>
}
 8001bb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08001bb8 <FAC_motor_Init>:
/**
 * @brief 			Initialize all three motor values, and populate the array of pointers. It also initialize the DMA PWM generator
 * @visibility 		Visible everywhere
 * @note			Motors PWM are generated from the DMA
 */
void FAC_motor_Init() {
 8001bb8:	b570      	push	{r4, r5, r6, lr}
	initDMApwm();
 8001bba:	f000 fc53 	bl	8002464 <initDMApwm>
	/* INITIALIZE THE ARRAY OF MOTOR POINTERs */
	motors[0] = &motor1;
 8001bbe:	4b13      	ldr	r3, [pc, #76]	@ (8001c0c <FAC_motor_Init+0x54>)
 8001bc0:	4813      	ldr	r0, [pc, #76]	@ (8001c10 <FAC_motor_Init+0x58>)
 8001bc2:	6018      	str	r0, [r3, #0]
	motors[1] = &motor2;
 8001bc4:	4913      	ldr	r1, [pc, #76]	@ (8001c14 <FAC_motor_Init+0x5c>)
 8001bc6:	6059      	str	r1, [r3, #4]
	motors[2] = &motor3;
 8001bc8:	4a13      	ldr	r2, [pc, #76]	@ (8001c18 <FAC_motor_Init+0x60>)
 8001bca:	609a      	str	r2, [r3, #8]

	motors[0]->pinF = M1_F_Pin;
 8001bcc:	2304      	movs	r3, #4
 8001bce:	80c3      	strh	r3, [r0, #6]
	motors[0]->pinB = M1_B_Pin;
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	8103      	strh	r3, [r0, #8]

	motors[1]->pinF = M2_F_Pin;
 8001bd4:	3308      	adds	r3, #8
 8001bd6:	80cb      	strh	r3, [r1, #6]
	motors[1]->pinB = M2_B_Pin;
 8001bd8:	3310      	adds	r3, #16
 8001bda:	810b      	strh	r3, [r1, #8]

	motors[2]->pinF = M3_F_Pin;
 8001bdc:	3320      	adds	r3, #32
 8001bde:	80d3      	strh	r3, [r2, #6]
	motors[2]->pinB = M3_B_Pin;
 8001be0:	3340      	adds	r3, #64	@ 0x40
 8001be2:	8113      	strh	r3, [r2, #8]

	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason
 8001be4:	2401      	movs	r4, #1
 8001be6:	e00d      	b.n	8001c04 <FAC_motor_Init+0x4c>
		FAC_motor_SET_break_en(i, TRUE);	// motor will brake_en if speed = 0
 8001be8:	b2e5      	uxtb	r5, r4
 8001bea:	2101      	movs	r1, #1
 8001bec:	0028      	movs	r0, r5
 8001bee:	f7ff ff59 	bl	8001aa4 <FAC_motor_SET_break_en>
		FAC_motor_SET_direction(i, FORWARD);	// motor forward (doesn't care if speed = 0)
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	0028      	movs	r0, r5
 8001bf6:	f7ff ff2f 	bl	8001a58 <FAC_motor_SET_direction>
		FAC_motor_SET_speed(i, 0);	// motor not spinning
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	0028      	movs	r0, r5
 8001bfe:	f7ff ff3b 	bl	8001a78 <FAC_motor_SET_speed>
	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason
 8001c02:	3401      	adds	r4, #1
 8001c04:	2c03      	cmp	r4, #3
 8001c06:	ddef      	ble.n	8001be8 <FAC_motor_Init+0x30>
	}

}
 8001c08:	bd70      	pop	{r4, r5, r6, pc}
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	200001bc 	.word	0x200001bc
 8001c10:	200001e0 	.word	0x200001e0
 8001c14:	200001d4 	.word	0x200001d4
 8001c18:	200001c8 	.word	0x200001c8

08001c1c <FAC_ppm_receiver_Callback>:
 * @brief		This function calculate the difference in TIM2 tick between two rising edge of a PPM signal
 * 				Remember that PPM signals have the same 1ms to 2ms duration, but it is measured between two rising edge, and not between a rising and falling edges
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 */
void FAC_ppm_receiver_Callback(uint8_t edge) {
 8001c1c:	b510      	push	{r4, lr}
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8001c1e:	4b14      	ldr	r3, [pc, #80]	@ (8001c70 <FAC_ppm_receiver_Callback+0x54>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
	if (edge == RISING) {
 8001c24:	2801      	cmp	r0, #1
 8001c26:	d000      	beq.n	8001c2a <FAC_ppm_receiver_Callback+0xe>
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
			ppmReceiver.next_channel = 0;
		}
		ppmReceiver.t1 = t;
	}
}
 8001c28:	bd10      	pop	{r4, pc}
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 8001c2a:	b293      	uxth	r3, r2
 8001c2c:	4911      	ldr	r1, [pc, #68]	@ (8001c74 <FAC_ppm_receiver_Callback+0x58>)
 8001c2e:	8809      	ldrh	r1, [r1, #0]
 8001c30:	1a5b      	subs	r3, r3, r1
 8001c32:	b29b      	uxth	r3, r3
		if (dt > PPM_SYNC_LENGTH) {
 8001c34:	21fa      	movs	r1, #250	@ 0xfa
 8001c36:	0149      	lsls	r1, r1, #5
 8001c38:	428b      	cmp	r3, r1
 8001c3a:	d90d      	bls.n	8001c58 <FAC_ppm_receiver_Callback+0x3c>
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8001c3c:	480d      	ldr	r0, [pc, #52]	@ (8001c74 <FAC_ppm_receiver_Callback+0x58>)
 8001c3e:	7d81      	ldrb	r1, [r0, #22]
 8001c40:	0049      	lsls	r1, r1, #1
 8001c42:	1841      	adds	r1, r0, r1
 8001c44:	808b      	strh	r3, [r1, #4]
			ppmReceiver.next_channel = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	7583      	strb	r3, [r0, #22]
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <FAC_ppm_receiver_Callback+0x58>)
 8001c4c:	7d9b      	ldrb	r3, [r3, #22]
 8001c4e:	2b09      	cmp	r3, #9
 8001c50:	d00a      	beq.n	8001c68 <FAC_ppm_receiver_Callback+0x4c>
		ppmReceiver.t1 = t;
 8001c52:	4b08      	ldr	r3, [pc, #32]	@ (8001c74 <FAC_ppm_receiver_Callback+0x58>)
 8001c54:	601a      	str	r2, [r3, #0]
}
 8001c56:	e7e7      	b.n	8001c28 <FAC_ppm_receiver_Callback+0xc>
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8001c58:	4806      	ldr	r0, [pc, #24]	@ (8001c74 <FAC_ppm_receiver_Callback+0x58>)
 8001c5a:	7d81      	ldrb	r1, [r0, #22]
 8001c5c:	004c      	lsls	r4, r1, #1
 8001c5e:	1904      	adds	r4, r0, r4
 8001c60:	80a3      	strh	r3, [r4, #4]
			ppmReceiver.next_channel += 1;
 8001c62:	3101      	adds	r1, #1
 8001c64:	7581      	strb	r1, [r0, #22]
 8001c66:	e7f0      	b.n	8001c4a <FAC_ppm_receiver_Callback+0x2e>
			ppmReceiver.next_channel = 0;
 8001c68:	4b02      	ldr	r3, [pc, #8]	@ (8001c74 <FAC_ppm_receiver_Callback+0x58>)
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	7599      	strb	r1, [r3, #22]
 8001c6e:	e7f0      	b.n	8001c52 <FAC_ppm_receiver_Callback+0x36>
 8001c70:	20001520 	.word	0x20001520
 8001c74:	200001ec 	.word	0x200001ec

08001c78 <FAC_ppm_receiver_calculate_channels_values>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_ppm_receiver_calculate_channels_values() {
 8001c78:	b510      	push	{r4, lr}
 8001c7a:	b082      	sub	sp, #8
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER; i++) {
 8001c7c:	2400      	movs	r4, #0
 8001c7e:	e010      	b.n	8001ca2 <FAC_ppm_receiver_calculate_channels_values+0x2a>
		uint16_t value = ppmReceiver.raw_channel[i];
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
				value = MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2; // sometime the transmitter has a grater range than the expected, so the min value is set to 1000 to not have any problem on the calculus
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001c80:	4b10      	ldr	r3, [pc, #64]	@ (8001cc4 <FAC_ppm_receiver_calculate_channels_values+0x4c>)
 8001c82:	469c      	mov	ip, r3
 8001c84:	4460      	add	r0, ip
 8001c86:	22fa      	movs	r2, #250	@ 0xfa
 8001c88:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <FAC_ppm_receiver_calculate_channels_values+0x50>)
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	00d2      	lsls	r2, r2, #3
 8001c90:	2100      	movs	r1, #0
 8001c92:	f7ff fd9b 	bl	80017cc <map_uint32>
 8001c96:	b281      	uxth	r1, r0
			// if(value > RECEIVER_CHANNEL_RESOLUTION-1) value = RECEIVER_CHANNEL_RESOLUTION-1;	// not needed the value is already cropped on the map_uint32_t function
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001c98:	1c60      	adds	r0, r4, #1
 8001c9a:	b2c0      	uxtb	r0, r0
 8001c9c:	f000 f9c2 	bl	8002024 <FAC_std_receiver_new_channel_value>
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER; i++) {
 8001ca0:	3401      	adds	r4, #1
 8001ca2:	2c07      	cmp	r4, #7
 8001ca4:	dc0c      	bgt.n	8001cc0 <FAC_ppm_receiver_calculate_channels_values+0x48>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001ca6:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <FAC_ppm_receiver_calculate_channels_values+0x54>)
 8001ca8:	0062      	lsls	r2, r4, #1
 8001caa:	189b      	adds	r3, r3, r2
 8001cac:	8898      	ldrh	r0, [r3, #4]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001cae:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <FAC_ppm_receiver_calculate_channels_values+0x58>)
 8001cb0:	4298      	cmp	r0, r3
 8001cb2:	d8f5      	bhi.n	8001ca0 <FAC_ppm_receiver_calculate_channels_values+0x28>
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001cb4:	23fa      	movs	r3, #250	@ 0xfa
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	4298      	cmp	r0, r3
 8001cba:	d2e1      	bcs.n	8001c80 <FAC_ppm_receiver_calculate_channels_values+0x8>
				value = MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2; // sometime the transmitter has a grater range than the expected, so the min value is set to 1000 to not have any problem on the calculus
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	e7df      	b.n	8001c80 <FAC_ppm_receiver_calculate_channels_values+0x8>
		}
	}
}
 8001cc0:	b002      	add	sp, #8
 8001cc2:	bd10      	pop	{r4, pc}
 8001cc4:	fffff830 	.word	0xfffff830
 8001cc8:	000003e7 	.word	0x000003e7
 8001ccc:	200001ec 	.word	0x200001ec
 8001cd0:	00001130 	.word	0x00001130

08001cd4 <FAC_ppm_receiver_init>:

/**
 * @brief Initialize the ppmReceiver object and starts the tim2
 *
 */
void FAC_ppm_receiver_init() {
 8001cd4:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8001cd6:	4808      	ldr	r0, [pc, #32]	@ (8001cf8 <FAC_ppm_receiver_init+0x24>)
 8001cd8:	f003 fc5a 	bl	8005590 <HAL_TIM_Base_Start>

	ppmReceiver.t1 = 0;
 8001cdc:	4b07      	ldr	r3, [pc, #28]	@ (8001cfc <FAC_ppm_receiver_init+0x28>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
	ppmReceiver.next_channel = 0;
 8001ce2:	759a      	strb	r2, [r3, #22]
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER + 1; i++) {
 8001ce4:	e005      	b.n	8001cf2 <FAC_ppm_receiver_init+0x1e>
		ppmReceiver.raw_channel[i] = 0;
 8001ce6:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <FAC_ppm_receiver_init+0x28>)
 8001ce8:	0051      	lsls	r1, r2, #1
 8001cea:	185b      	adds	r3, r3, r1
 8001cec:	2100      	movs	r1, #0
 8001cee:	8099      	strh	r1, [r3, #4]
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER + 1; i++) {
 8001cf0:	3201      	adds	r2, #1
 8001cf2:	2a08      	cmp	r2, #8
 8001cf4:	ddf7      	ble.n	8001ce6 <FAC_ppm_receiver_init+0x12>
	}
}
 8001cf6:	bd10      	pop	{r4, pc}
 8001cf8:	20001520 	.word	0x20001520
 8001cfc:	200001ec 	.word	0x200001ec

08001d00 <FAC_pwm_receiver_Callback>:
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 * @param2		GPIO_Pin: which pin triggered the interrupt
 */
void FAC_pwm_receiver_Callback(uint8_t edge, uint16_t GPIO_Pin) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8001d00:	4b19      	ldr	r3, [pc, #100]	@ (8001d68 <FAC_pwm_receiver_Callback+0x68>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

	if (edge == RISING) {
 8001d06:	2801      	cmp	r0, #1
 8001d08:	d009      	beq.n	8001d1e <FAC_pwm_receiver_Callback+0x1e>
			case CH4_Pin:
				pwmReceiver.channels_t1[3] = t;
				break;
		}
	} else {	// if edge == FALLING
		switch (GPIO_Pin) {
 8001d0a:	2920      	cmp	r1, #32
 8001d0c:	d025      	beq.n	8001d5a <FAC_pwm_receiver_Callback+0x5a>
 8001d0e:	d81d      	bhi.n	8001d4c <FAC_pwm_receiver_Callback+0x4c>
 8001d10:	2908      	cmp	r1, #8
 8001d12:	d025      	beq.n	8001d60 <FAC_pwm_receiver_Callback+0x60>
 8001d14:	2910      	cmp	r1, #16
 8001d16:	d122      	bne.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
			case CH1_Pin:
				pwmReceiver.channels_t2[0] = t;
				break;
			case CH2_Pin:
				pwmReceiver.channels_t2[1] = t;
 8001d18:	4a14      	ldr	r2, [pc, #80]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d1a:	6153      	str	r3, [r2, #20]
				break;
 8001d1c:	e01f      	b.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
		switch (GPIO_Pin) {
 8001d1e:	2920      	cmp	r1, #32
 8001d20:	d00e      	beq.n	8001d40 <FAC_pwm_receiver_Callback+0x40>
 8001d22:	d806      	bhi.n	8001d32 <FAC_pwm_receiver_Callback+0x32>
 8001d24:	2908      	cmp	r1, #8
 8001d26:	d00e      	beq.n	8001d46 <FAC_pwm_receiver_Callback+0x46>
 8001d28:	2910      	cmp	r1, #16
 8001d2a:	d118      	bne.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
				pwmReceiver.channels_t1[1] = t;
 8001d2c:	4a0f      	ldr	r2, [pc, #60]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d2e:	6053      	str	r3, [r2, #4]
				break;
 8001d30:	e015      	b.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
		switch (GPIO_Pin) {
 8001d32:	2280      	movs	r2, #128	@ 0x80
 8001d34:	0212      	lsls	r2, r2, #8
 8001d36:	4291      	cmp	r1, r2
 8001d38:	d111      	bne.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
				pwmReceiver.channels_t1[3] = t;
 8001d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d3c:	60d3      	str	r3, [r2, #12]
				break;
 8001d3e:	e00e      	b.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
				pwmReceiver.channels_t1[0] = t;
 8001d40:	4a0a      	ldr	r2, [pc, #40]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d42:	6013      	str	r3, [r2, #0]
				break;
 8001d44:	e00b      	b.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
				pwmReceiver.channels_t1[2] = t;
 8001d46:	4a09      	ldr	r2, [pc, #36]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d48:	6093      	str	r3, [r2, #8]
				break;
 8001d4a:	e008      	b.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
		switch (GPIO_Pin) {
 8001d4c:	2280      	movs	r2, #128	@ 0x80
 8001d4e:	0212      	lsls	r2, r2, #8
 8001d50:	4291      	cmp	r1, r2
 8001d52:	d104      	bne.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
			case CH3_Pin:
				pwmReceiver.channels_t2[2] = t;
				break;
			case CH4_Pin:
				pwmReceiver.channels_t2[3] = t;
 8001d54:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d56:	61d3      	str	r3, [r2, #28]
				break;
		}
	}
}
 8001d58:	e001      	b.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
				pwmReceiver.channels_t2[0] = t;
 8001d5a:	4a04      	ldr	r2, [pc, #16]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d5c:	6113      	str	r3, [r2, #16]
}
 8001d5e:	4770      	bx	lr
				pwmReceiver.channels_t2[2] = t;
 8001d60:	4a02      	ldr	r2, [pc, #8]	@ (8001d6c <FAC_pwm_receiver_Callback+0x6c>)
 8001d62:	6193      	str	r3, [r2, #24]
				break;
 8001d64:	e7fb      	b.n	8001d5e <FAC_pwm_receiver_Callback+0x5e>
 8001d66:	46c0      	nop			@ (mov r8, r8)
 8001d68:	20001520 	.word	0x20001520
 8001d6c:	20000204 	.word	0x20000204

08001d70 <FAC_pwm_receiver_calculate_channel_value>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 8001d70:	b530      	push	{r4, r5, lr}
 8001d72:	b083      	sub	sp, #12
 8001d74:	0004      	movs	r4, r0
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 8001d76:	1e45      	subs	r5, r0, #1
 8001d78:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <FAC_pwm_receiver_calculate_channel_value+0x68>)
 8001d7a:	00aa      	lsls	r2, r5, #2
 8001d7c:	58d1      	ldr	r1, [r2, r3]
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 8001d7e:	1cc2      	adds	r2, r0, #3
 8001d80:	0092      	lsls	r2, r2, #2
 8001d82:	58d3      	ldr	r3, [r2, r3]
	if (t2 > t1) {	// the received value must be valid
 8001d84:	4299      	cmp	r1, r3
 8001d86:	d225      	bcs.n	8001dd4 <FAC_pwm_receiver_calculate_channel_value+0x64>
		uint16_t value = (uint16_t) (t2 - t1);
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	b289      	uxth	r1, r1
 8001d8c:	1a5b      	subs	r3, r3, r1
 8001d8e:	b29b      	uxth	r3, r3
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001d90:	4a12      	ldr	r2, [pc, #72]	@ (8001ddc <FAC_pwm_receiver_calculate_channel_value+0x6c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d81e      	bhi.n	8001dd4 <FAC_pwm_receiver_calculate_channel_value+0x64>
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001d96:	22fa      	movs	r2, #250	@ 0xfa
 8001d98:	00d2      	lsls	r2, r2, #3
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d200      	bcs.n	8001da0 <FAC_pwm_receiver_calculate_channel_value+0x30>
				value = MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2;// sometime the transmitter has a grater range than the expected, so the min value is set to 1000 to not have any problem on the calculus
 8001d9e:	0013      	movs	r3, r2
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001da0:	4a0f      	ldr	r2, [pc, #60]	@ (8001de0 <FAC_pwm_receiver_calculate_channel_value+0x70>)
 8001da2:	1898      	adds	r0, r3, r2
 8001da4:	22fa      	movs	r2, #250	@ 0xfa
 8001da6:	4b0f      	ldr	r3, [pc, #60]	@ (8001de4 <FAC_pwm_receiver_calculate_channel_value+0x74>)
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	2300      	movs	r3, #0
 8001dac:	00d2      	lsls	r2, r2, #3
 8001dae:	2100      	movs	r1, #0
 8001db0:	f7ff fd0c 	bl	80017cc <map_uint32>
 8001db4:	b281      	uxth	r1, r0
			if (value > RECEIVER_CHANNEL_RESOLUTION - 1)
 8001db6:	23fa      	movs	r3, #250	@ 0xfa
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	4299      	cmp	r1, r3
 8001dbc:	d300      	bcc.n	8001dc0 <FAC_pwm_receiver_calculate_channel_value+0x50>
				value = RECEIVER_CHANNEL_RESOLUTION - 1;	// not needed the value is already cropped on the map_uint32_t function
 8001dbe:	4909      	ldr	r1, [pc, #36]	@ (8001de4 <FAC_pwm_receiver_calculate_channel_value+0x74>)
			FAC_std_receiver_new_channel_value(chNumber, value);
 8001dc0:	0020      	movs	r0, r4
 8001dc2:	f000 f92f 	bl	8002024 <FAC_std_receiver_new_channel_value>
			pwmReceiver.channels_t2[chNumber - 1] = 0;
 8001dc6:	4b04      	ldr	r3, [pc, #16]	@ (8001dd8 <FAC_pwm_receiver_calculate_channel_value+0x68>)
 8001dc8:	1d2a      	adds	r2, r5, #4
 8001dca:	0092      	lsls	r2, r2, #2
 8001dcc:	2100      	movs	r1, #0
 8001dce:	50d1      	str	r1, [r2, r3]
			pwmReceiver.channels_t1[chNumber - 1] = 0;
 8001dd0:	00ad      	lsls	r5, r5, #2
 8001dd2:	50e9      	str	r1, [r5, r3]
	}
	/* Reset the values of t1 and t2
	 * If this is not done the value can never be zero
	 */

}
 8001dd4:	b003      	add	sp, #12
 8001dd6:	bd30      	pop	{r4, r5, pc}
 8001dd8:	20000204 	.word	0x20000204
 8001ddc:	00001130 	.word	0x00001130
 8001de0:	fffff830 	.word	0xfffff830
 8001de4:	000003e7 	.word	0x000003e7

08001de8 <FAC_pwm_receiver_init>:

/**
 * @brief Initialize the pwmReceiver object and starts the tim2
 *
 */
void FAC_pwm_receiver_init() {
 8001de8:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8001dea:	4808      	ldr	r0, [pc, #32]	@ (8001e0c <FAC_pwm_receiver_init+0x24>)
 8001dec:	f003 fbd0 	bl	8005590 <HAL_TIM_Base_Start>

	for (int i = 0; i < PWM_RECEIVER_CHANNELS_NUMBER; i++) {
 8001df0:	2300      	movs	r3, #0
 8001df2:	e007      	b.n	8001e04 <FAC_pwm_receiver_init+0x1c>
		pwmReceiver.channels_t1[i] = 0;
 8001df4:	4a06      	ldr	r2, [pc, #24]	@ (8001e10 <FAC_pwm_receiver_init+0x28>)
 8001df6:	0099      	lsls	r1, r3, #2
 8001df8:	2000      	movs	r0, #0
 8001dfa:	5088      	str	r0, [r1, r2]
		pwmReceiver.channels_t2[i] = 0;
 8001dfc:	1d19      	adds	r1, r3, #4
 8001dfe:	0089      	lsls	r1, r1, #2
 8001e00:	5088      	str	r0, [r1, r2]
	for (int i = 0; i < PWM_RECEIVER_CHANNELS_NUMBER; i++) {
 8001e02:	3301      	adds	r3, #1
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	ddf5      	ble.n	8001df4 <FAC_pwm_receiver_init+0xc>
	}
}
 8001e08:	bd10      	pop	{r4, pc}
 8001e0a:	46c0      	nop			@ (mov r8, r8)
 8001e0c:	20001520 	.word	0x20001520
 8001e10:	20000204 	.word	0x20000204

08001e14 <FAC_servo_SET_is_enable>:
		p = MAX_SERVO_VALUE - p;
	servos[servoNumber - 1]->position = p;
}

static void FAC_servo_SET_is_enable(uint8_t servoNumber, uint8_t isEnable) {
	servos[servoNumber - 1]->is_enable = isEnable;
 8001e14:	3801      	subs	r0, #1
 8001e16:	4b02      	ldr	r3, [pc, #8]	@ (8001e20 <FAC_servo_SET_is_enable+0xc>)
 8001e18:	0080      	lsls	r0, r0, #2
 8001e1a:	58c3      	ldr	r3, [r0, r3]
 8001e1c:	7099      	strb	r1, [r3, #2]
}
 8001e1e:	4770      	bx	lr
 8001e20:	20000224 	.word	0x20000224

08001e24 <FAC_servo_apply_new_freq>:
 * @note	The PWM signal is generated with the TIM3
 * 			(fTIM: timer frequency, Tickms: tick for each ms (the resolution of servos in this case), CP: timer counter period, fs: signal frequency)
 * 			TIM Presc = fTIM/1000*Tickms	(independent from the fs)
 * 			CP = (1/fs)*1000*Tickms
 */
static void FAC_servo_apply_new_freq() {
 8001e24:	b510      	push	{r4, lr}
	uint16_t fs = servos[0]->servo_freq;
 8001e26:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <FAC_servo_apply_new_freq+0x1c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	8899      	ldrh	r1, [r3, #4]
	htim3.Init.Period = (1000 * SERVO_RESOLUTION) / fs;	// caluclate and set the new CP
 8001e2c:	4805      	ldr	r0, [pc, #20]	@ (8001e44 <FAC_servo_apply_new_freq+0x20>)
 8001e2e:	f7fe f9f5 	bl	800021c <__divsi3>
 8001e32:	4b05      	ldr	r3, [pc, #20]	@ (8001e48 <FAC_servo_apply_new_freq+0x24>)
 8001e34:	60d8      	str	r0, [r3, #12]
// the tim prescaler are not recalculated, it doesn't depend from the signal frequency
	HAL_TIM_Base_Init(&htim3);	// the init must be made to update the timer CP
 8001e36:	0018      	movs	r0, r3
 8001e38:	f003 fc34 	bl	80056a4 <HAL_TIM_Base_Init>
}
 8001e3c:	bd10      	pop	{r4, pc}
 8001e3e:	46c0      	nop			@ (mov r8, r8)
 8001e40:	20000224 	.word	0x20000224
 8001e44:	000f4240 	.word	0x000f4240
 8001e48:	200014d8 	.word	0x200014d8

08001e4c <FAC_servo_GET_is_enable>:
uint16_t FAC_servo_GET_position(uint8_t servoNumber) {
	return servos[servoNumber - 1]->position;
}

uint8_t FAC_servo_GET_is_enable(uint8_t servoNumber) {
	return servos[servoNumber - 1]->is_enable;
 8001e4c:	3801      	subs	r0, #1
 8001e4e:	4b02      	ldr	r3, [pc, #8]	@ (8001e58 <FAC_servo_GET_is_enable+0xc>)
 8001e50:	0080      	lsls	r0, r0, #2
 8001e52:	58c3      	ldr	r3, [r0, r3]
 8001e54:	7898      	ldrb	r0, [r3, #2]
}
 8001e56:	4770      	bx	lr
 8001e58:	20000224 	.word	0x20000224

08001e5c <FAC_servo_apply_settings>:
static void FAC_servo_apply_settings(uint8_t servoNumber) {
 8001e5c:	b570      	push	{r4, r5, r6, lr}
 8001e5e:	0004      	movs	r4, r0
	if (FAC_servo_GET_is_enable(servoNumber)) {
 8001e60:	f7ff fff4 	bl	8001e4c <FAC_servo_GET_is_enable>
 8001e64:	2800      	cmp	r0, #0
 8001e66:	d01e      	beq.n	8001ea6 <FAC_servo_apply_settings+0x4a>
		uint16_t p = (((servos[servoNumber - 1]->max_ms_value - servos[servoNumber - 1]->min_ms_value) / 100) * servos[servoNumber - 1]->position) / 10;
 8001e68:	1e63      	subs	r3, r4, #1
 8001e6a:	4a15      	ldr	r2, [pc, #84]	@ (8001ec0 <FAC_servo_apply_settings+0x64>)
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	589e      	ldr	r6, [r3, r2]
 8001e70:	8970      	ldrh	r0, [r6, #10]
 8001e72:	8935      	ldrh	r5, [r6, #8]
 8001e74:	1b40      	subs	r0, r0, r5
 8001e76:	2164      	movs	r1, #100	@ 0x64
 8001e78:	f7fe f9d0 	bl	800021c <__divsi3>
 8001e7c:	8833      	ldrh	r3, [r6, #0]
 8001e7e:	4358      	muls	r0, r3
 8001e80:	210a      	movs	r1, #10
 8001e82:	f7fe f9cb 	bl	800021c <__divsi3>
		switch (servoNumber) {
 8001e86:	2c01      	cmp	r4, #1
 8001e88:	d007      	beq.n	8001e9a <FAC_servo_apply_settings+0x3e>
 8001e8a:	2c02      	cmp	r4, #2
 8001e8c:	d10a      	bne.n	8001ea4 <FAC_servo_apply_settings+0x48>
				TIM3->CCR4 = servos[servoNumber-1]->min_ms_value + p;
 8001e8e:	0400      	lsls	r0, r0, #16
 8001e90:	0c00      	lsrs	r0, r0, #16
 8001e92:	1940      	adds	r0, r0, r5
 8001e94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <FAC_servo_apply_settings+0x68>)
 8001e96:	6418      	str	r0, [r3, #64]	@ 0x40
				break;
 8001e98:	e004      	b.n	8001ea4 <FAC_servo_apply_settings+0x48>
				TIM3->CCR3 = servos[servoNumber-1]->min_ms_value + p;
 8001e9a:	0400      	lsls	r0, r0, #16
 8001e9c:	0c00      	lsrs	r0, r0, #16
 8001e9e:	1940      	adds	r0, r0, r5
 8001ea0:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <FAC_servo_apply_settings+0x68>)
 8001ea2:	63d8      	str	r0, [r3, #60]	@ 0x3c
}
 8001ea4:	bd70      	pop	{r4, r5, r6, pc}
		switch (servoNumber) {
 8001ea6:	2c01      	cmp	r4, #1
 8001ea8:	d005      	beq.n	8001eb6 <FAC_servo_apply_settings+0x5a>
 8001eaa:	2c02      	cmp	r4, #2
 8001eac:	d1fa      	bne.n	8001ea4 <FAC_servo_apply_settings+0x48>
				TIM3->CCR4 = 0;
 8001eae:	4b05      	ldr	r3, [pc, #20]	@ (8001ec4 <FAC_servo_apply_settings+0x68>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001eb4:	e7f6      	b.n	8001ea4 <FAC_servo_apply_settings+0x48>
				TIM3->CCR3 = 0;
 8001eb6:	4b03      	ldr	r3, [pc, #12]	@ (8001ec4 <FAC_servo_apply_settings+0x68>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	63da      	str	r2, [r3, #60]	@ 0x3c
				break;
 8001ebc:	e7f2      	b.n	8001ea4 <FAC_servo_apply_settings+0x48>
 8001ebe:	46c0      	nop			@ (mov r8, r8)
 8001ec0:	20000224 	.word	0x20000224
 8001ec4:	40000400 	.word	0x40000400

08001ec8 <FAC_servo_GET_is_reversed>:

uint8_t FAC_servo_GET_is_reversed(uint8_t servoNumber) {
	return servos[servoNumber - 1]->is_reversed;
 8001ec8:	3801      	subs	r0, #1
 8001eca:	4b02      	ldr	r3, [pc, #8]	@ (8001ed4 <FAC_servo_GET_is_reversed+0xc>)
 8001ecc:	0080      	lsls	r0, r0, #2
 8001ece:	58c3      	ldr	r3, [r0, r3]
 8001ed0:	78d8      	ldrb	r0, [r3, #3]
}
 8001ed2:	4770      	bx	lr
 8001ed4:	20000224 	.word	0x20000224

08001ed8 <FAC_servo_SET_position>:
static void FAC_servo_SET_position(uint8_t servoNumber, uint16_t position) {
 8001ed8:	b570      	push	{r4, r5, r6, lr}
 8001eda:	0004      	movs	r4, r0
 8001edc:	000d      	movs	r5, r1
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 8001ede:	23fa      	movs	r3, #250	@ 0xfa
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4299      	cmp	r1, r3
 8001ee4:	d300      	bcc.n	8001ee8 <FAC_servo_SET_position+0x10>
		p = MAX_SERVO_VALUE;
 8001ee6:	4d07      	ldr	r5, [pc, #28]	@ (8001f04 <FAC_servo_SET_position+0x2c>)
	if (FAC_servo_GET_is_reversed(servoNumber))
 8001ee8:	0020      	movs	r0, r4
 8001eea:	f7ff ffed 	bl	8001ec8 <FAC_servo_GET_is_reversed>
 8001eee:	2800      	cmp	r0, #0
 8001ef0:	d002      	beq.n	8001ef8 <FAC_servo_SET_position+0x20>
		p = MAX_SERVO_VALUE - p;
 8001ef2:	4b04      	ldr	r3, [pc, #16]	@ (8001f04 <FAC_servo_SET_position+0x2c>)
 8001ef4:	1b5d      	subs	r5, r3, r5
 8001ef6:	b2ad      	uxth	r5, r5
	servos[servoNumber - 1]->position = p;
 8001ef8:	3c01      	subs	r4, #1
 8001efa:	4b03      	ldr	r3, [pc, #12]	@ (8001f08 <FAC_servo_SET_position+0x30>)
 8001efc:	00a4      	lsls	r4, r4, #2
 8001efe:	58e3      	ldr	r3, [r4, r3]
 8001f00:	801d      	strh	r5, [r3, #0]
}
 8001f02:	bd70      	pop	{r4, r5, r6, pc}
 8001f04:	000003e7 	.word	0x000003e7
 8001f08:	20000224 	.word	0x20000224

08001f0c <FAC_servo_set_position>:

/**
 * @brief 	Set new servo position
 * @note 	The values will directly be applied with this function
 */
void FAC_servo_set_position(uint8_t servoNumber, uint16_t position) {
 8001f0c:	b510      	push	{r4, lr}
 8001f0e:	0004      	movs	r4, r0
	FAC_servo_SET_position(servoNumber, position);
 8001f10:	f7ff ffe2 	bl	8001ed8 <FAC_servo_SET_position>
	FAC_servo_apply_settings(servoNumber);
 8001f14:	0020      	movs	r0, r4
 8001f16:	f7ff ffa1 	bl	8001e5c <FAC_servo_apply_settings>
}
 8001f1a:	bd10      	pop	{r4, pc}

08001f1c <FAC_servo_enable>:

/**
 * @brief 	Enable the servo (activate PWM)
 * @note 	Position not initialized
 */
void FAC_servo_enable(uint8_t servoNumber) {
 8001f1c:	b510      	push	{r4, lr}
 8001f1e:	0004      	movs	r4, r0
	FAC_servo_SET_is_enable(servoNumber, TRUE);
 8001f20:	2101      	movs	r1, #1
 8001f22:	f7ff ff77 	bl	8001e14 <FAC_servo_SET_is_enable>
	FAC_servo_apply_settings(servoNumber);
 8001f26:	0020      	movs	r0, r4
 8001f28:	f7ff ff98 	bl	8001e5c <FAC_servo_apply_settings>
}
 8001f2c:	bd10      	pop	{r4, pc}

08001f2e <FAC_servo_disable>:

/**
 * @brief 	Disable the servo (stops PWM)
 * @note 	Position not initialized
 */
void FAC_servo_disable(uint8_t servoNumber) {
 8001f2e:	b510      	push	{r4, lr}
 8001f30:	0004      	movs	r4, r0
	FAC_servo_SET_is_enable(servoNumber, FALSE);
 8001f32:	2100      	movs	r1, #0
 8001f34:	f7ff ff6e 	bl	8001e14 <FAC_servo_SET_is_enable>
	FAC_servo_apply_settings(servoNumber);
 8001f38:	0020      	movs	r0, r4
 8001f3a:	f7ff ff8f 	bl	8001e5c <FAC_servo_apply_settings>
}
 8001f3e:	bd10      	pop	{r4, pc}

08001f40 <FAC_servo_init>:

/**
 * @brief 			Initialize all two servos values, and populate the array of pointers. It also initialize the TIM PWM generator
 * @note			Servos PWM are generated by TIM3 CH3/4, disabled for safety reason, must be enabled during arming
 */
void FAC_servo_init() {
 8001f40:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001f42:	4c15      	ldr	r4, [pc, #84]	@ (8001f98 <FAC_servo_init+0x58>)
 8001f44:	2108      	movs	r1, #8
 8001f46:	0020      	movs	r0, r4
 8001f48:	f003 fd5c 	bl	8005a04 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001f4c:	210c      	movs	r1, #12
 8001f4e:	0020      	movs	r0, r4
 8001f50:	f003 fd58 	bl	8005a04 <HAL_TIM_PWM_Start>

	servos[0] = &servo1;
 8001f54:	4b11      	ldr	r3, [pc, #68]	@ (8001f9c <FAC_servo_init+0x5c>)
 8001f56:	4a12      	ldr	r2, [pc, #72]	@ (8001fa0 <FAC_servo_init+0x60>)
 8001f58:	601a      	str	r2, [r3, #0]
	servos[1] = &servo2;
 8001f5a:	4a12      	ldr	r2, [pc, #72]	@ (8001fa4 <FAC_servo_init+0x64>)
 8001f5c:	605a      	str	r2, [r3, #4]

	for (int i = 0; i < SERVOS_NUMBER; i++) {
 8001f5e:	2200      	movs	r2, #0
 8001f60:	e00e      	b.n	8001f80 <FAC_servo_init+0x40>
		servos[i]->is_enable = FALSE;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	@ (8001f9c <FAC_servo_init+0x5c>)
 8001f64:	0091      	lsls	r1, r2, #2
 8001f66:	58cb      	ldr	r3, [r1, r3]
 8001f68:	2100      	movs	r1, #0
 8001f6a:	7099      	strb	r1, [r3, #2]
		servos[i]->is_reversed = FALSE;
 8001f6c:	70d9      	strb	r1, [r3, #3]
		servos[i]->position = 0;
 8001f6e:	8019      	strh	r1, [r3, #0]
		servos[i]->servo_freq = 50;
 8001f70:	3132      	adds	r1, #50	@ 0x32
 8001f72:	8099      	strh	r1, [r3, #4]
		servos[i]->min_ms_value = 500;
 8001f74:	31c3      	adds	r1, #195	@ 0xc3
 8001f76:	31ff      	adds	r1, #255	@ 0xff
 8001f78:	8119      	strh	r1, [r3, #8]
		servos[i]->max_ms_value = 2500;
 8001f7a:	490b      	ldr	r1, [pc, #44]	@ (8001fa8 <FAC_servo_init+0x68>)
 8001f7c:	8159      	strh	r1, [r3, #10]
	for (int i = 0; i < SERVOS_NUMBER; i++) {
 8001f7e:	3201      	adds	r2, #1
 8001f80:	2a01      	cmp	r2, #1
 8001f82:	ddee      	ble.n	8001f62 <FAC_servo_init+0x22>
	}
	FAC_servo_apply_new_freq();
 8001f84:	f7ff ff4e 	bl	8001e24 <FAC_servo_apply_new_freq>

	/* SAFETY PRECAUTION */
	FAC_servo_disable(1);		// disabled to prevent any unwanted movement
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f7ff ffd0 	bl	8001f2e <FAC_servo_disable>
	FAC_servo_disable(2);
 8001f8e:	2002      	movs	r0, #2
 8001f90:	f7ff ffcd 	bl	8001f2e <FAC_servo_disable>
}
 8001f94:	bd10      	pop	{r4, pc}
 8001f96:	46c0      	nop			@ (mov r8, r8)
 8001f98:	200014d8 	.word	0x200014d8
 8001f9c:	20000224 	.word	0x20000224
 8001fa0:	20000238 	.word	0x20000238
 8001fa4:	2000022c 	.word	0x2000022c
 8001fa8:	000009c4 	.word	0x000009c4

08001fac <FAC_settings_GET_value>:
		FAC_eeprom_store_value(i, settings[i].value);
	}
}
/* ----------------------PUBBLIC FUNCTIONS---------------------- */
uint16_t FAC_settings_GET_value(uint8_t code) {
	return settings[code].value;
 8001fac:	4b02      	ldr	r3, [pc, #8]	@ (8001fb8 <FAC_settings_GET_value+0xc>)
 8001fae:	00c0      	lsls	r0, r0, #3
 8001fb0:	181b      	adds	r3, r3, r0
 8001fb2:	8858      	ldrh	r0, [r3, #2]
}
 8001fb4:	4770      	bx	lr
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	080081f8 	.word	0x080081f8

08001fbc <FAC_settings_SEND_what_received>:

/*
 * @brief	Sends via USB COM wdatahat the USB serial COM received
 * @note	Send the whole USB serial buffer
 */
void FAC_settings_SEND_what_received() {
 8001fbc:	b510      	push	{r4, lr}
	CDC_Transmit_FS(comSerialBuffer, sizeof(comSerialBuffer));
 8001fbe:	4802      	ldr	r0, [pc, #8]	@ (8001fc8 <FAC_settings_SEND_what_received+0xc>)
 8001fc0:	2140      	movs	r1, #64	@ 0x40
 8001fc2:	f005 fe9f 	bl	8007d04 <CDC_Transmit_FS>
}
 8001fc6:	bd10      	pop	{r4, pc}
 8001fc8:	20000244 	.word	0x20000244

08001fcc <FAC_std_receiver_SET_channel>:
/**
 * @brief 		Set a value on the receiver "object" a channel value, keeping it inside the correct range
 * @visibility	Only on this file
 * @note 		This function has directly access to the receiver object
 */
static uint16_t FAC_std_receiver_SET_channel(uint8_t chNumber, uint16_t value) {
 8001fcc:	0003      	movs	r3, r0
 8001fce:	0008      	movs	r0, r1
	uint16_t v = value;
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8001fd0:	22fa      	movs	r2, #250	@ 0xfa
 8001fd2:	0092      	lsls	r2, r2, #2
 8001fd4:	4291      	cmp	r1, r2
 8001fd6:	d204      	bcs.n	8001fe2 <FAC_std_receiver_SET_channel+0x16>
		v = RECEIVER_CHANNEL_RESOLUTION - 1;
	}
	receiver.channels[chNumber - 1] = v;
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	4a03      	ldr	r2, [pc, #12]	@ (8001fe8 <FAC_std_receiver_SET_channel+0x1c>)
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	5298      	strh	r0, [r3, r2]
	return v;
}
 8001fe0:	4770      	bx	lr
		v = RECEIVER_CHANNEL_RESOLUTION - 1;
 8001fe2:	4802      	ldr	r0, [pc, #8]	@ (8001fec <FAC_std_receiver_SET_channel+0x20>)
 8001fe4:	e7f8      	b.n	8001fd8 <FAC_std_receiver_SET_channel+0xc>
 8001fe6:	46c0      	nop			@ (mov r8, r8)
 8001fe8:	20000284 	.word	0x20000284
 8001fec:	000003e7 	.word	0x000003e7

08001ff0 <FAC_std_receiver_GET_channel>:

/*
 * @brief calculate the new value of the requested channel
 * @retval return the new channel value if it was correct, otherwise return the old value
 */
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 8001ff0:	b510      	push	{r4, lr}
 8001ff2:	0004      	movs	r4, r0
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 8001ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8002020 <FAC_std_receiver_GET_channel+0x30>)
 8001ff6:	7c1b      	ldrb	r3, [r3, #16]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d006      	beq.n	800200a <FAC_std_receiver_GET_channel+0x1a>
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d009      	beq.n	8002014 <FAC_std_receiver_GET_channel+0x24>
			break;
		case RECEIVER_TYPE_ELRS:

			break;
	}
	return receiver.channels[chNumber - 1];	// - 1 because the array start from 0 and ands at RECEIVER_CHANNLES_NUMBER-1
 8002000:	3c01      	subs	r4, #1
 8002002:	4b07      	ldr	r3, [pc, #28]	@ (8002020 <FAC_std_receiver_GET_channel+0x30>)
 8002004:	0064      	lsls	r4, r4, #1
 8002006:	5b18      	ldrh	r0, [r3, r4]
}
 8002008:	bd10      	pop	{r4, pc}
			if (chNumber <= PWM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 800200a:	2804      	cmp	r0, #4
 800200c:	d8f8      	bhi.n	8002000 <FAC_std_receiver_GET_channel+0x10>
				FAC_pwm_receiver_calculate_channel_value(chNumber);		// calculate the value of the channel requested
 800200e:	f7ff feaf 	bl	8001d70 <FAC_pwm_receiver_calculate_channel_value>
 8002012:	e7f5      	b.n	8002000 <FAC_std_receiver_GET_channel+0x10>
			if (chNumber <= PPM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 8002014:	2808      	cmp	r0, #8
 8002016:	d8f3      	bhi.n	8002000 <FAC_std_receiver_GET_channel+0x10>
				FAC_ppm_receiver_calculate_channels_values();
 8002018:	f7ff fe2e 	bl	8001c78 <FAC_ppm_receiver_calculate_channels_values>
 800201c:	e7f0      	b.n	8002000 <FAC_std_receiver_GET_channel+0x10>
 800201e:	46c0      	nop			@ (mov r8, r8)
 8002020:	20000284 	.word	0x20000284

08002024 <FAC_std_receiver_new_channel_value>:
/**
 * @brief 		Allows the different types of receiver to set the new value of a specific channel
 * @visibility	Everywhere
 * @retval		Return 0 if the new value was inside the range, 1 if it was outside the range so it is resized to max value allowed
 */
uint8_t FAC_std_receiver_new_channel_value(uint8_t chNumber, uint16_t value) {
 8002024:	b510      	push	{r4, lr}
 8002026:	000c      	movs	r4, r1
	uint16_t valueStored = FAC_std_receiver_SET_channel(chNumber, value);
 8002028:	f7ff ffd0 	bl	8001fcc <FAC_std_receiver_SET_channel>
	if (value != valueStored)
 800202c:	4284      	cmp	r4, r0
 800202e:	d101      	bne.n	8002034 <FAC_std_receiver_new_channel_value+0x10>
		return 1;	// the value stored was not in the range (value stored do not correspond to "value")
	return 0;
 8002030:	2000      	movs	r0, #0
}
 8002032:	bd10      	pop	{r4, pc}
		return 1;	// the value stored was not in the range (value stored do not correspond to "value")
 8002034:	2001      	movs	r0, #1
 8002036:	e7fc      	b.n	8002032 <FAC_std_receiver_new_channel_value+0xe>

08002038 <FAC_std_reciever_init>:
/**
 * @brief 	Initialize the std_reciever with all channels to zero, and initialize the correct receiver type
 * @visibility	Everywhere
 * @note  	It must be used at the firmware start up only
 */
void FAC_std_reciever_init(uint8_t type) {
 8002038:	b510      	push	{r4, lr}
	for (int i = 0; i < RECEIVER_CHANNELS_NUMBER; i++) {	// initialize all the channels value to zero
 800203a:	2300      	movs	r3, #0
 800203c:	e004      	b.n	8002048 <FAC_std_reciever_init+0x10>
		receiver.channels[i] = 0;
 800203e:	4a0a      	ldr	r2, [pc, #40]	@ (8002068 <FAC_std_reciever_init+0x30>)
 8002040:	0059      	lsls	r1, r3, #1
 8002042:	2400      	movs	r4, #0
 8002044:	528c      	strh	r4, [r1, r2]
	for (int i = 0; i < RECEIVER_CHANNELS_NUMBER; i++) {	// initialize all the channels value to zero
 8002046:	3301      	adds	r3, #1
 8002048:	2b07      	cmp	r3, #7
 800204a:	ddf8      	ble.n	800203e <FAC_std_reciever_init+0x6>
	}
	receiver.type = type;
 800204c:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <FAC_std_reciever_init+0x30>)
 800204e:	7418      	strb	r0, [r3, #16]
	switch (receiver.type) {
 8002050:	2800      	cmp	r0, #0
 8002052:	d002      	beq.n	800205a <FAC_std_reciever_init+0x22>
 8002054:	2801      	cmp	r0, #1
 8002056:	d003      	beq.n	8002060 <FAC_std_reciever_init+0x28>
			break;
		case RECEIVER_TYPE_ELRS:
			// INITIALZE THIS TYPE OF RECEIVER..
			break;
	}
}
 8002058:	bd10      	pop	{r4, pc}
			FAC_pwm_receiver_init();
 800205a:	f7ff fec5 	bl	8001de8 <FAC_pwm_receiver_init>
			break;
 800205e:	e7fb      	b.n	8002058 <FAC_std_reciever_init+0x20>
			FAC_ppm_receiver_init();
 8002060:	f7ff fe38 	bl	8001cd4 <FAC_ppm_receiver_init>
}
 8002064:	e7f8      	b.n	8002058 <FAC_std_reciever_init+0x20>
 8002066:	46c0      	nop			@ (mov r8, r8)
 8002068:	20000284 	.word	0x20000284

0800206c <HAL_GPIO_EXTI_Callback>:

/**
 * @brief 		This function redirect the callback of the HW channle pins to the correct type of receiver function
 * @visibility	Everywhere
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800206c:	b510      	push	{r4, lr}
 800206e:	0004      	movs	r4, r0
	/* check the edge that triggered the interrupt */
	GPIO_PinState edge;
	switch (GPIO_Pin) {
 8002070:	2380      	movs	r3, #128	@ 0x80
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	4298      	cmp	r0, r3
 8002076:	d00e      	beq.n	8002096 <HAL_GPIO_EXTI_Callback+0x2a>
		case CH4_Pin:	// the only pin with port A
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
			break;
		default:	// other pins has port B
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 8002078:	0001      	movs	r1, r0
 800207a:	480c      	ldr	r0, [pc, #48]	@ (80020ac <HAL_GPIO_EXTI_Callback+0x40>)
 800207c:	f001 fbf6 	bl	800386c <HAL_GPIO_ReadPin>
			break;
	}

	switch (receiver.type) {
 8002080:	4b0b      	ldr	r3, [pc, #44]	@ (80020b0 <HAL_GPIO_EXTI_Callback+0x44>)
 8002082:	7c1b      	ldrb	r3, [r3, #16]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00d      	beq.n	80020a4 <HAL_GPIO_EXTI_Callback+0x38>
 8002088:	2b01      	cmp	r3, #1
 800208a:	d10e      	bne.n	80020aa <HAL_GPIO_EXTI_Callback+0x3e>
		case RECEIVER_TYPE_PWM:
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
			break;
		case RECEIVER_TYPE_PPM:
			if (GPIO_Pin == CH1_Pin)	// only on ch1 arrives ppm signal from FS2A receiver
 800208c:	2c20      	cmp	r4, #32
 800208e:	d10c      	bne.n	80020aa <HAL_GPIO_EXTI_Callback+0x3e>
				FAC_ppm_receiver_Callback(edge);
 8002090:	f7ff fdc4 	bl	8001c1c <FAC_ppm_receiver_Callback>
			break;
			// NOT USED FOR NRF24 AND ELRS BECAUSE THEY USE A SERIA CONNECTION TO COMUNICATE
	}
}
 8002094:	e009      	b.n	80020aa <HAL_GPIO_EXTI_Callback+0x3e>
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
 8002096:	2180      	movs	r1, #128	@ 0x80
 8002098:	2090      	movs	r0, #144	@ 0x90
 800209a:	0209      	lsls	r1, r1, #8
 800209c:	05c0      	lsls	r0, r0, #23
 800209e:	f001 fbe5 	bl	800386c <HAL_GPIO_ReadPin>
			break;
 80020a2:	e7ed      	b.n	8002080 <HAL_GPIO_EXTI_Callback+0x14>
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
 80020a4:	0021      	movs	r1, r4
 80020a6:	f7ff fe2b 	bl	8001d00 <FAC_pwm_receiver_Callback>
}
 80020aa:	bd10      	pop	{r4, pc}
 80020ac:	48000400 	.word	0x48000400
 80020b0:	20000284 	.word	0x20000284

080020b4 <FAC_functions_SET_input_channels>:
/* ----------------------PRIVATE FUNCTIONS---------------------- */
/*
 * @brief	getter and setter functions
 */
static void FAC_functions_SET_input_channels(uint8_t functionNumber, uint8_t inputChannel) {
	sFunctions.special_functions_input_channels[functionNumber] = inputChannel;
 80020b4:	4b01      	ldr	r3, [pc, #4]	@ (80020bc <FAC_functions_SET_input_channels+0x8>)
 80020b6:	5419      	strb	r1, [r3, r0]
}
 80020b8:	4770      	bx	lr
 80020ba:	46c0      	nop			@ (mov r8, r8)
 80020bc:	20000298 	.word	0x20000298

080020c0 <FAC_functions_SET_input>:

static void FAC_functions_SET_input(uint8_t functionNumber, float inputValue) {
	sFunctions.special_functions_inputs[functionNumber] = inputValue;
 80020c0:	4b02      	ldr	r3, [pc, #8]	@ (80020cc <FAC_functions_SET_input+0xc>)
 80020c2:	3004      	adds	r0, #4
 80020c4:	0080      	lsls	r0, r0, #2
 80020c6:	181b      	adds	r3, r3, r0
 80020c8:	6059      	str	r1, [r3, #4]
}
 80020ca:	4770      	bx	lr
 80020cc:	20000298 	.word	0x20000298

080020d0 <FAC_functions_GET_input_channel_number>:

static uint8_t FAC_functions_GET_input_channel_number(uint8_t functionNumber) {
	return sFunctions.special_functions_input_channels[functionNumber];
 80020d0:	4b01      	ldr	r3, [pc, #4]	@ (80020d8 <FAC_functions_GET_input_channel_number+0x8>)
 80020d2:	5c18      	ldrb	r0, [r3, r0]
}
 80020d4:	4770      	bx	lr
 80020d6:	46c0      	nop			@ (mov r8, r8)
 80020d8:	20000298 	.word	0x20000298

080020dc <FAC_functions_GET_output>:

/* ----------------------PUBBLIC FUNCTIONS---------------------- */

float FAC_functions_GET_output(uint8_t functionNumber) {
	return sFunctions.special_functions_outouts[functionNumber];
 80020dc:	4b02      	ldr	r3, [pc, #8]	@ (80020e8 <FAC_functions_GET_output+0xc>)
 80020de:	3018      	adds	r0, #24
 80020e0:	0080      	lsls	r0, r0, #2
 80020e2:	181b      	adds	r3, r3, r0
 80020e4:	6858      	ldr	r0, [r3, #4]
}
 80020e6:	4770      	bx	lr
 80020e8:	20000298 	.word	0x20000298

080020ec <FAC_functions_GET_input>:

float FAC_functions_GET_input(uint8_t functionNumber) {
	return sFunctions.special_functions_inputs[functionNumber];
 80020ec:	4b02      	ldr	r3, [pc, #8]	@ (80020f8 <FAC_functions_GET_input+0xc>)
 80020ee:	3004      	adds	r0, #4
 80020f0:	0080      	lsls	r0, r0, #2
 80020f2:	181b      	adds	r3, r3, r0
 80020f4:	6858      	ldr	r0, [r3, #4]
}
 80020f6:	4770      	bx	lr
 80020f8:	20000298 	.word	0x20000298

080020fc <FAC_functions_SET_output>:

void FAC_functions_SET_output(uint8_t functionNumber, float outputValue) {
	sFunctions.special_functions_outouts[functionNumber] = outputValue;
 80020fc:	4b02      	ldr	r3, [pc, #8]	@ (8002108 <FAC_functions_SET_output+0xc>)
 80020fe:	3018      	adds	r0, #24
 8002100:	0080      	lsls	r0, r0, #2
 8002102:	181b      	adds	r3, r3, r0
 8002104:	6059      	str	r1, [r3, #4]
}
 8002106:	4770      	bx	lr
 8002108:	20000298 	.word	0x20000298

0800210c <FAC_functions_update_inputs>:
/*
 * @brief		Take all the input value and calculate the normalized value
 * @IMPORTANT	!!!! MUST BE CALLED AFTER EACH CALL OF THE FUCTIONS UPDATE !!!!
 * @note		take in input the settings input array from settings
 */
void FAC_functions_update_inputs() {
 800210c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800210e:	b083      	sub	sp, #12
//			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
//
//			FAC_functions_SET_input(i, inputValue);	// store the value into the struct array (where all mixes will take them)
//		}
//	}
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {
 8002110:	2500      	movs	r5, #0
 8002112:	e000      	b.n	8002116 <FAC_functions_update_inputs+0xa>
 8002114:	3501      	adds	r5, #1
 8002116:	2d13      	cmp	r5, #19
 8002118:	dc22      	bgt.n	8002160 <FAC_functions_update_inputs+0x54>
		uint8_t chNumber = FAC_functions_GET_input_channel_number(i);	// get channel number corresponding to the input evaluated
 800211a:	b2ee      	uxtb	r6, r5
 800211c:	0030      	movs	r0, r6
 800211e:	f7ff ffd7 	bl	80020d0 <FAC_functions_GET_input_channel_number>
 8002122:	1e04      	subs	r4, r0, #0

		if (chNumber != 0) {	// if this channel is valid
 8002124:	d0f6      	beq.n	8002114 <FAC_functions_update_inputs+0x8>
			uint16_t receiverResolution = FAC_settings_GET_value(FAC_SETTINGS_CODE_RECEIVER_RESOLUTION);
 8002126:	2014      	movs	r0, #20
 8002128:	f7ff ff40 	bl	8001fac <FAC_settings_GET_value>
 800212c:	0007      	movs	r7, r0
			uint16_t rxValue = FAC_std_receiver_GET_channel(chNumber);
 800212e:	0020      	movs	r0, r4
 8002130:	f7ff ff5e 	bl	8001ff0 <FAC_std_receiver_GET_channel>
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 8002134:	f7ff fa68 	bl	8001608 <__aeabi_ui2f>
 8002138:	1c04      	adds	r4, r0, #0
 800213a:	0038      	movs	r0, r7
 800213c:	f7ff fa64 	bl	8001608 <__aeabi_ui2f>
 8002140:	1c01      	adds	r1, r0, #0
 8002142:	1c20      	adds	r0, r4, #0
 8002144:	f7fe fcb4 	bl	8000ab0 <__aeabi_fdiv>
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 8002148:	22fe      	movs	r2, #254	@ 0xfe
 800214a:	0592      	lsls	r2, r2, #22
 800214c:	9200      	str	r2, [sp, #0]
 800214e:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <FAC_functions_update_inputs+0x58>)
 8002150:	2100      	movs	r1, #0
 8002152:	f7ff fb4f 	bl	80017f4 <map_float>
 8002156:	1c01      	adds	r1, r0, #0

			FAC_functions_SET_input(i, inputValue);	// store the value into the struct array (where all mixes will take them)
 8002158:	0030      	movs	r0, r6
 800215a:	f7ff ffb1 	bl	80020c0 <FAC_functions_SET_input>
 800215e:	e7d9      	b.n	8002114 <FAC_functions_update_inputs+0x8>
		}
	}
}
 8002160:	b003      	add	sp, #12
 8002162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002164:	bf800000 	.word	0xbf800000

08002168 <FAC_functions_update>:

/*
 * @brief	this function update the special function output corresponding to the id given
 * @note	Some function can be used for multiple times (ex: direct link to channel, each id is a different function input for the same algorithm)
 */
void FAC_functions_update(uint8_t sFunctionID) {
 8002168:	b510      	push	{r4, lr}
	switch (sFunctionID) {
 800216a:	2807      	cmp	r0, #7
 800216c:	d900      	bls.n	8002170 <FAC_functions_update+0x8>
			 case FAC_SPECIAL_FUNCTION_<NAME>:
			 FAC_<name>_function_update(sFunctionID);
			 break;
			 */
	}
}
 800216e:	bd10      	pop	{r4, pc}
			FAC_direct_link_function_update(sFunctionID);
 8002170:	f000 f8e2 	bl	8002338 <FAC_direct_link_function_update>
}
 8002174:	e7fb      	b.n	800216e <FAC_functions_update+0x6>

08002176 <FAC_functions_init>:
/*
 * @brief		Initialize the special functions struct
 * @IMPORTANT	!! BEFORE CALLING THIS FUNCTION MAKE SECURE TO LOAD SETTINGS FROM EEPROM !!
 * @note		initialized to zero (all disabled all mix input and output)
 */
void FAC_functions_init() {
 8002176:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002178:	2500      	movs	r5, #0
 800217a:	e013      	b.n	80021a4 <FAC_functions_init+0x2e>
		FAC_functions_SET_input_channels(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_SPECIAL_FUNCTION1_INPUT_CHANNEL + i));
 800217c:	b2ec      	uxtb	r4, r5
 800217e:	0020      	movs	r0, r4
 8002180:	3026      	adds	r0, #38	@ 0x26
 8002182:	b2c0      	uxtb	r0, r0
 8002184:	f7ff ff12 	bl	8001fac <FAC_settings_GET_value>
 8002188:	b2c1      	uxtb	r1, r0
 800218a:	0020      	movs	r0, r4
 800218c:	f7ff ff92 	bl	80020b4 <FAC_functions_SET_input_channels>
		FAC_functions_SET_input(i, 0.0f);
 8002190:	2600      	movs	r6, #0
 8002192:	1c31      	adds	r1, r6, #0
 8002194:	0020      	movs	r0, r4
 8002196:	f7ff ff93 	bl	80020c0 <FAC_functions_SET_input>
		FAC_functions_SET_output(i, 0.0f);
 800219a:	1c31      	adds	r1, r6, #0
 800219c:	0020      	movs	r0, r4
 800219e:	f7ff ffad 	bl	80020fc <FAC_functions_SET_output>
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 80021a2:	3501      	adds	r5, #1
 80021a4:	2d13      	cmp	r5, #19
 80021a6:	dde9      	ble.n	800217c <FAC_functions_init+0x6>
	}
}
 80021a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080021ac <FAC_mixes_SET_current_mix>:
/* ----------------------PRIVATE FUNCTIONS---------------------- */
/* @brief	getters and setters
 *
 */
static void FAC_mixes_SET_current_mix(uint8_t currentMix) {
	mixes.current_mix = currentMix;
 80021ac:	4b01      	ldr	r3, [pc, #4]	@ (80021b4 <FAC_mixes_SET_current_mix+0x8>)
 80021ae:	7018      	strb	r0, [r3, #0]
}
 80021b0:	4770      	bx	lr
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	2000034c 	.word	0x2000034c

080021b8 <FAC_mixes_SET_input>:

static void FAC_mixes_SET_input(uint8_t inputNumber, float inputValue) {
	mixes.mix_input[inputNumber] = inputValue;
 80021b8:	4b02      	ldr	r3, [pc, #8]	@ (80021c4 <FAC_mixes_SET_input+0xc>)
 80021ba:	3002      	adds	r0, #2
 80021bc:	0080      	lsls	r0, r0, #2
 80021be:	181b      	adds	r3, r3, r0
 80021c0:	6059      	str	r1, [r3, #4]
}
 80021c2:	4770      	bx	lr
 80021c4:	2000034c 	.word	0x2000034c

080021c8 <FAC_mixes_SET_input_channel_number>:

static void FAC_mixes_SET_input_channel_number(uint8_t inputNumber, uint8_t inputChannel) {
	mixes.mix_input_channels_number[inputNumber] = inputChannel;
 80021c8:	4b01      	ldr	r3, [pc, #4]	@ (80021d0 <FAC_mixes_SET_input_channel_number+0x8>)
 80021ca:	181b      	adds	r3, r3, r0
 80021cc:	7059      	strb	r1, [r3, #1]
}
 80021ce:	4770      	bx	lr
 80021d0:	2000034c 	.word	0x2000034c

080021d4 <FAC_mixes_SET_output>:

static void FAC_mixes_SET_output(uint8_t outputNumber, float value) {
	mixes.mix_output[outputNumber] = value;
 80021d4:	4b02      	ldr	r3, [pc, #8]	@ (80021e0 <FAC_mixes_SET_output+0xc>)
 80021d6:	300c      	adds	r0, #12
 80021d8:	0080      	lsls	r0, r0, #2
 80021da:	181b      	adds	r3, r3, r0
 80021dc:	6059      	str	r1, [r3, #4]
}
 80021de:	4770      	bx	lr
 80021e0:	2000034c 	.word	0x2000034c

080021e4 <FAC_mixes_SET_input_reversed>:

static void FAC_mixes_SET_input_reversed(uint8_t inputNumber, uint8_t isReversed) {
	mixes.mix_input_reversed[inputNumber] = isReversed;
 80021e4:	4b02      	ldr	r3, [pc, #8]	@ (80021f0 <FAC_mixes_SET_input_reversed+0xc>)
 80021e6:	181b      	adds	r3, r3, r0
 80021e8:	332c      	adds	r3, #44	@ 0x2c
 80021ea:	7019      	strb	r1, [r3, #0]
}
 80021ec:	4770      	bx	lr
 80021ee:	46c0      	nop			@ (mov r8, r8)
 80021f0:	2000034c 	.word	0x2000034c

080021f4 <FAC_mixes_GET_current_mix>:

static uint8_t FAC_mixes_GET_current_mix() {
	return mixes.current_mix;
 80021f4:	4b01      	ldr	r3, [pc, #4]	@ (80021fc <FAC_mixes_GET_current_mix+0x8>)
 80021f6:	7818      	ldrb	r0, [r3, #0]
}
 80021f8:	4770      	bx	lr
 80021fa:	46c0      	nop			@ (mov r8, r8)
 80021fc:	2000034c 	.word	0x2000034c

08002200 <FAC_mixes_GET_input_channel_number>:

static uint8_t FAC_mixes_GET_input_channel_number(uint8_t inputNumber) {
	return mixes.mix_input_channels_number[inputNumber];
 8002200:	4b01      	ldr	r3, [pc, #4]	@ (8002208 <FAC_mixes_GET_input_channel_number+0x8>)
 8002202:	181b      	adds	r3, r3, r0
 8002204:	7858      	ldrb	r0, [r3, #1]
}
 8002206:	4770      	bx	lr
 8002208:	2000034c 	.word	0x2000034c

0800220c <FAC_mixes_GET_output>:
}

/* ----------------------PUBBLIC FUNCTIONS---------------------- */

float FAC_mixes_GET_output(uint8_t outputNumber) {
	return mixes.mix_output[outputNumber];
 800220c:	4b02      	ldr	r3, [pc, #8]	@ (8002218 <FAC_mixes_GET_output+0xc>)
 800220e:	300c      	adds	r0, #12
 8002210:	0080      	lsls	r0, r0, #2
 8002212:	181b      	adds	r3, r3, r0
 8002214:	6858      	ldr	r0, [r3, #4]
}
 8002216:	4770      	bx	lr
 8002218:	2000034c 	.word	0x2000034c

0800221c <FAC_mixes_GET_input>:

float FAC_mixes_GET_input(uint8_t inputNumber) {
	return mixes.mix_input[inputNumber];
 800221c:	4b02      	ldr	r3, [pc, #8]	@ (8002228 <FAC_mixes_GET_input+0xc>)
 800221e:	3002      	adds	r0, #2
 8002220:	0080      	lsls	r0, r0, #2
 8002222:	181b      	adds	r3, r3, r0
 8002224:	6858      	ldr	r0, [r3, #4]
}
 8002226:	4770      	bx	lr
 8002228:	2000034c 	.word	0x2000034c

0800222c <FAC_mixes_update_mix_outputs>:
/*
 * @brief		Take all the outputs value given by the mix and copy them into the mixes output array
 * @IMPORTANT	!!!! MUST BE CALLED AFTER EACH CALL OF THE MIX UPDATE !!!!
 * @note		this function will not modify the value of the single mix output array
 */
void FAC_mixes_update_mix_outputs(float mix_output[]) {
 800222c:	b570      	push	{r4, r5, r6, lr}
 800222e:	0005      	movs	r5, r0
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 8002230:	2400      	movs	r4, #0
 8002232:	e005      	b.n	8002240 <FAC_mixes_update_mix_outputs+0x14>
		FAC_mixes_SET_output(i, mix_output[i]);
 8002234:	00a3      	lsls	r3, r4, #2
 8002236:	58e9      	ldr	r1, [r5, r3]
 8002238:	b2e0      	uxtb	r0, r4
 800223a:	f7ff ffcb 	bl	80021d4 <FAC_mixes_SET_output>
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 800223e:	3401      	adds	r4, #1
 8002240:	2c09      	cmp	r4, #9
 8002242:	ddf7      	ble.n	8002234 <FAC_mixes_update_mix_outputs+0x8>
	}
}
 8002244:	bd70      	pop	{r4, r5, r6, pc}
	...

08002248 <FAC_mixes_update_mix_inputs>:
/*
 * @brief		Take all the input value and calculate the normalized value
 * @IMPORTANT	!!!! MUST BE CALLED AFTER EACH CALL OF THE MIX UPDATE !!!!
 * @note		take in input the settings input array from settings
 */
void FAC_mixes_update_mix_inputs() {
 8002248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800224a:	b083      	sub	sp, #12
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 800224c:	2500      	movs	r5, #0
 800224e:	e004      	b.n	800225a <FAC_mixes_update_mix_inputs+0x12>
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]

			// reverse input if it is reversed
			if(FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_REVERSED + i)) inputValue = inputValue * (-1.0f) ;

			FAC_mixes_SET_input(i, inputValue);	// store the value into the struct array (where all mixes will take them)
 8002250:	1c21      	adds	r1, r4, #0
 8002252:	0030      	movs	r0, r6
 8002254:	f7ff ffb0 	bl	80021b8 <FAC_mixes_SET_input>
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 8002258:	3501      	adds	r5, #1
 800225a:	2d07      	cmp	r5, #7
 800225c:	dc2a      	bgt.n	80022b4 <FAC_mixes_update_mix_inputs+0x6c>
		uint8_t chNumber = FAC_mixes_GET_input_channel_number(i);	// get channel number corresponding to the input evaluated
 800225e:	b2ee      	uxtb	r6, r5
 8002260:	0030      	movs	r0, r6
 8002262:	f7ff ffcd 	bl	8002200 <FAC_mixes_GET_input_channel_number>
 8002266:	1e04      	subs	r4, r0, #0
		if (chNumber != 0) {	// if this channel is valid
 8002268:	d0f6      	beq.n	8002258 <FAC_mixes_update_mix_inputs+0x10>
			uint16_t receiverResolution = FAC_settings_GET_value(FAC_SETTINGS_CODE_RECEIVER_RESOLUTION);
 800226a:	2014      	movs	r0, #20
 800226c:	f7ff fe9e 	bl	8001fac <FAC_settings_GET_value>
 8002270:	0007      	movs	r7, r0
			uint16_t rxValue = FAC_std_receiver_GET_channel(chNumber);
 8002272:	0020      	movs	r0, r4
 8002274:	f7ff febc 	bl	8001ff0 <FAC_std_receiver_GET_channel>
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 8002278:	f7ff f9c6 	bl	8001608 <__aeabi_ui2f>
 800227c:	1c04      	adds	r4, r0, #0
 800227e:	0038      	movs	r0, r7
 8002280:	f7ff f9c2 	bl	8001608 <__aeabi_ui2f>
 8002284:	1c01      	adds	r1, r0, #0
 8002286:	1c20      	adds	r0, r4, #0
 8002288:	f7fe fc12 	bl	8000ab0 <__aeabi_fdiv>
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 800228c:	22fe      	movs	r2, #254	@ 0xfe
 800228e:	0592      	lsls	r2, r2, #22
 8002290:	9200      	str	r2, [sp, #0]
 8002292:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <FAC_mixes_update_mix_inputs+0x70>)
 8002294:	2100      	movs	r1, #0
 8002296:	f7ff faad 	bl	80017f4 <map_float>
 800229a:	1c04      	adds	r4, r0, #0
			if(FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_REVERSED + i)) inputValue = inputValue * (-1.0f) ;
 800229c:	0030      	movs	r0, r6
 800229e:	301e      	adds	r0, #30
 80022a0:	b2c0      	uxtb	r0, r0
 80022a2:	f7ff fe83 	bl	8001fac <FAC_settings_GET_value>
 80022a6:	2800      	cmp	r0, #0
 80022a8:	d0d2      	beq.n	8002250 <FAC_mixes_update_mix_inputs+0x8>
 80022aa:	2380      	movs	r3, #128	@ 0x80
 80022ac:	061b      	lsls	r3, r3, #24
 80022ae:	469c      	mov	ip, r3
 80022b0:	4464      	add	r4, ip
 80022b2:	e7cd      	b.n	8002250 <FAC_mixes_update_mix_inputs+0x8>
		}
	}
}
 80022b4:	b003      	add	sp, #12
 80022b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022b8:	bf800000 	.word	0xbf800000

080022bc <FAC_mix_update>:

/*
 *
 *
 */
void FAC_mix_update() {							// 5) of HOW TO MAKE A MIX
 80022bc:	b510      	push	{r4, lr}
	uint8_t currentMix = FAC_mixes_GET_current_mix();
 80022be:	f7ff ff99 	bl	80021f4 <FAC_mixes_GET_current_mix>
	switch (currentMix) {
 80022c2:	2801      	cmp	r0, #1
 80022c4:	d000      	beq.n	80022c8 <FAC_mix_update+0xc>
		case FAC_MIX_<NAME>:
			FAC_<name>_mix_update();
		break;
		*/
	}
}
 80022c6:	bd10      	pop	{r4, pc}
			FAC_simple_tank_mix_update();
 80022c8:	f000 f856 	bl	8002378 <FAC_simple_tank_mix_update>
}
 80022cc:	e7fb      	b.n	80022c6 <FAC_mix_update+0xa>
	...

080022d0 <FAC_mixes_init>:
/*
 * @brief		Initialize the mixes struct
 * @IMPORTANT	!! BEFORE CALLING THIS FUNCTION MAKE SECURE TO LOAD SETTINGS FROM EEPROM !!
 * @note		initialized to zero (all disabled all mix input and output) get the channels of all inputs
 */
void FAC_mixes_init() {
 80022d0:	b570      	push	{r4, r5, r6, lr}
	FAC_mixes_SET_current_mix(FAC_settings_GET_value(FAC_SETTINGS_CODE_ACTIVE_MIX));	// get the active mix from the settings
 80022d2:	2015      	movs	r0, #21
 80022d4:	f7ff fe6a 	bl	8001fac <FAC_settings_GET_value>
 80022d8:	b2c0      	uxtb	r0, r0
 80022da:	f7ff ff67 	bl	80021ac <FAC_mixes_SET_current_mix>

	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 80022de:	2400      	movs	r4, #0
 80022e0:	e019      	b.n	8002316 <FAC_mixes_init+0x46>
		FAC_mixes_SET_input_channel_number(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_CHANNEL + i));// take from settings the inputvalues
 80022e2:	b2e5      	uxtb	r5, r4
 80022e4:	0028      	movs	r0, r5
 80022e6:	3016      	adds	r0, #22
 80022e8:	b2c0      	uxtb	r0, r0
 80022ea:	f7ff fe5f 	bl	8001fac <FAC_settings_GET_value>
 80022ee:	b2c1      	uxtb	r1, r0
 80022f0:	0028      	movs	r0, r5
 80022f2:	f7ff ff69 	bl	80021c8 <FAC_mixes_SET_input_channel_number>
		FAC_mixes_SET_input_reversed(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_REVERSED + i));
 80022f6:	0028      	movs	r0, r5
 80022f8:	301e      	adds	r0, #30
 80022fa:	b2c0      	uxtb	r0, r0
 80022fc:	f7ff fe56 	bl	8001fac <FAC_settings_GET_value>
 8002300:	b2c1      	uxtb	r1, r0
 8002302:	0028      	movs	r0, r5
 8002304:	f7ff ff6e 	bl	80021e4 <FAC_mixes_SET_input_reversed>
		mixes.mix_input[i] = 0.0f;
 8002308:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <FAC_mixes_init+0x64>)
 800230a:	1ca2      	adds	r2, r4, #2
 800230c:	0092      	lsls	r2, r2, #2
 800230e:	189b      	adds	r3, r3, r2
 8002310:	2200      	movs	r2, #0
 8002312:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002314:	3401      	adds	r4, #1
 8002316:	2c07      	cmp	r4, #7
 8002318:	dde3      	ble.n	80022e2 <FAC_mixes_init+0x12>
	}

	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {	// set all output to 0 and set them to non reversed
 800231a:	2200      	movs	r2, #0
 800231c:	e007      	b.n	800232e <FAC_mixes_init+0x5e>
		mixes.mix_output[i] = 0;
 800231e:	4b05      	ldr	r3, [pc, #20]	@ (8002334 <FAC_mixes_init+0x64>)
 8002320:	0011      	movs	r1, r2
 8002322:	310c      	adds	r1, #12
 8002324:	0089      	lsls	r1, r1, #2
 8002326:	185b      	adds	r3, r3, r1
 8002328:	2100      	movs	r1, #0
 800232a:	6059      	str	r1, [r3, #4]
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {	// set all output to 0 and set them to non reversed
 800232c:	3201      	adds	r2, #1
 800232e:	2a09      	cmp	r2, #9
 8002330:	ddf5      	ble.n	800231e <FAC_mixes_init+0x4e>
	}
}
 8002332:	bd70      	pop	{r4, r5, r6, pc}
 8002334:	2000034c 	.word	0x2000034c

08002338 <FAC_direct_link_function_update>:
 *
 * 	direct link from the input, same value
 *
 */

void FAC_direct_link_function_update(uint8_t sFunctionID) {		// 4) of HOW TO MAKE A SPECIAL FUNCTION
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	0005      	movs	r5, r0
	// this code must be left as it is, DON'T TOUCH IT!
	uint8_t functionArrayPosition = sFunctionID;// position for the input and output in the functions array
	FAC_functions_update_inputs();
 800233c:	f7ff fee6 	bl	800210c <FAC_functions_update_inputs>
	float input = FAC_functions_GET_input(functionArrayPosition);
 8002340:	0028      	movs	r0, r5
 8002342:	f7ff fed3 	bl	80020ec <FAC_functions_GET_input>
 8002346:	1c04      	adds	r4, r0, #0

	output = input;		// direct link to the output

	/* INSERT YOUR CODE HERE -END- */
	// keep outputs in range
	if (output > 1.0f)
 8002348:	21fe      	movs	r1, #254	@ 0xfe
 800234a:	0589      	lsls	r1, r1, #22
 800234c:	f7fe f878 	bl	8000440 <__aeabi_fcmpgt>
 8002350:	2800      	cmp	r0, #0
 8002352:	d006      	beq.n	8002362 <FAC_direct_link_function_update+0x2a>
		output = 1.0f;
 8002354:	24fe      	movs	r4, #254	@ 0xfe
 8002356:	05a4      	lsls	r4, r4, #22
	if (output < -1.0f)
		output = -1.0f;
	// update outputs values on mixes struct
	FAC_functions_SET_output(functionArrayPosition, output);
 8002358:	1c21      	adds	r1, r4, #0
 800235a:	0028      	movs	r0, r5
 800235c:	f7ff fece 	bl	80020fc <FAC_functions_SET_output>
}
 8002360:	bd70      	pop	{r4, r5, r6, pc}
	if (output < -1.0f)
 8002362:	4904      	ldr	r1, [pc, #16]	@ (8002374 <FAC_direct_link_function_update+0x3c>)
 8002364:	1c20      	adds	r0, r4, #0
 8002366:	f7fe f857 	bl	8000418 <__aeabi_fcmplt>
 800236a:	2800      	cmp	r0, #0
 800236c:	d0f4      	beq.n	8002358 <FAC_direct_link_function_update+0x20>
		output = -1.0f;
 800236e:	4c01      	ldr	r4, [pc, #4]	@ (8002374 <FAC_direct_link_function_update+0x3c>)
 8002370:	e7f2      	b.n	8002358 <FAC_direct_link_function_update+0x20>
 8002372:	46c0      	nop			@ (mov r8, r8)
 8002374:	bf800000 	.word	0xbf800000

08002378 <FAC_simple_tank_mix_update>:

/*
 * @brief	Calculate the mix output values
 *
 */
void FAC_simple_tank_mix_update() {											 // 4) of HOW TO MAKE A MIX
 8002378:	b530      	push	{r4, r5, lr}
 800237a:	b093      	sub	sp, #76	@ 0x4c
	// this code must be left as it is, DON'T TOUCH IT!
	float outputs[MIXES_MAX_OUTPUTS_NUMBER];
	float inputs[MIXES_MAX_INPUTS_NUMBER];
	FAC_mixes_update_mix_inputs();	// update the mix input in base of the settings and rx channels
 800237c:	f7ff ff64 	bl	8002248 <FAC_mixes_update_mix_inputs>
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 8002380:	2300      	movs	r3, #0
 8002382:	e004      	b.n	800238e <FAC_simple_tank_mix_update+0x16>
		outputs[i] = 0.0f;
 8002384:	0099      	lsls	r1, r3, #2
 8002386:	aa08      	add	r2, sp, #32
 8002388:	2000      	movs	r0, #0
 800238a:	5088      	str	r0, [r1, r2]
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 800238c:	3301      	adds	r3, #1
 800238e:	2b09      	cmp	r3, #9
 8002390:	ddf8      	ble.n	8002384 <FAC_simple_tank_mix_update+0xc>
		}
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 8002392:	2400      	movs	r4, #0
 8002394:	e006      	b.n	80023a4 <FAC_simple_tank_mix_update+0x2c>
		inputs[i] = FAC_mixes_GET_input(i);
 8002396:	b2e0      	uxtb	r0, r4
 8002398:	f7ff ff40 	bl	800221c <FAC_mixes_GET_input>
 800239c:	00a3      	lsls	r3, r4, #2
 800239e:	466a      	mov	r2, sp
 80023a0:	50d0      	str	r0, [r2, r3]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 80023a2:	3401      	adds	r4, #1
 80023a4:	2c07      	cmp	r4, #7
 80023a6:	ddf6      	ble.n	8002396 <FAC_simple_tank_mix_update+0x1e>
	 * - in the outputs array you have to write in the same order you written above all outputs for servos and motors
	 * 		outputs values must stay in this range [-1.0, +1.0]
	 */
	// write here the code of your mix

	outputs[OUTPUT_MOTOR_RIGHT] = inputs[INPUT_THROTTLE] + inputs[INPUT_STEERING];
 80023a8:	9c00      	ldr	r4, [sp, #0]
 80023aa:	9d01      	ldr	r5, [sp, #4]
 80023ac:	1c29      	adds	r1, r5, #0
 80023ae:	1c20      	adds	r0, r4, #0
 80023b0:	f7fe f98c 	bl	80006cc <__aeabi_fadd>
 80023b4:	9009      	str	r0, [sp, #36]	@ 0x24
	outputs[OUTPUT_MOTOR_LEFT] = inputs[INPUT_THROTTLE] - inputs[INPUT_STEERING];
 80023b6:	1c29      	adds	r1, r5, #0
 80023b8:	1c20      	adds	r0, r4, #0
 80023ba:	f7fe fea1 	bl	8001100 <__aeabi_fsub>
 80023be:	9008      	str	r0, [sp, #32]

	/* INSERT YOUR CODE HERE -END- */
	// keep outputs in range
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 80023c0:	2400      	movs	r4, #0
 80023c2:	e000      	b.n	80023c6 <FAC_simple_tank_mix_update+0x4e>
 80023c4:	3401      	adds	r4, #1
 80023c6:	2c09      	cmp	r4, #9
 80023c8:	dc1a      	bgt.n	8002400 <FAC_simple_tank_mix_update+0x88>
		if (outputs[i] > 1.0f)
 80023ca:	00a3      	lsls	r3, r4, #2
 80023cc:	aa08      	add	r2, sp, #32
 80023ce:	5898      	ldr	r0, [r3, r2]
 80023d0:	21fe      	movs	r1, #254	@ 0xfe
 80023d2:	0589      	lsls	r1, r1, #22
 80023d4:	f7fe f834 	bl	8000440 <__aeabi_fcmpgt>
 80023d8:	2800      	cmp	r0, #0
 80023da:	d004      	beq.n	80023e6 <FAC_simple_tank_mix_update+0x6e>
			outputs[i] = 1.0f;
 80023dc:	00a3      	lsls	r3, r4, #2
 80023de:	aa08      	add	r2, sp, #32
 80023e0:	21fe      	movs	r1, #254	@ 0xfe
 80023e2:	0589      	lsls	r1, r1, #22
 80023e4:	5099      	str	r1, [r3, r2]
		if (outputs[i] < -1.0f)
 80023e6:	00a3      	lsls	r3, r4, #2
 80023e8:	aa08      	add	r2, sp, #32
 80023ea:	5898      	ldr	r0, [r3, r2]
 80023ec:	4907      	ldr	r1, [pc, #28]	@ (800240c <FAC_simple_tank_mix_update+0x94>)
 80023ee:	f7fe f813 	bl	8000418 <__aeabi_fcmplt>
 80023f2:	2800      	cmp	r0, #0
 80023f4:	d0e6      	beq.n	80023c4 <FAC_simple_tank_mix_update+0x4c>
			outputs[i] = -1.0f;
 80023f6:	00a3      	lsls	r3, r4, #2
 80023f8:	aa08      	add	r2, sp, #32
 80023fa:	4904      	ldr	r1, [pc, #16]	@ (800240c <FAC_simple_tank_mix_update+0x94>)
 80023fc:	5099      	str	r1, [r3, r2]
 80023fe:	e7e1      	b.n	80023c4 <FAC_simple_tank_mix_update+0x4c>
	}
	// update outputs values on mixes struct
	FAC_mixes_update_mix_outputs(outputs);
 8002400:	a808      	add	r0, sp, #32
 8002402:	f7ff ff13 	bl	800222c <FAC_mixes_update_mix_outputs>
}
 8002406:	b013      	add	sp, #76	@ 0x4c
 8002408:	bd30      	pop	{r4, r5, pc}
 800240a:	46c0      	nop			@ (mov r8, r8)
 800240c:	bf800000 	.word	0xbf800000

08002410 <setSoftPWM>:

// buffer for the GPIO values (data transfered by DMA)
static uint32_t dataA[PWM_STEPS];
//static uint32_t dataB[PWM_STEPS]; // not used this time

static void setSoftPWM(uint16_t pin, uint32_t duty, uint32_t *softpwmbuffer) {	// no external use
 8002410:	b570      	push	{r4, r5, r6, lr}
 8002412:	000c      	movs	r4, r1
 8002414:	0015      	movs	r5, r2
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8002416:	2300      	movs	r3, #0
 8002418:	e008      	b.n	800242c <setSoftPWM+0x1c>
		if (i < duty) { //set pin
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
			softpwmbuffer[i] |= (uint32_t) pin;
		} else { //reset pin
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 800241a:	0099      	lsls	r1, r3, #2
 800241c:	1869      	adds	r1, r5, r1
 800241e:	680a      	ldr	r2, [r1, #0]
 8002420:	4382      	bics	r2, r0
 8002422:	600a      	str	r2, [r1, #0]
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 8002424:	0406      	lsls	r6, r0, #16
 8002426:	4332      	orrs	r2, r6
 8002428:	600a      	str	r2, [r1, #0]
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 800242a:	3301      	adds	r3, #1
 800242c:	22fa      	movs	r2, #250	@ 0xfa
 800242e:	0092      	lsls	r2, r2, #2
 8002430:	4293      	cmp	r3, r2
 8002432:	d20a      	bcs.n	800244a <setSoftPWM+0x3a>
		if (i < duty) { //set pin
 8002434:	42a3      	cmp	r3, r4
 8002436:	d2f0      	bcs.n	800241a <setSoftPWM+0xa>
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8002438:	0099      	lsls	r1, r3, #2
 800243a:	1869      	adds	r1, r5, r1
 800243c:	680a      	ldr	r2, [r1, #0]
 800243e:	0406      	lsls	r6, r0, #16
 8002440:	43b2      	bics	r2, r6
 8002442:	600a      	str	r2, [r1, #0]
			softpwmbuffer[i] |= (uint32_t) pin;
 8002444:	4302      	orrs	r2, r0
 8002446:	600a      	str	r2, [r1, #0]
 8002448:	e7ef      	b.n	800242a <setSoftPWM+0x1a>
		}
	}
}
 800244a:	bd70      	pop	{r4, r5, r6, pc}

0800244c <zeroSoftPWM>:

static void zeroSoftPWM(uint32_t softpwmbuffer[]) {
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 800244c:	2300      	movs	r3, #0
 800244e:	e004      	b.n	800245a <zeroSoftPWM+0xe>
		softpwmbuffer[i] = 0;
 8002450:	009a      	lsls	r2, r3, #2
 8002452:	1882      	adds	r2, r0, r2
 8002454:	2100      	movs	r1, #0
 8002456:	6011      	str	r1, [r2, #0]
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8002458:	3301      	adds	r3, #1
 800245a:	22fa      	movs	r2, #250	@ 0xfa
 800245c:	0092      	lsls	r2, r2, #2
 800245e:	4293      	cmp	r3, r2
 8002460:	d3f6      	bcc.n	8002450 <zeroSoftPWM+0x4>
	}
}
 8002462:	4770      	bx	lr

08002464 <initDMApwm>:

void initDMApwm() {
 8002464:	b570      	push	{r4, r5, r6, lr}
	// set the frequency
	htim1.Init.Period = TIMER_FREQ - 1;
 8002466:	4c0d      	ldr	r4, [pc, #52]	@ (800249c <initDMApwm+0x38>)
 8002468:	4b0d      	ldr	r3, [pc, #52]	@ (80024a0 <initDMApwm+0x3c>)
 800246a:	60e3      	str	r3, [r4, #12]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 800246c:	6823      	ldr	r3, [r4, #0]
 800246e:	2217      	movs	r2, #23
 8002470:	62da      	str	r2, [r3, #44]	@ 0x2c
//	htim2.Init.Period = TIMER_FREQ - 1;
//	htim2.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
	// start timers
	HAL_TIM_Base_Start(&htim1);
 8002472:	0020      	movs	r0, r4
 8002474:	f003 f88c 	bl	8005590 <HAL_TIM_Base_Start>
//	HAL_TIM_Base_Start(&htim2);

	// configure DMAs
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t) &(dataA[0]), (uint32_t) &(GPIOA->BSRR), sizeof(dataA) / sizeof(dataA[0]));
 8002478:	23fa      	movs	r3, #250	@ 0xfa
 800247a:	4d0a      	ldr	r5, [pc, #40]	@ (80024a4 <initDMApwm+0x40>)
 800247c:	480a      	ldr	r0, [pc, #40]	@ (80024a8 <initDMApwm+0x44>)
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4a0a      	ldr	r2, [pc, #40]	@ (80024ac <initDMApwm+0x48>)
 8002482:	0029      	movs	r1, r5
 8002484:	f001 f86e 	bl	8003564 <HAL_DMA_Start>
//	HAL_DMA_Start(&hdma_tim2_up, (uint32_t) &(dataB[0]), (uint32_t) &(GPIOB->BSRR), sizeof(dataB) / sizeof(dataB[0]));

	// starts DMAs
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8002488:	6822      	ldr	r2, [r4, #0]
 800248a:	68d1      	ldr	r1, [r2, #12]
 800248c:	2380      	movs	r3, #128	@ 0x80
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	430b      	orrs	r3, r1
 8002492:	60d3      	str	r3, [r2, #12]
//	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);

	// set the PWMs to 0
	zeroSoftPWM(dataA);
 8002494:	0028      	movs	r0, r5
 8002496:	f7ff ffd9 	bl	800244c <zeroSoftPWM>
//	zeroSoftPWM(dataB);
}
 800249a:	bd70      	pop	{r4, r5, r6, pc}
 800249c:	20001568 	.word	0x20001568
 80024a0:	02dc6bff 	.word	0x02dc6bff
 80024a4:	200003a8 	.word	0x200003a8
 80024a8:	20001494 	.word	0x20001494
 80024ac:	48000018 	.word	0x48000018

080024b0 <setDMApwmDuty>:

uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 80024b0:	b510      	push	{r4, lr}
 80024b2:	000b      	movs	r3, r1
 80024b4:	0011      	movs	r1, r2
	uint8_t r = 0;
	if (port == GPIOA) {
 80024b6:	2290      	movs	r2, #144	@ 0x90
 80024b8:	05d2      	lsls	r2, r2, #23
 80024ba:	4290      	cmp	r0, r2
 80024bc:	d001      	beq.n	80024c2 <setDMApwmDuty+0x12>
	uint8_t r = 0;
 80024be:	2000      	movs	r0, #0
//	if (port == GPIOB) {
//		setSoftPWM(pin, duty, (uint32_t*) &dataB);
//		r = 1;
//	}
	return r;	// 1 = ok, 0 = no compatible port found
}
 80024c0:	bd10      	pop	{r4, pc}
		setSoftPWM(pin, duty, (uint32_t*) &dataA);
 80024c2:	4a03      	ldr	r2, [pc, #12]	@ (80024d0 <setDMApwmDuty+0x20>)
 80024c4:	0018      	movs	r0, r3
 80024c6:	f7ff ffa3 	bl	8002410 <setSoftPWM>
		r = 1;
 80024ca:	2001      	movs	r0, #1
 80024cc:	e7f8      	b.n	80024c0 <setDMApwmDuty+0x10>
 80024ce:	46c0      	nop			@ (mov r8, r8)
 80024d0:	200003a8 	.word	0x200003a8

080024d4 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80024d4:	b500      	push	{lr}
 80024d6:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024d8:	220c      	movs	r2, #12
 80024da:	2100      	movs	r1, #0
 80024dc:	a801      	add	r0, sp, #4
 80024de:	f005 fe0a 	bl	80080f6 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80024e2:	481d      	ldr	r0, [pc, #116]	@ (8002558 <MX_ADC_Init+0x84>)
 80024e4:	4b1d      	ldr	r3, [pc, #116]	@ (800255c <MX_ADC_Init+0x88>)
 80024e6:	6003      	str	r3, [r0, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80024e8:	2300      	movs	r3, #0
 80024ea:	6043      	str	r3, [r0, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80024ec:	6083      	str	r3, [r0, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024ee:	60c3      	str	r3, [r0, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80024f0:	2201      	movs	r2, #1
 80024f2:	6102      	str	r2, [r0, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80024f4:	2108      	movs	r1, #8
 80024f6:	6141      	str	r1, [r0, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80024f8:	7603      	strb	r3, [r0, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80024fa:	7643      	strb	r3, [r0, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 80024fc:	7682      	strb	r2, [r0, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80024fe:	76c3      	strb	r3, [r0, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002500:	21c2      	movs	r1, #194	@ 0xc2
 8002502:	31ff      	adds	r1, #255	@ 0xff
 8002504:	61c1      	str	r1, [r0, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002506:	6203      	str	r3, [r0, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002508:	3324      	adds	r3, #36	@ 0x24
 800250a:	54c2      	strb	r2, [r0, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800250c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800250e:	f000 fd1d 	bl	8002f4c <HAL_ADC_Init>
 8002512:	2800      	cmp	r0, #0
 8002514:	d116      	bne.n	8002544 <MX_ADC_Init+0x70>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002516:	2300      	movs	r3, #0
 8002518:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800251a:	2380      	movs	r3, #128	@ 0x80
 800251c:	015b      	lsls	r3, r3, #5
 800251e:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002520:	2305      	movs	r3, #5
 8002522:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002524:	480c      	ldr	r0, [pc, #48]	@ (8002558 <MX_ADC_Init+0x84>)
 8002526:	a901      	add	r1, sp, #4
 8002528:	f000 fe74 	bl	8003214 <HAL_ADC_ConfigChannel>
 800252c:	2800      	cmp	r0, #0
 800252e:	d10c      	bne.n	800254a <MX_ADC_Init+0x76>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002530:	2301      	movs	r3, #1
 8002532:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002534:	4808      	ldr	r0, [pc, #32]	@ (8002558 <MX_ADC_Init+0x84>)
 8002536:	a901      	add	r1, sp, #4
 8002538:	f000 fe6c 	bl	8003214 <HAL_ADC_ConfigChannel>
 800253c:	2800      	cmp	r0, #0
 800253e:	d107      	bne.n	8002550 <MX_ADC_Init+0x7c>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002540:	b005      	add	sp, #20
 8002542:	bd00      	pop	{pc}
    Error_Handler();
 8002544:	f000 f97c 	bl	8002840 <Error_Handler>
 8002548:	e7e5      	b.n	8002516 <MX_ADC_Init+0x42>
    Error_Handler();
 800254a:	f000 f979 	bl	8002840 <Error_Handler>
 800254e:	e7ef      	b.n	8002530 <MX_ADC_Init+0x5c>
    Error_Handler();
 8002550:	f000 f976 	bl	8002840 <Error_Handler>
}
 8002554:	e7f4      	b.n	8002540 <MX_ADC_Init+0x6c>
 8002556:	46c0      	nop			@ (mov r8, r8)
 8002558:	2000138c 	.word	0x2000138c
 800255c:	40012400 	.word	0x40012400

08002560 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002560:	b510      	push	{r4, lr}
 8002562:	b088      	sub	sp, #32
 8002564:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002566:	2214      	movs	r2, #20
 8002568:	2100      	movs	r1, #0
 800256a:	a803      	add	r0, sp, #12
 800256c:	f005 fdc3 	bl	80080f6 <memset>
  if(adcHandle->Instance==ADC1)
 8002570:	6822      	ldr	r2, [r4, #0]
 8002572:	4b1d      	ldr	r3, [pc, #116]	@ (80025e8 <HAL_ADC_MspInit+0x88>)
 8002574:	429a      	cmp	r2, r3
 8002576:	d001      	beq.n	800257c <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002578:	b008      	add	sp, #32
 800257a:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800257c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <HAL_ADC_MspInit+0x8c>)
 800257e:	699a      	ldr	r2, [r3, #24]
 8002580:	2180      	movs	r1, #128	@ 0x80
 8002582:	0089      	lsls	r1, r1, #2
 8002584:	430a      	orrs	r2, r1
 8002586:	619a      	str	r2, [r3, #24]
 8002588:	699a      	ldr	r2, [r3, #24]
 800258a:	400a      	ands	r2, r1
 800258c:	9201      	str	r2, [sp, #4]
 800258e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002590:	695a      	ldr	r2, [r3, #20]
 8002592:	2180      	movs	r1, #128	@ 0x80
 8002594:	0289      	lsls	r1, r1, #10
 8002596:	430a      	orrs	r2, r1
 8002598:	615a      	str	r2, [r3, #20]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	400b      	ands	r3, r1
 800259e:	9302      	str	r3, [sp, #8]
 80025a0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 80025a2:	2303      	movs	r3, #3
 80025a4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025a6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a8:	2090      	movs	r0, #144	@ 0x90
 80025aa:	a903      	add	r1, sp, #12
 80025ac:	05c0      	lsls	r0, r0, #23
 80025ae:	f001 f891 	bl	80036d4 <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 80025b2:	480f      	ldr	r0, [pc, #60]	@ (80025f0 <HAL_ADC_MspInit+0x90>)
 80025b4:	4b0f      	ldr	r3, [pc, #60]	@ (80025f4 <HAL_ADC_MspInit+0x94>)
 80025b6:	6003      	str	r3, [r0, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025b8:	2300      	movs	r3, #0
 80025ba:	6043      	str	r3, [r0, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80025bc:	6083      	str	r3, [r0, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80025be:	2280      	movs	r2, #128	@ 0x80
 80025c0:	60c2      	str	r2, [r0, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025c2:	3280      	adds	r2, #128	@ 0x80
 80025c4:	6102      	str	r2, [r0, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025c6:	2280      	movs	r2, #128	@ 0x80
 80025c8:	00d2      	lsls	r2, r2, #3
 80025ca:	6142      	str	r2, [r0, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80025cc:	2220      	movs	r2, #32
 80025ce:	6182      	str	r2, [r0, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80025d0:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80025d2:	f000 ff9f 	bl	8003514 <HAL_DMA_Init>
 80025d6:	2800      	cmp	r0, #0
 80025d8:	d103      	bne.n	80025e2 <HAL_ADC_MspInit+0x82>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_ADC_MspInit+0x90>)
 80025dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80025de:	625c      	str	r4, [r3, #36]	@ 0x24
}
 80025e0:	e7ca      	b.n	8002578 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 80025e2:	f000 f92d 	bl	8002840 <Error_Handler>
 80025e6:	e7f8      	b.n	80025da <HAL_ADC_MspInit+0x7a>
 80025e8:	40012400 	.word	0x40012400
 80025ec:	40021000 	.word	0x40021000
 80025f0:	20001348 	.word	0x20001348
 80025f4:	40020008 	.word	0x40020008

080025f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80025f8:	b500      	push	{lr}
 80025fa:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002634 <MX_DMA_Init+0x3c>)
 80025fe:	6951      	ldr	r1, [r2, #20]
 8002600:	2301      	movs	r3, #1
 8002602:	4319      	orrs	r1, r3
 8002604:	6151      	str	r1, [r2, #20]
 8002606:	6952      	ldr	r2, [r2, #20]
 8002608:	4013      	ands	r3, r2
 800260a:	9301      	str	r3, [sp, #4]
 800260c:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800260e:	2200      	movs	r2, #0
 8002610:	2100      	movs	r1, #0
 8002612:	2009      	movs	r0, #9
 8002614:	f000 ff42 	bl	800349c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002618:	2009      	movs	r0, #9
 800261a:	f000 ff43 	bl	80034a4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 800261e:	2200      	movs	r2, #0
 8002620:	2100      	movs	r1, #0
 8002622:	200b      	movs	r0, #11
 8002624:	f000 ff3a 	bl	800349c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8002628:	200b      	movs	r0, #11
 800262a:	f000 ff3b 	bl	80034a4 <HAL_NVIC_EnableIRQ>

}
 800262e:	b003      	add	sp, #12
 8002630:	bd00      	pop	{pc}
 8002632:	46c0      	nop			@ (mov r8, r8)
 8002634:	40021000 	.word	0x40021000

08002638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800263a:	46ce      	mov	lr, r9
 800263c:	4647      	mov	r7, r8
 800263e:	b580      	push	{r7, lr}
 8002640:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002642:	2214      	movs	r2, #20
 8002644:	2100      	movs	r1, #0
 8002646:	a805      	add	r0, sp, #20
 8002648:	f005 fd55 	bl	80080f6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800264c:	4b45      	ldr	r3, [pc, #276]	@ (8002764 <MX_GPIO_Init+0x12c>)
 800264e:	695a      	ldr	r2, [r3, #20]
 8002650:	2180      	movs	r1, #128	@ 0x80
 8002652:	0309      	lsls	r1, r1, #12
 8002654:	430a      	orrs	r2, r1
 8002656:	615a      	str	r2, [r3, #20]
 8002658:	695a      	ldr	r2, [r3, #20]
 800265a:	400a      	ands	r2, r1
 800265c:	9201      	str	r2, [sp, #4]
 800265e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002660:	695a      	ldr	r2, [r3, #20]
 8002662:	2180      	movs	r1, #128	@ 0x80
 8002664:	03c9      	lsls	r1, r1, #15
 8002666:	430a      	orrs	r2, r1
 8002668:	615a      	str	r2, [r3, #20]
 800266a:	695a      	ldr	r2, [r3, #20]
 800266c:	400a      	ands	r2, r1
 800266e:	9202      	str	r2, [sp, #8]
 8002670:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002672:	695a      	ldr	r2, [r3, #20]
 8002674:	2180      	movs	r1, #128	@ 0x80
 8002676:	0289      	lsls	r1, r1, #10
 8002678:	430a      	orrs	r2, r1
 800267a:	615a      	str	r2, [r3, #20]
 800267c:	695a      	ldr	r2, [r3, #20]
 800267e:	400a      	ands	r2, r1
 8002680:	9203      	str	r2, [sp, #12]
 8002682:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002684:	695a      	ldr	r2, [r3, #20]
 8002686:	2180      	movs	r1, #128	@ 0x80
 8002688:	02c9      	lsls	r1, r1, #11
 800268a:	430a      	orrs	r2, r1
 800268c:	615a      	str	r2, [r3, #20]
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	400b      	ands	r3, r1
 8002692:	9304      	str	r3, [sp, #16]
 8002694:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002696:	2480      	movs	r4, #128	@ 0x80
 8002698:	01e4      	lsls	r4, r4, #7
 800269a:	4b33      	ldr	r3, [pc, #204]	@ (8002768 <MX_GPIO_Init+0x130>)
 800269c:	4699      	mov	r9, r3
 800269e:	2200      	movs	r2, #0
 80026a0:	0021      	movs	r1, r4
 80026a2:	0018      	movs	r0, r3
 80026a4:	f001 f8e9 	bl	800387a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIGITAL_AUX1_GPIO_Port, DIGITAL_AUX1_Pin, GPIO_PIN_RESET);
 80026a8:	4f30      	ldr	r7, [pc, #192]	@ (800276c <MX_GPIO_Init+0x134>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	2101      	movs	r1, #1
 80026ae:	0038      	movs	r0, r7
 80026b0:	f001 f8e3 	bl	800387a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 80026b4:	23fe      	movs	r3, #254	@ 0xfe
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	4698      	mov	r8, r3
 80026ba:	2690      	movs	r6, #144	@ 0x90
 80026bc:	05f6      	lsls	r6, r6, #23
 80026be:	2200      	movs	r2, #0
 80026c0:	0019      	movs	r1, r3
 80026c2:	0030      	movs	r0, r6
 80026c4:	f001 f8d9 	bl	800387a <HAL_GPIO_WritePin>
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80026c8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ca:	2501      	movs	r5, #1
 80026cc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2400      	movs	r4, #0
 80026d0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80026d4:	a905      	add	r1, sp, #20
 80026d6:	4648      	mov	r0, r9
 80026d8:	f000 fffc 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGITAL_AUX1_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin;
 80026dc:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026de:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(DIGITAL_AUX1_GPIO_Port, &GPIO_InitStruct);
 80026e4:	a905      	add	r1, sp, #20
 80026e6:	0038      	movs	r0, r7
 80026e8:	f000 fff4 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGITAL_AUX2_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX2_Pin;
 80026ec:	2302      	movs	r3, #2
 80026ee:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026f0:	2388      	movs	r3, #136	@ 0x88
 80026f2:	035b      	lsls	r3, r3, #13
 80026f4:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DIGITAL_AUX2_GPIO_Port, &GPIO_InitStruct);
 80026f8:	a905      	add	r1, sp, #20
 80026fa:	0038      	movs	r0, r7
 80026fc:	f000 ffea 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_F_Pin M1_B_Pin M2_F_Pin M2_B_Pin
                           M3_F_Pin M3_B_Pin NRF24L01_CE_Pin */
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002700:	4643      	mov	r3, r8
 8002702:	9305      	str	r3, [sp, #20]
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002704:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002708:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270a:	a905      	add	r1, sp, #20
 800270c:	0030      	movs	r0, r6
 800270e:	f000 ffe1 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
 8002712:	2380      	movs	r3, #128	@ 0x80
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002718:	25c4      	movs	r5, #196	@ 0xc4
 800271a:	03ad      	lsls	r5, r5, #14
 800271c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002720:	a905      	add	r1, sp, #20
 8002722:	0030      	movs	r0, r6
 8002724:	f000 ffd6 	bl	80036d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH3_Pin CH2_Pin CH1_Pin */
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8002728:	2338      	movs	r3, #56	@ 0x38
 800272a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800272c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002730:	a905      	add	r1, sp, #20
 8002732:	480f      	ldr	r0, [pc, #60]	@ (8002770 <MX_GPIO_Init+0x138>)
 8002734:	f000 ffce 	bl	80036d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002738:	2200      	movs	r2, #0
 800273a:	2100      	movs	r1, #0
 800273c:	2006      	movs	r0, #6
 800273e:	f000 fead 	bl	800349c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002742:	2006      	movs	r0, #6
 8002744:	f000 feae 	bl	80034a4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002748:	2200      	movs	r2, #0
 800274a:	2100      	movs	r1, #0
 800274c:	2007      	movs	r0, #7
 800274e:	f000 fea5 	bl	800349c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002752:	2007      	movs	r0, #7
 8002754:	f000 fea6 	bl	80034a4 <HAL_NVIC_EnableIRQ>

}
 8002758:	b00b      	add	sp, #44	@ 0x2c
 800275a:	bcc0      	pop	{r6, r7}
 800275c:	46b9      	mov	r9, r7
 800275e:	46b0      	mov	r8, r6
 8002760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002762:	46c0      	nop			@ (mov r8, r8)
 8002764:	40021000 	.word	0x40021000
 8002768:	48000800 	.word	0x48000800
 800276c:	48001400 	.word	0x48001400
 8002770:	48000400 	.word	0x48000400

08002774 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002774:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002776:	4814      	ldr	r0, [pc, #80]	@ (80027c8 <MX_I2C1_Init+0x54>)
 8002778:	4b14      	ldr	r3, [pc, #80]	@ (80027cc <MX_I2C1_Init+0x58>)
 800277a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800277c:	4b14      	ldr	r3, [pc, #80]	@ (80027d0 <MX_I2C1_Init+0x5c>)
 800277e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002780:	2300      	movs	r3, #0
 8002782:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002784:	2201      	movs	r2, #1
 8002786:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002788:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800278a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800278c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800278e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002790:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002792:	f001 f887 	bl	80038a4 <HAL_I2C_Init>
 8002796:	2800      	cmp	r0, #0
 8002798:	d10c      	bne.n	80027b4 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800279a:	480b      	ldr	r0, [pc, #44]	@ (80027c8 <MX_I2C1_Init+0x54>)
 800279c:	2100      	movs	r1, #0
 800279e:	f001 f8ef 	bl	8003980 <HAL_I2CEx_ConfigAnalogFilter>
 80027a2:	2800      	cmp	r0, #0
 80027a4:	d109      	bne.n	80027ba <MX_I2C1_Init+0x46>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80027a6:	4808      	ldr	r0, [pc, #32]	@ (80027c8 <MX_I2C1_Init+0x54>)
 80027a8:	2100      	movs	r1, #0
 80027aa:	f001 f915 	bl	80039d8 <HAL_I2CEx_ConfigDigitalFilter>
 80027ae:	2800      	cmp	r0, #0
 80027b0:	d106      	bne.n	80027c0 <MX_I2C1_Init+0x4c>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027b2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80027b4:	f000 f844 	bl	8002840 <Error_Handler>
 80027b8:	e7ef      	b.n	800279a <MX_I2C1_Init+0x26>
    Error_Handler();
 80027ba:	f000 f841 	bl	8002840 <Error_Handler>
 80027be:	e7f2      	b.n	80027a6 <MX_I2C1_Init+0x32>
    Error_Handler();
 80027c0:	f000 f83e 	bl	8002840 <Error_Handler>
}
 80027c4:	e7f5      	b.n	80027b2 <MX_I2C1_Init+0x3e>
 80027c6:	46c0      	nop			@ (mov r8, r8)
 80027c8:	200013cc 	.word	0x200013cc
 80027cc:	40005400 	.word	0x40005400
 80027d0:	00201d2b 	.word	0x00201d2b

080027d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80027d4:	b510      	push	{r4, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027da:	2214      	movs	r2, #20
 80027dc:	2100      	movs	r1, #0
 80027de:	a803      	add	r0, sp, #12
 80027e0:	f005 fc89 	bl	80080f6 <memset>
  if(i2cHandle->Instance==I2C1)
 80027e4:	6822      	ldr	r2, [r4, #0]
 80027e6:	4b13      	ldr	r3, [pc, #76]	@ (8002834 <HAL_I2C_MspInit+0x60>)
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d001      	beq.n	80027f0 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80027ec:	b008      	add	sp, #32
 80027ee:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027f0:	4c11      	ldr	r4, [pc, #68]	@ (8002838 <HAL_I2C_MspInit+0x64>)
 80027f2:	6963      	ldr	r3, [r4, #20]
 80027f4:	2280      	movs	r2, #128	@ 0x80
 80027f6:	02d2      	lsls	r2, r2, #11
 80027f8:	4313      	orrs	r3, r2
 80027fa:	6163      	str	r3, [r4, #20]
 80027fc:	6963      	ldr	r3, [r4, #20]
 80027fe:	4013      	ands	r3, r2
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002804:	23c0      	movs	r3, #192	@ 0xc0
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800280a:	2312      	movs	r3, #18
 800280c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800280e:	3b0f      	subs	r3, #15
 8002810:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002812:	3b02      	subs	r3, #2
 8002814:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002816:	a903      	add	r1, sp, #12
 8002818:	4808      	ldr	r0, [pc, #32]	@ (800283c <HAL_I2C_MspInit+0x68>)
 800281a:	f000 ff5b 	bl	80036d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800281e:	69e3      	ldr	r3, [r4, #28]
 8002820:	2280      	movs	r2, #128	@ 0x80
 8002822:	0392      	lsls	r2, r2, #14
 8002824:	4313      	orrs	r3, r2
 8002826:	61e3      	str	r3, [r4, #28]
 8002828:	69e3      	ldr	r3, [r4, #28]
 800282a:	4013      	ands	r3, r2
 800282c:	9302      	str	r3, [sp, #8]
 800282e:	9b02      	ldr	r3, [sp, #8]
}
 8002830:	e7dc      	b.n	80027ec <HAL_I2C_MspInit+0x18>
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	40005400 	.word	0x40005400
 8002838:	40021000 	.word	0x40021000
 800283c:	48000400 	.word	0x48000400

08002840 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002840:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002842:	e7fe      	b.n	8002842 <Error_Handler+0x2>

08002844 <SystemClock_Config>:
{
 8002844:	b510      	push	{r4, lr}
 8002846:	b098      	sub	sp, #96	@ 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002848:	2234      	movs	r2, #52	@ 0x34
 800284a:	2100      	movs	r1, #0
 800284c:	a80b      	add	r0, sp, #44	@ 0x2c
 800284e:	f005 fc52 	bl	80080f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002852:	2410      	movs	r4, #16
 8002854:	2210      	movs	r2, #16
 8002856:	2100      	movs	r1, #0
 8002858:	a807      	add	r0, sp, #28
 800285a:	f005 fc4c 	bl	80080f6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800285e:	221c      	movs	r2, #28
 8002860:	2100      	movs	r1, #0
 8002862:	4668      	mov	r0, sp
 8002864:	f005 fc47 	bl	80080f6 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8002868:	2332      	movs	r3, #50	@ 0x32
 800286a:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800286c:	3b31      	subs	r3, #49	@ 0x31
 800286e:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002870:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002872:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002874:	940f      	str	r4, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002876:	9411      	str	r4, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002878:	a80b      	add	r0, sp, #44	@ 0x2c
 800287a:	f002 f8cd 	bl	8004a18 <HAL_RCC_OscConfig>
 800287e:	2800      	cmp	r0, #0
 8002880:	d119      	bne.n	80028b6 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002882:	2307      	movs	r3, #7
 8002884:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8002886:	3b04      	subs	r3, #4
 8002888:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800288a:	2300      	movs	r3, #0
 800288c:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800288e:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002890:	2101      	movs	r1, #1
 8002892:	a807      	add	r0, sp, #28
 8002894:	f002 fb9e 	bl	8004fd4 <HAL_RCC_ClockConfig>
 8002898:	2800      	cmp	r0, #0
 800289a:	d10e      	bne.n	80028ba <SystemClock_Config+0x76>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 800289c:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <SystemClock_Config+0x80>)
 800289e:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80028a0:	2300      	movs	r3, #0
 80028a2:	9302      	str	r3, [sp, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80028a4:	9304      	str	r3, [sp, #16]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80028a6:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028a8:	4668      	mov	r0, sp
 80028aa:	f002 fc4b 	bl	8005144 <HAL_RCCEx_PeriphCLKConfig>
 80028ae:	2800      	cmp	r0, #0
 80028b0:	d105      	bne.n	80028be <SystemClock_Config+0x7a>
}
 80028b2:	b018      	add	sp, #96	@ 0x60
 80028b4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80028b6:	f7ff ffc3 	bl	8002840 <Error_Handler>
    Error_Handler();
 80028ba:	f7ff ffc1 	bl	8002840 <Error_Handler>
    Error_Handler();
 80028be:	f7ff ffbf 	bl	8002840 <Error_Handler>
 80028c2:	46c0      	nop			@ (mov r8, r8)
 80028c4:	00020021 	.word	0x00020021

080028c8 <main>:
{uint8_t
 80028c8:	b510      	push	{r4, lr}
  SystemClock_Config();
 80028ca:	f7ff ffbb 	bl	8002844 <SystemClock_Config>
  MX_GPIO_Init();
 80028ce:	f7ff feb3 	bl	8002638 <MX_GPIO_Init>
  MX_DMA_Init();
 80028d2:	f7ff fe91 	bl	80025f8 <MX_DMA_Init>
  MX_ADC_Init();
 80028d6:	f7ff fdfd 	bl	80024d4 <MX_ADC_Init>
  MX_I2C1_Init();
 80028da:	f7ff ff4b 	bl	8002774 <MX_I2C1_Init>
  MX_SPI2_Init();
 80028de:	f000 f81d 	bl	800291c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80028e2:	f000 fa15 	bl	8002d10 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80028e6:	f000 f8a9 	bl	8002a3c <MX_TIM1_Init>
  MX_TIM3_Init();
 80028ea:	f000 f9a9 	bl	8002c40 <MX_TIM3_Init>
  MX_TIM2_Init();
 80028ee:	f000 f8e5 	bl	8002abc <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80028f2:	f005 f997 	bl	8007c24 <MX_USB_DEVICE_Init>
	FAC_app_init();
 80028f6:	f7fe ff51 	bl	800179c <FAC_app_init>
 80028fa:	e009      	b.n	8002910 <main+0x48>
			chs[i] = FAC_std_receiver_GET_channel(i + 1);
 80028fc:	1c60      	adds	r0, r4, #1
 80028fe:	b2c0      	uxtb	r0, r0
 8002900:	f7ff fb76 	bl	8001ff0 <FAC_std_receiver_GET_channel>
 8002904:	4b04      	ldr	r3, [pc, #16]	@ (8002918 <main+0x50>)
 8002906:	0062      	lsls	r2, r4, #1
 8002908:	5298      	strh	r0, [r3, r2]
		for (int i = 0; i < 4; i++) {
 800290a:	3401      	adds	r4, #1
 800290c:	2c03      	cmp	r4, #3
 800290e:	ddf5      	ble.n	80028fc <main+0x34>
		FAC_app_main_loop();
 8002910:	f7fe ff24 	bl	800175c <FAC_app_main_loop>
		for (int i = 0; i < 4; i++) {
 8002914:	2400      	movs	r4, #0
 8002916:	e7f9      	b.n	800290c <main+0x44>
 8002918:	20001420 	.word	0x20001420

0800291c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800291c:	b510      	push	{r4, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800291e:	4811      	ldr	r0, [pc, #68]	@ (8002964 <MX_SPI2_Init+0x48>)
 8002920:	4b11      	ldr	r3, [pc, #68]	@ (8002968 <MX_SPI2_Init+0x4c>)
 8002922:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002924:	2382      	movs	r3, #130	@ 0x82
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800292a:	2300      	movs	r3, #0
 800292c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800292e:	22c0      	movs	r2, #192	@ 0xc0
 8002930:	0092      	lsls	r2, r2, #2
 8002932:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002934:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002936:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002938:	2280      	movs	r2, #128	@ 0x80
 800293a:	02d2      	lsls	r2, r2, #11
 800293c:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800293e:	2228      	movs	r2, #40	@ 0x28
 8002940:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002942:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002944:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002946:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002948:	3a21      	subs	r2, #33	@ 0x21
 800294a:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800294c:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800294e:	3308      	adds	r3, #8
 8002950:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002952:	f002 fca7 	bl	80052a4 <HAL_SPI_Init>
 8002956:	2800      	cmp	r0, #0
 8002958:	d100      	bne.n	800295c <MX_SPI2_Init+0x40>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800295a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800295c:	f7ff ff70 	bl	8002840 <Error_Handler>
}
 8002960:	e7fb      	b.n	800295a <MX_SPI2_Init+0x3e>
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	20001430 	.word	0x20001430
 8002968:	40003800 	.word	0x40003800

0800296c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800296c:	b510      	push	{r4, lr}
 800296e:	b088      	sub	sp, #32
 8002970:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002972:	2214      	movs	r2, #20
 8002974:	2100      	movs	r1, #0
 8002976:	a803      	add	r0, sp, #12
 8002978:	f005 fbbd 	bl	80080f6 <memset>
  if(spiHandle->Instance==SPI2)
 800297c:	6822      	ldr	r2, [r4, #0]
 800297e:	4b12      	ldr	r3, [pc, #72]	@ (80029c8 <HAL_SPI_MspInit+0x5c>)
 8002980:	429a      	cmp	r2, r3
 8002982:	d001      	beq.n	8002988 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002984:	b008      	add	sp, #32
 8002986:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002988:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <HAL_SPI_MspInit+0x60>)
 800298a:	69da      	ldr	r2, [r3, #28]
 800298c:	2180      	movs	r1, #128	@ 0x80
 800298e:	01c9      	lsls	r1, r1, #7
 8002990:	430a      	orrs	r2, r1
 8002992:	61da      	str	r2, [r3, #28]
 8002994:	69da      	ldr	r2, [r3, #28]
 8002996:	400a      	ands	r2, r1
 8002998:	9201      	str	r2, [sp, #4]
 800299a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	2180      	movs	r1, #128	@ 0x80
 80029a0:	02c9      	lsls	r1, r1, #11
 80029a2:	430a      	orrs	r2, r1
 80029a4:	615a      	str	r2, [r3, #20]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	400b      	ands	r3, r1
 80029aa:	9302      	str	r3, [sp, #8]
 80029ac:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80029ae:	23f0      	movs	r3, #240	@ 0xf0
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b4:	2302      	movs	r3, #2
 80029b6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029b8:	3301      	adds	r3, #1
 80029ba:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029bc:	a903      	add	r1, sp, #12
 80029be:	4804      	ldr	r0, [pc, #16]	@ (80029d0 <HAL_SPI_MspInit+0x64>)
 80029c0:	f000 fe88 	bl	80036d4 <HAL_GPIO_Init>
}
 80029c4:	e7de      	b.n	8002984 <HAL_SPI_MspInit+0x18>
 80029c6:	46c0      	nop			@ (mov r8, r8)
 80029c8:	40003800 	.word	0x40003800
 80029cc:	40021000 	.word	0x40021000
 80029d0:	48000400 	.word	0x48000400

080029d4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029d4:	e7fe      	b.n	80029d4 <NMI_Handler>

080029d6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029d6:	e7fe      	b.n	80029d6 <HardFault_Handler>

080029d8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80029d8:	4770      	bx	lr

080029da <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029da:	4770      	bx	lr

080029dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029de:	f000 fa39 	bl	8002e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029e2:	bd10      	pop	{r4, pc}

080029e4 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80029e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 80029e6:	2008      	movs	r0, #8
 80029e8:	f000 ff4e 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80029ec:	bd10      	pop	{r4, pc}

080029ee <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80029ee:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 80029f0:	2010      	movs	r0, #16
 80029f2:	f000 ff49 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 80029f6:	2020      	movs	r0, #32
 80029f8:	f000 ff46 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 80029fc:	2080      	movs	r0, #128	@ 0x80
 80029fe:	0200      	lsls	r0, r0, #8
 8002a00:	f000 ff42 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002a04:	bd10      	pop	{r4, pc}
	...

08002a08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a08:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002a0a:	4802      	ldr	r0, [pc, #8]	@ (8002a14 <DMA1_Channel1_IRQHandler+0xc>)
 8002a0c:	f000 fe0c 	bl	8003628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a10:	bd10      	pop	{r4, pc}
 8002a12:	46c0      	nop			@ (mov r8, r8)
 8002a14:	20001348 	.word	0x20001348

08002a18 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002a18:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8002a1a:	4802      	ldr	r0, [pc, #8]	@ (8002a24 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 8002a1c:	f000 fe04 	bl	8003628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8002a20:	bd10      	pop	{r4, pc}
 8002a22:	46c0      	nop			@ (mov r8, r8)
 8002a24:	20001494 	.word	0x20001494

08002a28 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8002a28:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002a2a:	4802      	ldr	r0, [pc, #8]	@ (8002a34 <USB_IRQHandler+0xc>)
 8002a2c:	f001 fdb0 	bl	8004590 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8002a30:	bd10      	pop	{r4, pc}
 8002a32:	46c0      	nop			@ (mov r8, r8)
 8002a34:	20002524 	.word	0x20002524

08002a38 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002a38:	4770      	bx	lr
	...

08002a3c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002a3c:	b500      	push	{lr}
 8002a3e:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a40:	2210      	movs	r2, #16
 8002a42:	2100      	movs	r1, #0
 8002a44:	a802      	add	r0, sp, #8
 8002a46:	f005 fb56 	bl	80080f6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a4a:	2208      	movs	r2, #8
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	4668      	mov	r0, sp
 8002a50:	f005 fb51 	bl	80080f6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a54:	4816      	ldr	r0, [pc, #88]	@ (8002ab0 <MX_TIM1_Init+0x74>)
 8002a56:	4b17      	ldr	r3, [pc, #92]	@ (8002ab4 <MX_TIM1_Init+0x78>)
 8002a58:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a5e:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8002a60:	4a15      	ldr	r2, [pc, #84]	@ (8002ab8 <MX_TIM1_Init+0x7c>)
 8002a62:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a64:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8002a66:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a68:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002a6a:	f002 fe1b 	bl	80056a4 <HAL_TIM_Base_Init>
 8002a6e:	2800      	cmp	r0, #0
 8002a70:	d114      	bne.n	8002a9c <MX_TIM1_Init+0x60>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a72:	2380      	movs	r3, #128	@ 0x80
 8002a74:	015b      	lsls	r3, r3, #5
 8002a76:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002a78:	480d      	ldr	r0, [pc, #52]	@ (8002ab0 <MX_TIM1_Init+0x74>)
 8002a7a:	a902      	add	r1, sp, #8
 8002a7c:	f002 ff30 	bl	80058e0 <HAL_TIM_ConfigClockSource>
 8002a80:	2800      	cmp	r0, #0
 8002a82:	d10e      	bne.n	8002aa2 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002a84:	2320      	movs	r3, #32
 8002a86:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a8c:	4808      	ldr	r0, [pc, #32]	@ (8002ab0 <MX_TIM1_Init+0x74>)
 8002a8e:	4669      	mov	r1, sp
 8002a90:	f003 f836 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d107      	bne.n	8002aa8 <MX_TIM1_Init+0x6c>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002a98:	b007      	add	sp, #28
 8002a9a:	bd00      	pop	{pc}
    Error_Handler();
 8002a9c:	f7ff fed0 	bl	8002840 <Error_Handler>
 8002aa0:	e7e7      	b.n	8002a72 <MX_TIM1_Init+0x36>
    Error_Handler();
 8002aa2:	f7ff fecd 	bl	8002840 <Error_Handler>
 8002aa6:	e7ed      	b.n	8002a84 <MX_TIM1_Init+0x48>
    Error_Handler();
 8002aa8:	f7ff feca 	bl	8002840 <Error_Handler>
}
 8002aac:	e7f4      	b.n	8002a98 <MX_TIM1_Init+0x5c>
 8002aae:	46c0      	nop			@ (mov r8, r8)
 8002ab0:	20001568 	.word	0x20001568
 8002ab4:	40012c00 	.word	0x40012c00
 8002ab8:	0000ffff 	.word	0x0000ffff

08002abc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002abc:	b500      	push	{lr}
 8002abe:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ac0:	2210      	movs	r2, #16
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	a802      	add	r0, sp, #8
 8002ac6:	f005 fb16 	bl	80080f6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aca:	2208      	movs	r2, #8
 8002acc:	2100      	movs	r1, #0
 8002ace:	4668      	mov	r0, sp
 8002ad0:	f005 fb11 	bl	80080f6 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ad4:	4816      	ldr	r0, [pc, #88]	@ (8002b30 <MX_TIM2_Init+0x74>)
 8002ad6:	2380      	movs	r3, #128	@ 0x80
 8002ad8:	05db      	lsls	r3, r3, #23
 8002ada:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 24-1;
 8002adc:	2317      	movs	r3, #23
 8002ade:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	4252      	negs	r2, r2
 8002ae8:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aea:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aec:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002aee:	f002 fdd9 	bl	80056a4 <HAL_TIM_Base_Init>
 8002af2:	2800      	cmp	r0, #0
 8002af4:	d113      	bne.n	8002b1e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002af6:	2380      	movs	r3, #128	@ 0x80
 8002af8:	015b      	lsls	r3, r3, #5
 8002afa:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002afc:	480c      	ldr	r0, [pc, #48]	@ (8002b30 <MX_TIM2_Init+0x74>)
 8002afe:	a902      	add	r1, sp, #8
 8002b00:	f002 feee 	bl	80058e0 <HAL_TIM_ConfigClockSource>
 8002b04:	2800      	cmp	r0, #0
 8002b06:	d10d      	bne.n	8002b24 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b0c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b0e:	4808      	ldr	r0, [pc, #32]	@ (8002b30 <MX_TIM2_Init+0x74>)
 8002b10:	4669      	mov	r1, sp
 8002b12:	f002 fff5 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8002b16:	2800      	cmp	r0, #0
 8002b18:	d107      	bne.n	8002b2a <MX_TIM2_Init+0x6e>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b1a:	b007      	add	sp, #28
 8002b1c:	bd00      	pop	{pc}
    Error_Handler();
 8002b1e:	f7ff fe8f 	bl	8002840 <Error_Handler>
 8002b22:	e7e8      	b.n	8002af6 <MX_TIM2_Init+0x3a>
    Error_Handler();
 8002b24:	f7ff fe8c 	bl	8002840 <Error_Handler>
 8002b28:	e7ee      	b.n	8002b08 <MX_TIM2_Init+0x4c>
    Error_Handler();
 8002b2a:	f7ff fe89 	bl	8002840 <Error_Handler>
}
 8002b2e:	e7f4      	b.n	8002b1a <MX_TIM2_Init+0x5e>
 8002b30:	20001520 	.word	0x20001520

08002b34 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim3);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b34:	b510      	push	{r4, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	0004      	movs	r4, r0

  if(tim_baseHandle->Instance==TIM1)
 8002b3a:	6803      	ldr	r3, [r0, #0]
 8002b3c:	4a25      	ldr	r2, [pc, #148]	@ (8002bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d008      	beq.n	8002b54 <HAL_TIM_Base_MspInit+0x20>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM2)
 8002b42:	2280      	movs	r2, #128	@ 0x80
 8002b44:	05d2      	lsls	r2, r2, #23
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d02f      	beq.n	8002baa <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM3)
 8002b4a:	4a23      	ldr	r2, [pc, #140]	@ (8002bd8 <HAL_TIM_Base_MspInit+0xa4>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d036      	beq.n	8002bbe <HAL_TIM_Base_MspInit+0x8a>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002b50:	b004      	add	sp, #16
 8002b52:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b54:	4a21      	ldr	r2, [pc, #132]	@ (8002bdc <HAL_TIM_Base_MspInit+0xa8>)
 8002b56:	6991      	ldr	r1, [r2, #24]
 8002b58:	2380      	movs	r3, #128	@ 0x80
 8002b5a:	011b      	lsls	r3, r3, #4
 8002b5c:	4319      	orrs	r1, r3
 8002b5e:	6191      	str	r1, [r2, #24]
 8002b60:	6992      	ldr	r2, [r2, #24]
 8002b62:	401a      	ands	r2, r3
 8002b64:	9201      	str	r2, [sp, #4]
 8002b66:	9a01      	ldr	r2, [sp, #4]
    hdma_tim1_up.Instance = DMA1_Channel5;
 8002b68:	481d      	ldr	r0, [pc, #116]	@ (8002be0 <HAL_TIM_Base_MspInit+0xac>)
 8002b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8002be4 <HAL_TIM_Base_MspInit+0xb0>)
 8002b6c:	6002      	str	r2, [r0, #0]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b6e:	2210      	movs	r2, #16
 8002b70:	6042      	str	r2, [r0, #4]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b72:	2200      	movs	r2, #0
 8002b74:	6082      	str	r2, [r0, #8]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8002b76:	2180      	movs	r1, #128	@ 0x80
 8002b78:	60c1      	str	r1, [r0, #12]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b7a:	3181      	adds	r1, #129	@ 0x81
 8002b7c:	31ff      	adds	r1, #255	@ 0xff
 8002b7e:	6101      	str	r1, [r0, #16]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b80:	6143      	str	r3, [r0, #20]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8002b82:	2320      	movs	r3, #32
 8002b84:	6183      	str	r3, [r0, #24]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 8002b86:	61c2      	str	r2, [r0, #28]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8002b88:	f000 fcc4 	bl	8003514 <HAL_DMA_Init>
 8002b8c:	2800      	cmp	r0, #0
 8002b8e:	d109      	bne.n	8002ba4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_TIM1_DMA_CH6);
 8002b90:	4a15      	ldr	r2, [pc, #84]	@ (8002be8 <HAL_TIM_Base_MspInit+0xb4>)
 8002b92:	6811      	ldr	r1, [r2, #0]
 8002b94:	2380      	movs	r3, #128	@ 0x80
 8002b96:	055b      	lsls	r3, r3, #21
 8002b98:	430b      	orrs	r3, r1
 8002b9a:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8002b9c:	4b10      	ldr	r3, [pc, #64]	@ (8002be0 <HAL_TIM_Base_MspInit+0xac>)
 8002b9e:	6223      	str	r3, [r4, #32]
 8002ba0:	625c      	str	r4, [r3, #36]	@ 0x24
 8002ba2:	e7d5      	b.n	8002b50 <HAL_TIM_Base_MspInit+0x1c>
      Error_Handler();
 8002ba4:	f7ff fe4c 	bl	8002840 <Error_Handler>
 8002ba8:	e7f2      	b.n	8002b90 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002baa:	4a0c      	ldr	r2, [pc, #48]	@ (8002bdc <HAL_TIM_Base_MspInit+0xa8>)
 8002bac:	69d1      	ldr	r1, [r2, #28]
 8002bae:	2301      	movs	r3, #1
 8002bb0:	4319      	orrs	r1, r3
 8002bb2:	61d1      	str	r1, [r2, #28]
 8002bb4:	69d2      	ldr	r2, [r2, #28]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	9302      	str	r3, [sp, #8]
 8002bba:	9b02      	ldr	r3, [sp, #8]
 8002bbc:	e7c8      	b.n	8002b50 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bbe:	4a07      	ldr	r2, [pc, #28]	@ (8002bdc <HAL_TIM_Base_MspInit+0xa8>)
 8002bc0:	69d1      	ldr	r1, [r2, #28]
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	4319      	orrs	r1, r3
 8002bc6:	61d1      	str	r1, [r2, #28]
 8002bc8:	69d2      	ldr	r2, [r2, #28]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	9303      	str	r3, [sp, #12]
 8002bce:	9b03      	ldr	r3, [sp, #12]
}
 8002bd0:	e7be      	b.n	8002b50 <HAL_TIM_Base_MspInit+0x1c>
 8002bd2:	46c0      	nop			@ (mov r8, r8)
 8002bd4:	40012c00 	.word	0x40012c00
 8002bd8:	40000400 	.word	0x40000400
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	20001494 	.word	0x20001494
 8002be4:	40020058 	.word	0x40020058
 8002be8:	40010000 	.word	0x40010000

08002bec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002bec:	b510      	push	{r4, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf2:	2214      	movs	r2, #20
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	a801      	add	r0, sp, #4
 8002bf8:	f005 fa7d 	bl	80080f6 <memset>
  if(timHandle->Instance==TIM3)
 8002bfc:	6822      	ldr	r2, [r4, #0]
 8002bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002c34 <HAL_TIM_MspPostInit+0x48>)
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d001      	beq.n	8002c08 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002c04:	b006      	add	sp, #24
 8002c06:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c08:	4b0b      	ldr	r3, [pc, #44]	@ (8002c38 <HAL_TIM_MspPostInit+0x4c>)
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	2180      	movs	r1, #128	@ 0x80
 8002c0e:	02c9      	lsls	r1, r1, #11
 8002c10:	430a      	orrs	r2, r1
 8002c12:	615a      	str	r2, [r3, #20]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	400b      	ands	r3, r1
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c20:	3b01      	subs	r3, #1
 8002c22:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002c24:	3b01      	subs	r3, #1
 8002c26:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c28:	a901      	add	r1, sp, #4
 8002c2a:	4804      	ldr	r0, [pc, #16]	@ (8002c3c <HAL_TIM_MspPostInit+0x50>)
 8002c2c:	f000 fd52 	bl	80036d4 <HAL_GPIO_Init>
}
 8002c30:	e7e8      	b.n	8002c04 <HAL_TIM_MspPostInit+0x18>
 8002c32:	46c0      	nop			@ (mov r8, r8)
 8002c34:	40000400 	.word	0x40000400
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	48000400 	.word	0x48000400

08002c40 <MX_TIM3_Init>:
{
 8002c40:	b500      	push	{lr}
 8002c42:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c44:	2210      	movs	r2, #16
 8002c46:	2100      	movs	r1, #0
 8002c48:	a80a      	add	r0, sp, #40	@ 0x28
 8002c4a:	f005 fa54 	bl	80080f6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c4e:	2208      	movs	r2, #8
 8002c50:	2100      	movs	r1, #0
 8002c52:	a808      	add	r0, sp, #32
 8002c54:	f005 fa4f 	bl	80080f6 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c58:	221c      	movs	r2, #28
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	a801      	add	r0, sp, #4
 8002c5e:	f005 fa4a 	bl	80080f6 <memset>
  htim3.Instance = TIM3;
 8002c62:	4828      	ldr	r0, [pc, #160]	@ (8002d04 <MX_TIM3_Init+0xc4>)
 8002c64:	4b28      	ldr	r3, [pc, #160]	@ (8002d08 <MX_TIM3_Init+0xc8>)
 8002c66:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 48-1;
 8002c68:	232f      	movs	r3, #47	@ 0x2f
 8002c6a:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 20000-1;
 8002c70:	4a26      	ldr	r2, [pc, #152]	@ (8002d0c <MX_TIM3_Init+0xcc>)
 8002c72:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c74:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c76:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c78:	f002 fd14 	bl	80056a4 <HAL_TIM_Base_Init>
 8002c7c:	2800      	cmp	r0, #0
 8002c7e:	d12f      	bne.n	8002ce0 <MX_TIM3_Init+0xa0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c80:	2380      	movs	r3, #128	@ 0x80
 8002c82:	015b      	lsls	r3, r3, #5
 8002c84:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c86:	481f      	ldr	r0, [pc, #124]	@ (8002d04 <MX_TIM3_Init+0xc4>)
 8002c88:	a90a      	add	r1, sp, #40	@ 0x28
 8002c8a:	f002 fe29 	bl	80058e0 <HAL_TIM_ConfigClockSource>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	d129      	bne.n	8002ce6 <MX_TIM3_Init+0xa6>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002c92:	481c      	ldr	r0, [pc, #112]	@ (8002d04 <MX_TIM3_Init+0xc4>)
 8002c94:	f002 fd32 	bl	80056fc <HAL_TIM_PWM_Init>
 8002c98:	2800      	cmp	r0, #0
 8002c9a:	d127      	bne.n	8002cec <MX_TIM3_Init+0xac>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ca0:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ca2:	4818      	ldr	r0, [pc, #96]	@ (8002d04 <MX_TIM3_Init+0xc4>)
 8002ca4:	a908      	add	r1, sp, #32
 8002ca6:	f002 ff2b 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8002caa:	2800      	cmp	r0, #0
 8002cac:	d121      	bne.n	8002cf2 <MX_TIM3_Init+0xb2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cae:	2360      	movs	r3, #96	@ 0x60
 8002cb0:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cb6:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cb8:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002cba:	4812      	ldr	r0, [pc, #72]	@ (8002d04 <MX_TIM3_Init+0xc4>)
 8002cbc:	2208      	movs	r2, #8
 8002cbe:	a901      	add	r1, sp, #4
 8002cc0:	f002 fd8a 	bl	80057d8 <HAL_TIM_PWM_ConfigChannel>
 8002cc4:	2800      	cmp	r0, #0
 8002cc6:	d117      	bne.n	8002cf8 <MX_TIM3_Init+0xb8>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002cc8:	480e      	ldr	r0, [pc, #56]	@ (8002d04 <MX_TIM3_Init+0xc4>)
 8002cca:	220c      	movs	r2, #12
 8002ccc:	a901      	add	r1, sp, #4
 8002cce:	f002 fd83 	bl	80057d8 <HAL_TIM_PWM_ConfigChannel>
 8002cd2:	2800      	cmp	r0, #0
 8002cd4:	d113      	bne.n	8002cfe <MX_TIM3_Init+0xbe>
  HAL_TIM_MspPostInit(&htim3);
 8002cd6:	480b      	ldr	r0, [pc, #44]	@ (8002d04 <MX_TIM3_Init+0xc4>)
 8002cd8:	f7ff ff88 	bl	8002bec <HAL_TIM_MspPostInit>
}
 8002cdc:	b00f      	add	sp, #60	@ 0x3c
 8002cde:	bd00      	pop	{pc}
    Error_Handler();
 8002ce0:	f7ff fdae 	bl	8002840 <Error_Handler>
 8002ce4:	e7cc      	b.n	8002c80 <MX_TIM3_Init+0x40>
    Error_Handler();
 8002ce6:	f7ff fdab 	bl	8002840 <Error_Handler>
 8002cea:	e7d2      	b.n	8002c92 <MX_TIM3_Init+0x52>
    Error_Handler();
 8002cec:	f7ff fda8 	bl	8002840 <Error_Handler>
 8002cf0:	e7d4      	b.n	8002c9c <MX_TIM3_Init+0x5c>
    Error_Handler();
 8002cf2:	f7ff fda5 	bl	8002840 <Error_Handler>
 8002cf6:	e7da      	b.n	8002cae <MX_TIM3_Init+0x6e>
    Error_Handler();
 8002cf8:	f7ff fda2 	bl	8002840 <Error_Handler>
 8002cfc:	e7e4      	b.n	8002cc8 <MX_TIM3_Init+0x88>
    Error_Handler();
 8002cfe:	f7ff fd9f 	bl	8002840 <Error_Handler>
 8002d02:	e7e8      	b.n	8002cd6 <MX_TIM3_Init+0x96>
 8002d04:	200014d8 	.word	0x200014d8
 8002d08:	40000400 	.word	0x40000400
 8002d0c:	00004e1f 	.word	0x00004e1f

08002d10 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002d10:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d12:	480c      	ldr	r0, [pc, #48]	@ (8002d44 <MX_USART1_UART_Init+0x34>)
 8002d14:	4b0c      	ldr	r3, [pc, #48]	@ (8002d48 <MX_USART1_UART_Init+0x38>)
 8002d16:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 8002d18:	2396      	movs	r3, #150	@ 0x96
 8002d1a:	021b      	lsls	r3, r3, #8
 8002d1c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d22:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d24:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d26:	220c      	movs	r2, #12
 8002d28:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d2a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d2c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d2e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d30:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d32:	f003 f957 	bl	8005fe4 <HAL_UART_Init>
 8002d36:	2800      	cmp	r0, #0
 8002d38:	d100      	bne.n	8002d3c <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d3a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002d3c:	f7ff fd80 	bl	8002840 <Error_Handler>
}
 8002d40:	e7fb      	b.n	8002d3a <MX_USART1_UART_Init+0x2a>
 8002d42:	46c0      	nop			@ (mov r8, r8)
 8002d44:	200015b0 	.word	0x200015b0
 8002d48:	40013800 	.word	0x40013800

08002d4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d4c:	b510      	push	{r4, lr}
 8002d4e:	b088      	sub	sp, #32
 8002d50:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d52:	2214      	movs	r2, #20
 8002d54:	2100      	movs	r1, #0
 8002d56:	a803      	add	r0, sp, #12
 8002d58:	f005 f9cd 	bl	80080f6 <memset>
  if(uartHandle->Instance==USART1)
 8002d5c:	6822      	ldr	r2, [r4, #0]
 8002d5e:	4b11      	ldr	r3, [pc, #68]	@ (8002da4 <HAL_UART_MspInit+0x58>)
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d001      	beq.n	8002d68 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d64:	b008      	add	sp, #32
 8002d66:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d68:	4b0f      	ldr	r3, [pc, #60]	@ (8002da8 <HAL_UART_MspInit+0x5c>)
 8002d6a:	699a      	ldr	r2, [r3, #24]
 8002d6c:	2180      	movs	r1, #128	@ 0x80
 8002d6e:	01c9      	lsls	r1, r1, #7
 8002d70:	430a      	orrs	r2, r1
 8002d72:	619a      	str	r2, [r3, #24]
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	400a      	ands	r2, r1
 8002d78:	9201      	str	r2, [sp, #4]
 8002d7a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	2180      	movs	r1, #128	@ 0x80
 8002d80:	02c9      	lsls	r1, r1, #11
 8002d82:	430a      	orrs	r2, r1
 8002d84:	615a      	str	r2, [r3, #20]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	400b      	ands	r3, r1
 8002d8a:	9302      	str	r3, [sp, #8]
 8002d8c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d8e:	23c0      	movs	r3, #192	@ 0xc0
 8002d90:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d92:	3bbe      	subs	r3, #190	@ 0xbe
 8002d94:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d96:	3301      	adds	r3, #1
 8002d98:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9a:	a903      	add	r1, sp, #12
 8002d9c:	4803      	ldr	r0, [pc, #12]	@ (8002dac <HAL_UART_MspInit+0x60>)
 8002d9e:	f000 fc99 	bl	80036d4 <HAL_GPIO_Init>
}
 8002da2:	e7df      	b.n	8002d64 <HAL_UART_MspInit+0x18>
 8002da4:	40013800 	.word	0x40013800
 8002da8:	40021000 	.word	0x40021000
 8002dac:	48000400 	.word	0x48000400

08002db0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002db0:	480d      	ldr	r0, [pc, #52]	@ (8002de8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002db2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002db4:	f7ff fe40 	bl	8002a38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002db8:	480c      	ldr	r0, [pc, #48]	@ (8002dec <LoopForever+0x6>)
  ldr r1, =_edata
 8002dba:	490d      	ldr	r1, [pc, #52]	@ (8002df0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002df4 <LoopForever+0xe>)
  movs r3, #0
 8002dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dc0:	e002      	b.n	8002dc8 <LoopCopyDataInit>

08002dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dc6:	3304      	adds	r3, #4

08002dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dcc:	d3f9      	bcc.n	8002dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dce:	4a0a      	ldr	r2, [pc, #40]	@ (8002df8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002dd0:	4c0a      	ldr	r4, [pc, #40]	@ (8002dfc <LoopForever+0x16>)
  movs r3, #0
 8002dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dd4:	e001      	b.n	8002dda <LoopFillZerobss>

08002dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dd8:	3204      	adds	r2, #4

08002dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ddc:	d3fb      	bcc.n	8002dd6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002dde:	f005 f993 	bl	8008108 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002de2:	f7ff fd71 	bl	80028c8 <main>

08002de6 <LoopForever>:

LoopForever:
    b LoopForever
 8002de6:	e7fe      	b.n	8002de6 <LoopForever>
  ldr   r0, =_estack
 8002de8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002dec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002df0:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8002df4:	080084c8 	.word	0x080084c8
  ldr r2, =_sbss
 8002df8:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8002dfc:	20002800 	.word	0x20002800

08002e00 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e00:	e7fe      	b.n	8002e00 <ADC1_COMP_IRQHandler>
	...

08002e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e04:	b510      	push	{r4, lr}
 8002e06:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e08:	4b0f      	ldr	r3, [pc, #60]	@ (8002e48 <HAL_InitTick+0x44>)
 8002e0a:	7819      	ldrb	r1, [r3, #0]
 8002e0c:	20fa      	movs	r0, #250	@ 0xfa
 8002e0e:	0080      	lsls	r0, r0, #2
 8002e10:	f7fd f97a 	bl	8000108 <__udivsi3>
 8002e14:	0001      	movs	r1, r0
 8002e16:	4b0d      	ldr	r3, [pc, #52]	@ (8002e4c <HAL_InitTick+0x48>)
 8002e18:	6818      	ldr	r0, [r3, #0]
 8002e1a:	f7fd f975 	bl	8000108 <__udivsi3>
 8002e1e:	f000 fb4d 	bl	80034bc <HAL_SYSTICK_Config>
 8002e22:	2800      	cmp	r0, #0
 8002e24:	d10d      	bne.n	8002e42 <HAL_InitTick+0x3e>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e26:	2c03      	cmp	r4, #3
 8002e28:	d901      	bls.n	8002e2e <HAL_InitTick+0x2a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8002e2a:	2001      	movs	r0, #1
 8002e2c:	e00a      	b.n	8002e44 <HAL_InitTick+0x40>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e2e:	3001      	adds	r0, #1
 8002e30:	2200      	movs	r2, #0
 8002e32:	0021      	movs	r1, r4
 8002e34:	4240      	negs	r0, r0
 8002e36:	f000 fb31 	bl	800349c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e3a:	4b05      	ldr	r3, [pc, #20]	@ (8002e50 <HAL_InitTick+0x4c>)
 8002e3c:	601c      	str	r4, [r3, #0]
  }

   /* Return function status */
  return HAL_OK;
 8002e3e:	2000      	movs	r0, #0
 8002e40:	e000      	b.n	8002e44 <HAL_InitTick+0x40>
    return HAL_ERROR;
 8002e42:	2001      	movs	r0, #1
}
 8002e44:	bd10      	pop	{r4, pc}
 8002e46:	46c0      	nop			@ (mov r8, r8)
 8002e48:	20000004 	.word	0x20000004
 8002e4c:	20000000 	.word	0x20000000
 8002e50:	20000008 	.word	0x20000008

08002e54 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002e54:	4a03      	ldr	r2, [pc, #12]	@ (8002e64 <HAL_IncTick+0x10>)
 8002e56:	6811      	ldr	r1, [r2, #0]
 8002e58:	4b03      	ldr	r3, [pc, #12]	@ (8002e68 <HAL_IncTick+0x14>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	185b      	adds	r3, r3, r1
 8002e5e:	6013      	str	r3, [r2, #0]
}
 8002e60:	4770      	bx	lr
 8002e62:	46c0      	nop			@ (mov r8, r8)
 8002e64:	20001638 	.word	0x20001638
 8002e68:	20000004 	.word	0x20000004

08002e6c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002e6c:	4b01      	ldr	r3, [pc, #4]	@ (8002e74 <HAL_GetTick+0x8>)
 8002e6e:	6818      	ldr	r0, [r3, #0]
}
 8002e70:	4770      	bx	lr
 8002e72:	46c0      	nop			@ (mov r8, r8)
 8002e74:	20001638 	.word	0x20001638

08002e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e78:	b570      	push	{r4, r5, r6, lr}
 8002e7a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002e7c:	f7ff fff6 	bl	8002e6c <HAL_GetTick>
 8002e80:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e82:	1c63      	adds	r3, r4, #1
 8002e84:	d002      	beq.n	8002e8c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e86:	4b04      	ldr	r3, [pc, #16]	@ (8002e98 <HAL_Delay+0x20>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002e8c:	f7ff ffee 	bl	8002e6c <HAL_GetTick>
 8002e90:	1b40      	subs	r0, r0, r5
 8002e92:	42a0      	cmp	r0, r4
 8002e94:	d3fa      	bcc.n	8002e8c <HAL_Delay+0x14>
  {
  }
}
 8002e96:	bd70      	pop	{r4, r5, r6, pc}
 8002e98:	20000004 	.word	0x20000004

08002e9c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e9c:	b530      	push	{r4, r5, lr}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ea6:	6803      	ldr	r3, [r0, #0]
 8002ea8:	6899      	ldr	r1, [r3, #8]
 8002eaa:	2203      	movs	r2, #3
 8002eac:	400a      	ands	r2, r1
 8002eae:	2a01      	cmp	r2, #1
 8002eb0:	d014      	beq.n	8002edc <ADC_Enable+0x40>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002eb2:	6899      	ldr	r1, [r3, #8]
 8002eb4:	4a22      	ldr	r2, [pc, #136]	@ (8002f40 <ADC_Enable+0xa4>)
 8002eb6:	4211      	tst	r1, r2
 8002eb8:	d118      	bne.n	8002eec <ADC_Enable+0x50>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ec2:	4b20      	ldr	r3, [pc, #128]	@ (8002f44 <ADC_Enable+0xa8>)
 8002ec4:	6818      	ldr	r0, [r3, #0]
 8002ec6:	4920      	ldr	r1, [pc, #128]	@ (8002f48 <ADC_Enable+0xac>)
 8002ec8:	f7fd f91e 	bl	8000108 <__udivsi3>
 8002ecc:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8002ece:	9b01      	ldr	r3, [sp, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d015      	beq.n	8002f00 <ADC_Enable+0x64>
    {
      wait_loop_index--;
 8002ed4:	9b01      	ldr	r3, [sp, #4]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	e7f8      	b.n	8002ece <ADC_Enable+0x32>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	07d2      	lsls	r2, r2, #31
 8002ee0:	d42b      	bmi.n	8002f3a <ADC_Enable+0x9e>
 8002ee2:	68da      	ldr	r2, [r3, #12]
 8002ee4:	0412      	lsls	r2, r2, #16
 8002ee6:	d5e4      	bpl.n	8002eb2 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ee8:	2000      	movs	r0, #0
 8002eea:	e024      	b.n	8002f36 <ADC_Enable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002eee:	2210      	movs	r2, #16
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002ef6:	3a0f      	subs	r2, #15
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	63e3      	str	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8002efc:	2001      	movs	r0, #1
 8002efe:	e01a      	b.n	8002f36 <ADC_Enable+0x9a>
    tickstart = HAL_GetTick();
 8002f00:	f7ff ffb4 	bl	8002e6c <HAL_GetTick>
 8002f04:	0005      	movs	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	07db      	lsls	r3, r3, #31
 8002f0c:	d412      	bmi.n	8002f34 <ADC_Enable+0x98>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f0e:	f7ff ffad 	bl	8002e6c <HAL_GetTick>
 8002f12:	1b40      	subs	r0, r0, r5
 8002f14:	2802      	cmp	r0, #2
 8002f16:	d9f6      	bls.n	8002f06 <ADC_Enable+0x6a>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	07db      	lsls	r3, r3, #31
 8002f1e:	d4f2      	bmi.n	8002f06 <ADC_Enable+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f20:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002f22:	2210      	movs	r2, #16
 8002f24:	4313      	orrs	r3, r2
 8002f26:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f28:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002f2a:	3a0f      	subs	r2, #15
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8002f30:	2001      	movs	r0, #1
 8002f32:	e000      	b.n	8002f36 <ADC_Enable+0x9a>
  return HAL_OK;
 8002f34:	2000      	movs	r0, #0
}
 8002f36:	b003      	add	sp, #12
 8002f38:	bd30      	pop	{r4, r5, pc}
  return HAL_OK;
 8002f3a:	2000      	movs	r0, #0
 8002f3c:	e7fb      	b.n	8002f36 <ADC_Enable+0x9a>
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	80000017 	.word	0x80000017
 8002f44:	20000000 	.word	0x20000000
 8002f48:	000f4240 	.word	0x000f4240

08002f4c <HAL_ADC_Init>:
{
 8002f4c:	b570      	push	{r4, r5, r6, lr}
 8002f4e:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8002f50:	d100      	bne.n	8002f54 <HAL_ADC_Init+0x8>
 8002f52:	e0b4      	b.n	80030be <HAL_ADC_Init+0x172>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f54:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d100      	bne.n	8002f5c <HAL_ADC_Init+0x10>
 8002f5a:	e080      	b.n	800305e <HAL_ADC_Init+0x112>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f5c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002f5e:	06db      	lsls	r3, r3, #27
 8002f60:	d500      	bpl.n	8002f64 <HAL_ADC_Init+0x18>
 8002f62:	e0a6      	b.n	80030b2 <HAL_ADC_Init+0x166>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002f64:	6823      	ldr	r3, [r4, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	2104      	movs	r1, #4
 8002f6a:	0008      	movs	r0, r1
 8002f6c:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002f6e:	4211      	tst	r1, r2
 8002f70:	d000      	beq.n	8002f74 <HAL_ADC_Init+0x28>
 8002f72:	e09e      	b.n	80030b2 <HAL_ADC_Init+0x166>
    ADC_STATE_CLR_SET(hadc->State,
 8002f74:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002f76:	4953      	ldr	r1, [pc, #332]	@ (80030c4 <HAL_ADC_Init+0x178>)
 8002f78:	400a      	ands	r2, r1
 8002f7a:	3106      	adds	r1, #6
 8002f7c:	31ff      	adds	r1, #255	@ 0xff
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	63a2      	str	r2, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002f82:	6899      	ldr	r1, [r3, #8]
 8002f84:	2203      	movs	r2, #3
 8002f86:	400a      	ands	r2, r1
 8002f88:	2a01      	cmp	r2, #1
 8002f8a:	d06e      	beq.n	800306a <HAL_ADC_Init+0x11e>
      MODIFY_REG(hadc->Instance->CFGR1,
 8002f8c:	68da      	ldr	r2, [r3, #12]
 8002f8e:	2118      	movs	r1, #24
 8002f90:	438a      	bics	r2, r1
 8002f92:	68a1      	ldr	r1, [r4, #8]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002f98:	6822      	ldr	r2, [r4, #0]
 8002f9a:	6913      	ldr	r3, [r2, #16]
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	089b      	lsrs	r3, r3, #2
 8002fa0:	6861      	ldr	r1, [r4, #4]
 8002fa2:	430b      	orrs	r3, r1
 8002fa4:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002fa6:	6822      	ldr	r2, [r4, #0]
 8002fa8:	68d3      	ldr	r3, [r2, #12]
 8002faa:	4947      	ldr	r1, [pc, #284]	@ (80030c8 <HAL_ADC_Init+0x17c>)
 8002fac:	400b      	ands	r3, r1
 8002fae:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fb0:	7e23      	ldrb	r3, [r4, #24]
 8002fb2:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002fb4:	7e62      	ldrb	r2, [r4, #25]
 8002fb6:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fb8:	4313      	orrs	r3, r2
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002fba:	7ea1      	ldrb	r1, [r4, #26]
 8002fbc:	034a      	lsls	r2, r1, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002fbe:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002fc0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002fc2:	2a01      	cmp	r2, #1
 8002fc4:	d058      	beq.n	8003078 <HAL_ADC_Init+0x12c>
 8002fc6:	2280      	movs	r2, #128	@ 0x80
 8002fc8:	0152      	lsls	r2, r2, #5
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002fca:	4313      	orrs	r3, r2
                 hadc->Init.DataAlign                                             |
 8002fcc:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002fce:	4313      	orrs	r3, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002fd0:	6922      	ldr	r2, [r4, #16]
 8002fd2:	2a02      	cmp	r2, #2
 8002fd4:	d052      	beq.n	800307c <HAL_ADC_Init+0x130>
                 hadc->Init.DataAlign                                             |
 8002fd6:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002fd8:	2224      	movs	r2, #36	@ 0x24
 8002fda:	5ca2      	ldrb	r2, [r4, r2]
 8002fdc:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002fde:	4313      	orrs	r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fe0:	7ee2      	ldrb	r2, [r4, #27]
 8002fe2:	2a01      	cmp	r2, #1
 8002fe4:	d04c      	beq.n	8003080 <HAL_ADC_Init+0x134>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fe6:	69e2      	ldr	r2, [r4, #28]
 8002fe8:	21c2      	movs	r1, #194	@ 0xc2
 8002fea:	31ff      	adds	r1, #255	@ 0xff
 8002fec:	428a      	cmp	r2, r1
 8002fee:	d002      	beq.n	8002ff6 <HAL_ADC_Init+0xaa>
                    hadc->Init.ExternalTrigConvEdge );
 8002ff0:	6a21      	ldr	r1, [r4, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	4313      	orrs	r3, r2
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002ff6:	6821      	ldr	r1, [r4, #0]
 8002ff8:	68ca      	ldr	r2, [r1, #12]
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	60ca      	str	r2, [r1, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002ffe:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003000:	2180      	movs	r1, #128	@ 0x80
 8003002:	0549      	lsls	r1, r1, #21
 8003004:	428a      	cmp	r2, r1
 8003006:	d00d      	beq.n	8003024 <HAL_ADC_Init+0xd8>
 8003008:	2a01      	cmp	r2, #1
 800300a:	d00b      	beq.n	8003024 <HAL_ADC_Init+0xd8>
 800300c:	2a02      	cmp	r2, #2
 800300e:	d009      	beq.n	8003024 <HAL_ADC_Init+0xd8>
 8003010:	2a03      	cmp	r2, #3
 8003012:	d007      	beq.n	8003024 <HAL_ADC_Init+0xd8>
 8003014:	2a04      	cmp	r2, #4
 8003016:	d005      	beq.n	8003024 <HAL_ADC_Init+0xd8>
 8003018:	2a05      	cmp	r2, #5
 800301a:	d003      	beq.n	8003024 <HAL_ADC_Init+0xd8>
 800301c:	2a06      	cmp	r2, #6
 800301e:	d001      	beq.n	8003024 <HAL_ADC_Init+0xd8>
 8003020:	2a07      	cmp	r2, #7
 8003022:	d10a      	bne.n	800303a <HAL_ADC_Init+0xee>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003024:	6820      	ldr	r0, [r4, #0]
 8003026:	6941      	ldr	r1, [r0, #20]
 8003028:	2207      	movs	r2, #7
 800302a:	4391      	bics	r1, r2
 800302c:	6141      	str	r1, [r0, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800302e:	6820      	ldr	r0, [r4, #0]
 8003030:	6941      	ldr	r1, [r0, #20]
 8003032:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8003034:	402a      	ands	r2, r5
 8003036:	430a      	orrs	r2, r1
 8003038:	6142      	str	r2, [r0, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800303a:	6822      	ldr	r2, [r4, #0]
 800303c:	68d2      	ldr	r2, [r2, #12]
 800303e:	4923      	ldr	r1, [pc, #140]	@ (80030cc <HAL_ADC_Init+0x180>)
 8003040:	400a      	ands	r2, r1
 8003042:	429a      	cmp	r2, r3
 8003044:	d02b      	beq.n	800309e <HAL_ADC_Init+0x152>
      ADC_STATE_CLR_SET(hadc->State,
 8003046:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003048:	2212      	movs	r2, #18
 800304a:	4393      	bics	r3, r2
 800304c:	3a02      	subs	r2, #2
 800304e:	4313      	orrs	r3, r2
 8003050:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003052:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003054:	3a0f      	subs	r2, #15
 8003056:	4313      	orrs	r3, r2
 8003058:	63e3      	str	r3, [r4, #60]	@ 0x3c
      tmp_hal_status = HAL_ERROR;
 800305a:	2001      	movs	r0, #1
 800305c:	e02e      	b.n	80030bc <HAL_ADC_Init+0x170>
    ADC_CLEAR_ERRORCODE(hadc);
 800305e:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8003060:	2234      	movs	r2, #52	@ 0x34
 8003062:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8003064:	f7ff fa7c 	bl	8002560 <HAL_ADC_MspInit>
 8003068:	e778      	b.n	8002f5c <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	07d2      	lsls	r2, r2, #31
 800306e:	d49a      	bmi.n	8002fa6 <HAL_ADC_Init+0x5a>
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	0412      	lsls	r2, r2, #16
 8003074:	d497      	bmi.n	8002fa6 <HAL_ADC_Init+0x5a>
 8003076:	e789      	b.n	8002f8c <HAL_ADC_Init+0x40>
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003078:	0002      	movs	r2, r0
 800307a:	e7a6      	b.n	8002fca <HAL_ADC_Init+0x7e>
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800307c:	2004      	movs	r0, #4
 800307e:	e7aa      	b.n	8002fd6 <HAL_ADC_Init+0x8a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003080:	2900      	cmp	r1, #0
 8003082:	d103      	bne.n	800308c <HAL_ADC_Init+0x140>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003084:	2280      	movs	r2, #128	@ 0x80
 8003086:	0252      	lsls	r2, r2, #9
 8003088:	4313      	orrs	r3, r2
 800308a:	e7ac      	b.n	8002fe6 <HAL_ADC_Init+0x9a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800308c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800308e:	2120      	movs	r1, #32
 8003090:	430a      	orrs	r2, r1
 8003092:	63a2      	str	r2, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003094:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003096:	391f      	subs	r1, #31
 8003098:	430a      	orrs	r2, r1
 800309a:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800309c:	e7a3      	b.n	8002fe6 <HAL_ADC_Init+0x9a>
      ADC_CLEAR_ERRORCODE(hadc);
 800309e:	2300      	movs	r3, #0
 80030a0:	63e3      	str	r3, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 80030a2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80030a4:	2203      	movs	r2, #3
 80030a6:	4393      	bics	r3, r2
 80030a8:	3a02      	subs	r2, #2
 80030aa:	4313      	orrs	r3, r2
 80030ac:	63a3      	str	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ae:	2000      	movs	r0, #0
 80030b0:	e004      	b.n	80030bc <HAL_ADC_Init+0x170>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80030b4:	2210      	movs	r2, #16
 80030b6:	4313      	orrs	r3, r2
 80030b8:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80030ba:	2001      	movs	r0, #1
}
 80030bc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80030be:	2001      	movs	r0, #1
 80030c0:	e7fc      	b.n	80030bc <HAL_ADC_Init+0x170>
 80030c2:	46c0      	nop			@ (mov r8, r8)
 80030c4:	fffffefd 	.word	0xfffffefd
 80030c8:	fffe0219 	.word	0xfffe0219
 80030cc:	833fffe7 	.word	0x833fffe7

080030d0 <HAL_ADC_Start_DMA>:
{
 80030d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d2:	0004      	movs	r4, r0
 80030d4:	000d      	movs	r5, r1
 80030d6:	0016      	movs	r6, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80030d8:	6803      	ldr	r3, [r0, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	075b      	lsls	r3, r3, #29
 80030de:	d43e      	bmi.n	800315e <HAL_ADC_Start_DMA+0x8e>
    __HAL_LOCK(hadc);
 80030e0:	2334      	movs	r3, #52	@ 0x34
 80030e2:	5cc3      	ldrb	r3, [r0, r3]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d03c      	beq.n	8003162 <HAL_ADC_Start_DMA+0x92>
 80030e8:	2334      	movs	r3, #52	@ 0x34
 80030ea:	2201      	movs	r2, #1
 80030ec:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80030ee:	7e43      	ldrb	r3, [r0, #25]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d004      	beq.n	80030fe <HAL_ADC_Start_DMA+0x2e>
      tmp_hal_status = ADC_Enable(hadc);
 80030f4:	f7ff fed2 	bl	8002e9c <ADC_Enable>
 80030f8:	1e07      	subs	r7, r0, #0
    if (tmp_hal_status == HAL_OK)
 80030fa:	d12e      	bne.n	800315a <HAL_ADC_Start_DMA+0x8a>
 80030fc:	e000      	b.n	8003100 <HAL_ADC_Start_DMA+0x30>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030fe:	2700      	movs	r7, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003100:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003102:	4b19      	ldr	r3, [pc, #100]	@ (8003168 <HAL_ADC_Start_DMA+0x98>)
 8003104:	401a      	ands	r2, r3
 8003106:	2380      	movs	r3, #128	@ 0x80
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	4313      	orrs	r3, r2
 800310c:	63a3      	str	r3, [r4, #56]	@ 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 800310e:	2300      	movs	r3, #0
 8003110:	63e3      	str	r3, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 8003112:	2234      	movs	r2, #52	@ 0x34
 8003114:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003116:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003118:	4a14      	ldr	r2, [pc, #80]	@ (800316c <HAL_ADC_Start_DMA+0x9c>)
 800311a:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800311c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800311e:	4a14      	ldr	r2, [pc, #80]	@ (8003170 <HAL_ADC_Start_DMA+0xa0>)
 8003120:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003122:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003124:	4a13      	ldr	r2, [pc, #76]	@ (8003174 <HAL_ADC_Start_DMA+0xa4>)
 8003126:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	221c      	movs	r2, #28
 800312c:	601a      	str	r2, [r3, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800312e:	6822      	ldr	r2, [r4, #0]
 8003130:	6853      	ldr	r3, [r2, #4]
 8003132:	2110      	movs	r1, #16
 8003134:	430b      	orrs	r3, r1
 8003136:	6053      	str	r3, [r2, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8003138:	6822      	ldr	r2, [r4, #0]
 800313a:	68d3      	ldr	r3, [r2, #12]
 800313c:	390f      	subs	r1, #15
 800313e:	430b      	orrs	r3, r1
 8003140:	60d3      	str	r3, [r2, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003142:	6821      	ldr	r1, [r4, #0]
 8003144:	3140      	adds	r1, #64	@ 0x40
 8003146:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003148:	0033      	movs	r3, r6
 800314a:	002a      	movs	r2, r5
 800314c:	f000 fa31 	bl	80035b2 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003150:	6822      	ldr	r2, [r4, #0]
 8003152:	6893      	ldr	r3, [r2, #8]
 8003154:	2104      	movs	r1, #4
 8003156:	430b      	orrs	r3, r1
 8003158:	6093      	str	r3, [r2, #8]
}
 800315a:	0038      	movs	r0, r7
 800315c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_hal_status = HAL_BUSY;
 800315e:	2702      	movs	r7, #2
 8003160:	e7fb      	b.n	800315a <HAL_ADC_Start_DMA+0x8a>
    __HAL_LOCK(hadc);
 8003162:	2702      	movs	r7, #2
 8003164:	e7f9      	b.n	800315a <HAL_ADC_Start_DMA+0x8a>
 8003166:	46c0      	nop			@ (mov r8, r8)
 8003168:	fffff0fe 	.word	0xfffff0fe
 800316c:	0800317d 	.word	0x0800317d
 8003170:	080031ef 	.word	0x080031ef
 8003174:	080031fb 	.word	0x080031fb

08003178 <HAL_ADC_ConvCpltCallback>:
}
 8003178:	4770      	bx	lr
	...

0800317c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800317c:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800317e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003182:	2150      	movs	r1, #80	@ 0x50
 8003184:	4211      	tst	r1, r2
 8003186:	d12b      	bne.n	80031e0 <ADC_DMAConvCplt+0x64>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003188:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800318a:	2280      	movs	r2, #128	@ 0x80
 800318c:	0092      	lsls	r2, r2, #2
 800318e:	430a      	orrs	r2, r1
 8003190:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	68d0      	ldr	r0, [r2, #12]
 8003196:	21c0      	movs	r1, #192	@ 0xc0
 8003198:	0109      	lsls	r1, r1, #4
 800319a:	4208      	tst	r0, r1
 800319c:	d113      	bne.n	80031c6 <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800319e:	7e99      	ldrb	r1, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031a0:	2900      	cmp	r1, #0
 80031a2:	d110      	bne.n	80031c6 <ADC_DMAConvCplt+0x4a>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80031a4:	6811      	ldr	r1, [r2, #0]
 80031a6:	0709      	lsls	r1, r1, #28
 80031a8:	d50d      	bpl.n	80031c6 <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80031aa:	6891      	ldr	r1, [r2, #8]
 80031ac:	0749      	lsls	r1, r1, #29
 80031ae:	d40e      	bmi.n	80031ce <ADC_DMAConvCplt+0x52>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80031b0:	6851      	ldr	r1, [r2, #4]
 80031b2:	200c      	movs	r0, #12
 80031b4:	4381      	bics	r1, r0
 80031b6:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80031b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031ba:	490b      	ldr	r1, [pc, #44]	@ (80031e8 <ADC_DMAConvCplt+0x6c>)
 80031bc:	400a      	ands	r2, r1
 80031be:	3104      	adds	r1, #4
 80031c0:	31ff      	adds	r1, #255	@ 0xff
 80031c2:	430a      	orrs	r2, r1
 80031c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031c6:	0018      	movs	r0, r3
 80031c8:	f7ff ffd6 	bl	8003178 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80031cc:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031d0:	2120      	movs	r1, #32
 80031d2:	430a      	orrs	r2, r1
 80031d4:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031d8:	391f      	subs	r1, #31
 80031da:	430a      	orrs	r2, r1
 80031dc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031de:	e7f2      	b.n	80031c6 <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e4:	4798      	blx	r3
}
 80031e6:	e7f1      	b.n	80031cc <ADC_DMAConvCplt+0x50>
 80031e8:	fffffefe 	.word	0xfffffefe

080031ec <HAL_ADC_ConvHalfCpltCallback>:
}
 80031ec:	4770      	bx	lr

080031ee <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80031ee:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031f0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80031f2:	f7ff fffb 	bl	80031ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031f6:	bd10      	pop	{r4, pc}

080031f8 <HAL_ADC_ErrorCallback>:
}
 80031f8:	4770      	bx	lr

080031fa <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80031fa:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031fc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031fe:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003200:	2240      	movs	r2, #64	@ 0x40
 8003202:	4313      	orrs	r3, r2
 8003204:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003206:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8003208:	3a3c      	subs	r2, #60	@ 0x3c
 800320a:	4313      	orrs	r3, r2
 800320c:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 800320e:	f7ff fff3 	bl	80031f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003212:	bd10      	pop	{r4, pc}

08003214 <HAL_ADC_ConfigChannel>:
{
 8003214:	b530      	push	{r4, r5, lr}
 8003216:	b083      	sub	sp, #12
 8003218:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800321e:	3334      	adds	r3, #52	@ 0x34
 8003220:	5cc3      	ldrb	r3, [r0, r3]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d100      	bne.n	8003228 <HAL_ADC_ConfigChannel+0x14>
 8003226:	e081      	b.n	800332c <HAL_ADC_ConfigChannel+0x118>
 8003228:	2334      	movs	r3, #52	@ 0x34
 800322a:	2201      	movs	r2, #1
 800322c:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800322e:	6802      	ldr	r2, [r0, #0]
 8003230:	6893      	ldr	r3, [r2, #8]
 8003232:	075b      	lsls	r3, r3, #29
 8003234:	d46c      	bmi.n	8003310 <HAL_ADC_ConfigChannel+0xfc>
    if (sConfig->Rank != ADC_RANK_NONE)
 8003236:	6848      	ldr	r0, [r1, #4]
 8003238:	4b3d      	ldr	r3, [pc, #244]	@ (8003330 <HAL_ADC_ConfigChannel+0x11c>)
 800323a:	4298      	cmp	r0, r3
 800323c:	d04d      	beq.n	80032da <HAL_ADC_ConfigChannel+0xc6>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800323e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8003240:	680d      	ldr	r5, [r1, #0]
 8003242:	2001      	movs	r0, #1
 8003244:	40a8      	lsls	r0, r5
 8003246:	4303      	orrs	r3, r0
 8003248:	6293      	str	r3, [r2, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800324a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800324c:	2b07      	cmp	r3, #7
 800324e:	d827      	bhi.n	80032a0 <HAL_ADC_ConfigChannel+0x8c>
 8003250:	2b00      	cmp	r3, #0
 8003252:	d110      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x62>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003254:	6888      	ldr	r0, [r1, #8]
 8003256:	6822      	ldr	r2, [r4, #0]
 8003258:	6955      	ldr	r5, [r2, #20]
 800325a:	2307      	movs	r3, #7
 800325c:	402b      	ands	r3, r5
 800325e:	4298      	cmp	r0, r3
 8003260:	d009      	beq.n	8003276 <HAL_ADC_ConfigChannel+0x62>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003262:	6950      	ldr	r0, [r2, #20]
 8003264:	2307      	movs	r3, #7
 8003266:	4398      	bics	r0, r3
 8003268:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800326a:	6820      	ldr	r0, [r4, #0]
 800326c:	6942      	ldr	r2, [r0, #20]
 800326e:	688d      	ldr	r5, [r1, #8]
 8003270:	402b      	ands	r3, r5
 8003272:	4313      	orrs	r3, r2
 8003274:	6143      	str	r3, [r0, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003276:	680b      	ldr	r3, [r1, #0]
 8003278:	001a      	movs	r2, r3
 800327a:	3a10      	subs	r2, #16
 800327c:	2a02      	cmp	r2, #2
 800327e:	d851      	bhi.n	8003324 <HAL_ADC_ConfigChannel+0x110>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003280:	4a2c      	ldr	r2, [pc, #176]	@ (8003334 <HAL_ADC_ConfigChannel+0x120>)
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	2b10      	cmp	r3, #16
 8003286:	d013      	beq.n	80032b0 <HAL_ADC_ConfigChannel+0x9c>
 8003288:	2b11      	cmp	r3, #17
 800328a:	d00e      	beq.n	80032aa <HAL_ADC_ConfigChannel+0x96>
 800328c:	2380      	movs	r3, #128	@ 0x80
 800328e:	045b      	lsls	r3, r3, #17
 8003290:	4313      	orrs	r3, r2
 8003292:	4a28      	ldr	r2, [pc, #160]	@ (8003334 <HAL_ADC_ConfigChannel+0x120>)
 8003294:	6013      	str	r3, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003296:	680b      	ldr	r3, [r1, #0]
 8003298:	2b10      	cmp	r3, #16
 800329a:	d00c      	beq.n	80032b6 <HAL_ADC_ConfigChannel+0xa2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329c:	2000      	movs	r0, #0
 800329e:	e03c      	b.n	800331a <HAL_ADC_ConfigChannel+0x106>
 80032a0:	2280      	movs	r2, #128	@ 0x80
 80032a2:	0552      	lsls	r2, r2, #21
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d0e6      	beq.n	8003276 <HAL_ADC_ConfigChannel+0x62>
 80032a8:	e7d4      	b.n	8003254 <HAL_ADC_ConfigChannel+0x40>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80032aa:	2380      	movs	r3, #128	@ 0x80
 80032ac:	03db      	lsls	r3, r3, #15
 80032ae:	e7ef      	b.n	8003290 <HAL_ADC_ConfigChannel+0x7c>
 80032b0:	2380      	movs	r3, #128	@ 0x80
 80032b2:	041b      	lsls	r3, r3, #16
 80032b4:	e7ec      	b.n	8003290 <HAL_ADC_ConfigChannel+0x7c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032b6:	4b20      	ldr	r3, [pc, #128]	@ (8003338 <HAL_ADC_ConfigChannel+0x124>)
 80032b8:	6818      	ldr	r0, [r3, #0]
 80032ba:	4920      	ldr	r1, [pc, #128]	@ (800333c <HAL_ADC_ConfigChannel+0x128>)
 80032bc:	f7fc ff24 	bl	8000108 <__udivsi3>
 80032c0:	0083      	lsls	r3, r0, #2
 80032c2:	181b      	adds	r3, r3, r0
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80032c8:	e002      	b.n	80032d0 <HAL_ADC_ConfigChannel+0xbc>
            wait_loop_index--;
 80032ca:	9b01      	ldr	r3, [sp, #4]
 80032cc:	3b01      	subs	r3, #1
 80032ce:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80032d0:	9b01      	ldr	r3, [sp, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f9      	bne.n	80032ca <HAL_ADC_ConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d6:	2000      	movs	r0, #0
 80032d8:	e01f      	b.n	800331a <HAL_ADC_ConfigChannel+0x106>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80032da:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80032dc:	680d      	ldr	r5, [r1, #0]
 80032de:	2001      	movs	r0, #1
 80032e0:	40a8      	lsls	r0, r5
 80032e2:	4383      	bics	r3, r0
 80032e4:	6293      	str	r3, [r2, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80032e6:	680b      	ldr	r3, [r1, #0]
 80032e8:	001a      	movs	r2, r3
 80032ea:	3a10      	subs	r2, #16
 80032ec:	2a02      	cmp	r2, #2
 80032ee:	d81b      	bhi.n	8003328 <HAL_ADC_ConfigChannel+0x114>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80032f0:	4a10      	ldr	r2, [pc, #64]	@ (8003334 <HAL_ADC_ConfigChannel+0x120>)
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	2b10      	cmp	r3, #16
 80032f6:	d009      	beq.n	800330c <HAL_ADC_ConfigChannel+0xf8>
 80032f8:	2b11      	cmp	r3, #17
 80032fa:	d005      	beq.n	8003308 <HAL_ADC_ConfigChannel+0xf4>
 80032fc:	4b10      	ldr	r3, [pc, #64]	@ (8003340 <HAL_ADC_ConfigChannel+0x12c>)
 80032fe:	4013      	ands	r3, r2
 8003300:	4a0c      	ldr	r2, [pc, #48]	@ (8003334 <HAL_ADC_ConfigChannel+0x120>)
 8003302:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003304:	2000      	movs	r0, #0
 8003306:	e008      	b.n	800331a <HAL_ADC_ConfigChannel+0x106>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003308:	4b0e      	ldr	r3, [pc, #56]	@ (8003344 <HAL_ADC_ConfigChannel+0x130>)
 800330a:	e7f8      	b.n	80032fe <HAL_ADC_ConfigChannel+0xea>
 800330c:	4b0e      	ldr	r3, [pc, #56]	@ (8003348 <HAL_ADC_ConfigChannel+0x134>)
 800330e:	e7f6      	b.n	80032fe <HAL_ADC_ConfigChannel+0xea>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003310:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003312:	2220      	movs	r2, #32
 8003314:	4313      	orrs	r3, r2
 8003316:	6383      	str	r3, [r0, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8003318:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800331a:	2334      	movs	r3, #52	@ 0x34
 800331c:	2200      	movs	r2, #0
 800331e:	54e2      	strb	r2, [r4, r3]
}
 8003320:	b003      	add	sp, #12
 8003322:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003324:	2000      	movs	r0, #0
 8003326:	e7f8      	b.n	800331a <HAL_ADC_ConfigChannel+0x106>
 8003328:	2000      	movs	r0, #0
 800332a:	e7f6      	b.n	800331a <HAL_ADC_ConfigChannel+0x106>
  __HAL_LOCK(hadc);
 800332c:	2002      	movs	r0, #2
 800332e:	e7f7      	b.n	8003320 <HAL_ADC_ConfigChannel+0x10c>
 8003330:	00001001 	.word	0x00001001
 8003334:	40012708 	.word	0x40012708
 8003338:	20000000 	.word	0x20000000
 800333c:	000f4240 	.word	0x000f4240
 8003340:	feffffff 	.word	0xfeffffff
 8003344:	ffbfffff 	.word	0xffbfffff
 8003348:	ff7fffff 	.word	0xff7fffff

0800334c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800334c:	b570      	push	{r4, r5, r6, lr}
 800334e:	0004      	movs	r4, r0
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003350:	2334      	movs	r3, #52	@ 0x34
 8003352:	5cc3      	ldrb	r3, [r0, r3]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d050      	beq.n	80033fa <HAL_ADCEx_Calibration_Start+0xae>
 8003358:	2334      	movs	r3, #52	@ 0x34
 800335a:	2201      	movs	r2, #1
 800335c:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800335e:	6803      	ldr	r3, [r0, #0]
 8003360:	6899      	ldr	r1, [r3, #8]
 8003362:	3202      	adds	r2, #2
 8003364:	400a      	ands	r2, r1
 8003366:	2a01      	cmp	r2, #1
 8003368:	d105      	bne.n	8003376 <HAL_ADCEx_Calibration_Start+0x2a>
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	07d2      	lsls	r2, r2, #31
 800336e:	d43e      	bmi.n	80033ee <HAL_ADCEx_Calibration_Start+0xa2>
 8003370:	68da      	ldr	r2, [r3, #12]
 8003372:	0412      	lsls	r2, r2, #16
 8003374:	d43b      	bmi.n	80033ee <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8003376:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003378:	4921      	ldr	r1, [pc, #132]	@ (8003400 <HAL_ADCEx_Calibration_Start+0xb4>)
 800337a:	400a      	ands	r2, r1
 800337c:	3106      	adds	r1, #6
 800337e:	31ff      	adds	r1, #255	@ 0xff
 8003380:	430a      	orrs	r2, r1
 8003382:	63a2      	str	r2, [r4, #56]	@ 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003384:	68de      	ldr	r6, [r3, #12]
 8003386:	3101      	adds	r1, #1
 8003388:	400e      	ands	r6, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800338a:	68da      	ldr	r2, [r3, #12]
 800338c:	438a      	bics	r2, r1
 800338e:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003390:	6822      	ldr	r2, [r4, #0]
 8003392:	6891      	ldr	r1, [r2, #8]
 8003394:	2380      	movs	r3, #128	@ 0x80
 8003396:	061b      	lsls	r3, r3, #24
 8003398:	430b      	orrs	r3, r1
 800339a:	6093      	str	r3, [r2, #8]

    tickstart = HAL_GetTick();  
 800339c:	f7ff fd66 	bl	8002e6c <HAL_GetTick>
 80033a0:	0005      	movs	r5, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80033a2:	6823      	ldr	r3, [r4, #0]
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	2a00      	cmp	r2, #0
 80033a8:	da13      	bge.n	80033d2 <HAL_ADCEx_Calibration_Start+0x86>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80033aa:	f7ff fd5f 	bl	8002e6c <HAL_GetTick>
 80033ae:	1b40      	subs	r0, r0, r5
 80033b0:	2802      	cmp	r0, #2
 80033b2:	d9f6      	bls.n	80033a2 <HAL_ADCEx_Calibration_Start+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	daf2      	bge.n	80033a2 <HAL_ADCEx_Calibration_Start+0x56>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80033bc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80033be:	2212      	movs	r2, #18
 80033c0:	4393      	bics	r3, r2
 80033c2:	3a02      	subs	r2, #2
 80033c4:	4313      	orrs	r3, r2
 80033c6:	63a3      	str	r3, [r4, #56]	@ 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033c8:	2334      	movs	r3, #52	@ 0x34
 80033ca:	2200      	movs	r2, #0
 80033cc:	54e2      	strb	r2, [r4, r3]

          return HAL_ERROR;
 80033ce:	2001      	movs	r0, #1
 80033d0:	e00c      	b.n	80033ec <HAL_ADCEx_Calibration_Start+0xa0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	4332      	orrs	r2, r6
 80033d6:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033d8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80033da:	2203      	movs	r2, #3
 80033dc:	4393      	bics	r3, r2
 80033de:	3a02      	subs	r2, #2
 80033e0:	4313      	orrs	r3, r2
 80033e2:	63a3      	str	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033e4:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033e6:	2334      	movs	r3, #52	@ 0x34
 80033e8:	2200      	movs	r2, #0
 80033ea:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 80033ec:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033ee:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80033f0:	2220      	movs	r2, #32
 80033f2:	4313      	orrs	r3, r2
 80033f4:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80033f6:	2001      	movs	r0, #1
 80033f8:	e7f5      	b.n	80033e6 <HAL_ADCEx_Calibration_Start+0x9a>
  __HAL_LOCK(hadc);
 80033fa:	2002      	movs	r0, #2
 80033fc:	e7f6      	b.n	80033ec <HAL_ADCEx_Calibration_Start+0xa0>
 80033fe:	46c0      	nop			@ (mov r8, r8)
 8003400:	fffffefd 	.word	0xfffffefd

08003404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003404:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8003406:	2800      	cmp	r0, #0
 8003408:	db11      	blt.n	800342e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800340a:	0883      	lsrs	r3, r0, #2
 800340c:	4d13      	ldr	r5, [pc, #76]	@ (800345c <__NVIC_SetPriority+0x58>)
 800340e:	33c0      	adds	r3, #192	@ 0xc0
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	595c      	ldr	r4, [r3, r5]
 8003414:	2203      	movs	r2, #3
 8003416:	4010      	ands	r0, r2
 8003418:	00c0      	lsls	r0, r0, #3
 800341a:	32fc      	adds	r2, #252	@ 0xfc
 800341c:	0016      	movs	r6, r2
 800341e:	4086      	lsls	r6, r0
 8003420:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003422:	0189      	lsls	r1, r1, #6
 8003424:	400a      	ands	r2, r1
 8003426:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003428:	4322      	orrs	r2, r4
 800342a:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800342c:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800342e:	230f      	movs	r3, #15
 8003430:	4003      	ands	r3, r0
 8003432:	3b08      	subs	r3, #8
 8003434:	089b      	lsrs	r3, r3, #2
 8003436:	3306      	adds	r3, #6
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4a09      	ldr	r2, [pc, #36]	@ (8003460 <__NVIC_SetPriority+0x5c>)
 800343c:	4694      	mov	ip, r2
 800343e:	4463      	add	r3, ip
 8003440:	685c      	ldr	r4, [r3, #4]
 8003442:	2203      	movs	r2, #3
 8003444:	4010      	ands	r0, r2
 8003446:	00c0      	lsls	r0, r0, #3
 8003448:	32fc      	adds	r2, #252	@ 0xfc
 800344a:	0015      	movs	r5, r2
 800344c:	4085      	lsls	r5, r0
 800344e:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003450:	0189      	lsls	r1, r1, #6
 8003452:	400a      	ands	r2, r1
 8003454:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003456:	4322      	orrs	r2, r4
 8003458:	605a      	str	r2, [r3, #4]
}
 800345a:	e7e7      	b.n	800342c <__NVIC_SetPriority+0x28>
 800345c:	e000e100 	.word	0xe000e100
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003464:	3801      	subs	r0, #1
 8003466:	2380      	movs	r3, #128	@ 0x80
 8003468:	045b      	lsls	r3, r3, #17
 800346a:	4298      	cmp	r0, r3
 800346c:	d20f      	bcs.n	800348e <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800346e:	4a09      	ldr	r2, [pc, #36]	@ (8003494 <SysTick_Config+0x30>)
 8003470:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003472:	4809      	ldr	r0, [pc, #36]	@ (8003498 <SysTick_Config+0x34>)
 8003474:	6a03      	ldr	r3, [r0, #32]
 8003476:	021b      	lsls	r3, r3, #8
 8003478:	0a1b      	lsrs	r3, r3, #8
 800347a:	21c0      	movs	r1, #192	@ 0xc0
 800347c:	0609      	lsls	r1, r1, #24
 800347e:	430b      	orrs	r3, r1
 8003480:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003482:	2300      	movs	r3, #0
 8003484:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003486:	3307      	adds	r3, #7
 8003488:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800348a:	2000      	movs	r0, #0
}
 800348c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800348e:	2001      	movs	r0, #1
 8003490:	e7fc      	b.n	800348c <SysTick_Config+0x28>
 8003492:	46c0      	nop			@ (mov r8, r8)
 8003494:	e000e010 	.word	0xe000e010
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800349c:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800349e:	f7ff ffb1 	bl	8003404 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80034a2:	bd10      	pop	{r4, pc}

080034a4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80034a4:	2800      	cmp	r0, #0
 80034a6:	db05      	blt.n	80034b4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034a8:	221f      	movs	r2, #31
 80034aa:	4002      	ands	r2, r0
 80034ac:	2301      	movs	r3, #1
 80034ae:	4093      	lsls	r3, r2
 80034b0:	4a01      	ldr	r2, [pc, #4]	@ (80034b8 <HAL_NVIC_EnableIRQ+0x14>)
 80034b2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80034b4:	4770      	bx	lr
 80034b6:	46c0      	nop			@ (mov r8, r8)
 80034b8:	e000e100 	.word	0xe000e100

080034bc <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034bc:	b510      	push	{r4, lr}
   return SysTick_Config(TicksNumb);
 80034be:	f7ff ffd1 	bl	8003464 <SysTick_Config>
}
 80034c2:	bd10      	pop	{r4, pc}

080034c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034c4:	b570      	push	{r4, r5, r6, lr}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80034c6:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 80034c8:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80034ca:	2401      	movs	r4, #1
 80034cc:	40b4      	lsls	r4, r6
 80034ce:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034d0:	6804      	ldr	r4, [r0, #0]
 80034d2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034d4:	6843      	ldr	r3, [r0, #4]
 80034d6:	2b10      	cmp	r3, #16
 80034d8:	d004      	beq.n	80034e4 <DMA_SetConfig+0x20>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80034da:	6803      	ldr	r3, [r0, #0]
 80034dc:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80034de:	6803      	ldr	r3, [r0, #0]
 80034e0:	60da      	str	r2, [r3, #12]
  }
}
 80034e2:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CPAR = DstAddress;
 80034e4:	6803      	ldr	r3, [r0, #0]
 80034e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80034e8:	6803      	ldr	r3, [r0, #0]
 80034ea:	60d9      	str	r1, [r3, #12]
 80034ec:	e7f9      	b.n	80034e2 <DMA_SetConfig+0x1e>
	...

080034f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034f0:	b510      	push	{r4, lr}
 80034f2:	0004      	movs	r4, r0
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80034f4:	6800      	ldr	r0, [r0, #0]
 80034f6:	4b05      	ldr	r3, [pc, #20]	@ (800350c <DMA_CalcBaseAndBitshift+0x1c>)
 80034f8:	469c      	mov	ip, r3
 80034fa:	4460      	add	r0, ip
 80034fc:	2114      	movs	r1, #20
 80034fe:	f7fc fe03 	bl	8000108 <__udivsi3>
 8003502:	0080      	lsls	r0, r0, #2
 8003504:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003506:	4b02      	ldr	r3, [pc, #8]	@ (8003510 <DMA_CalcBaseAndBitshift+0x20>)
 8003508:	63e3      	str	r3, [r4, #60]	@ 0x3c
#endif
}
 800350a:	bd10      	pop	{r4, pc}
 800350c:	bffdfff8 	.word	0xbffdfff8
 8003510:	40020000 	.word	0x40020000

08003514 <HAL_DMA_Init>:
{
 8003514:	b570      	push	{r4, r5, r6, lr}
 8003516:	1e04      	subs	r4, r0, #0
  if (NULL == hdma)
 8003518:	d020      	beq.n	800355c <HAL_DMA_Init+0x48>
  hdma->State = HAL_DMA_STATE_BUSY;
 800351a:	2521      	movs	r5, #33	@ 0x21
 800351c:	2302      	movs	r3, #2
 800351e:	5543      	strb	r3, [r0, r5]
  tmp = hdma->Instance->CCR;
 8003520:	6801      	ldr	r1, [r0, #0]
 8003522:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003524:	4b0e      	ldr	r3, [pc, #56]	@ (8003560 <HAL_DMA_Init+0x4c>)
 8003526:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8003528:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800352a:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 800352c:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800352e:	68e0      	ldr	r0, [r4, #12]
 8003530:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003532:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003534:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003536:	6960      	ldr	r0, [r4, #20]
 8003538:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800353a:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800353c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800353e:	69e0      	ldr	r0, [r4, #28]
 8003540:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8003542:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8003544:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8003546:	0020      	movs	r0, r4
 8003548:	f7ff ffd2 	bl	80034f0 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800354c:	2300      	movs	r3, #0
 800354e:	63a3      	str	r3, [r4, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8003550:	2201      	movs	r2, #1
 8003552:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8003554:	321f      	adds	r2, #31
 8003556:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8003558:	2000      	movs	r0, #0
}
 800355a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800355c:	2001      	movs	r0, #1
 800355e:	e7fc      	b.n	800355a <HAL_DMA_Init+0x46>
 8003560:	ffffc00f 	.word	0xffffc00f

08003564 <HAL_DMA_Start>:
{
 8003564:	b570      	push	{r4, r5, r6, lr}
 8003566:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8003568:	2020      	movs	r0, #32
 800356a:	5c20      	ldrb	r0, [r4, r0]
 800356c:	2801      	cmp	r0, #1
 800356e:	d01e      	beq.n	80035ae <HAL_DMA_Start+0x4a>
 8003570:	2020      	movs	r0, #32
 8003572:	2501      	movs	r5, #1
 8003574:	5425      	strb	r5, [r4, r0]
  if (HAL_DMA_STATE_READY == hdma->State)
 8003576:	3001      	adds	r0, #1
 8003578:	5c20      	ldrb	r0, [r4, r0]
 800357a:	2801      	cmp	r0, #1
 800357c:	d004      	beq.n	8003588 <HAL_DMA_Start+0x24>
    __HAL_UNLOCK(hdma);
 800357e:	2320      	movs	r3, #32
 8003580:	2200      	movs	r2, #0
 8003582:	54e2      	strb	r2, [r4, r3]
    status = HAL_BUSY;
 8003584:	2002      	movs	r0, #2
}
 8003586:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003588:	3020      	adds	r0, #32
 800358a:	3501      	adds	r5, #1
 800358c:	5425      	strb	r5, [r4, r0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800358e:	2000      	movs	r0, #0
 8003590:	63a0      	str	r0, [r4, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003592:	6826      	ldr	r6, [r4, #0]
 8003594:	6830      	ldr	r0, [r6, #0]
 8003596:	3d01      	subs	r5, #1
 8003598:	43a8      	bics	r0, r5
 800359a:	6030      	str	r0, [r6, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800359c:	0020      	movs	r0, r4
 800359e:	f7ff ff91 	bl	80034c4 <DMA_SetConfig>
    hdma->Instance->CCR |= DMA_CCR_EN;
 80035a2:	6822      	ldr	r2, [r4, #0]
 80035a4:	6813      	ldr	r3, [r2, #0]
 80035a6:	432b      	orrs	r3, r5
 80035a8:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035aa:	2000      	movs	r0, #0
 80035ac:	e7eb      	b.n	8003586 <HAL_DMA_Start+0x22>
  __HAL_LOCK(hdma);
 80035ae:	2002      	movs	r0, #2
 80035b0:	e7e9      	b.n	8003586 <HAL_DMA_Start+0x22>

080035b2 <HAL_DMA_Start_IT>:
{
 80035b2:	b570      	push	{r4, r5, r6, lr}
 80035b4:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 80035b6:	2020      	movs	r0, #32
 80035b8:	5c20      	ldrb	r0, [r4, r0]
 80035ba:	2801      	cmp	r0, #1
 80035bc:	d032      	beq.n	8003624 <HAL_DMA_Start_IT+0x72>
 80035be:	2020      	movs	r0, #32
 80035c0:	2501      	movs	r5, #1
 80035c2:	5425      	strb	r5, [r4, r0]
  if (HAL_DMA_STATE_READY == hdma->State)
 80035c4:	3001      	adds	r0, #1
 80035c6:	5c20      	ldrb	r0, [r4, r0]
 80035c8:	2801      	cmp	r0, #1
 80035ca:	d004      	beq.n	80035d6 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 80035cc:	2320      	movs	r3, #32
 80035ce:	2200      	movs	r2, #0
 80035d0:	54e2      	strb	r2, [r4, r3]
    status = HAL_BUSY;
 80035d2:	2002      	movs	r0, #2
}
 80035d4:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80035d6:	3020      	adds	r0, #32
 80035d8:	3501      	adds	r5, #1
 80035da:	5425      	strb	r5, [r4, r0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035dc:	2000      	movs	r0, #0
 80035de:	63a0      	str	r0, [r4, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80035e0:	6825      	ldr	r5, [r4, #0]
 80035e2:	6828      	ldr	r0, [r5, #0]
 80035e4:	2601      	movs	r6, #1
 80035e6:	43b0      	bics	r0, r6
 80035e8:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035ea:	0020      	movs	r0, r4
 80035ec:	f7ff ff6a 	bl	80034c4 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80035f0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00b      	beq.n	800360e <HAL_DMA_Start_IT+0x5c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80035f6:	6822      	ldr	r2, [r4, #0]
 80035f8:	6813      	ldr	r3, [r2, #0]
 80035fa:	210e      	movs	r1, #14
 80035fc:	430b      	orrs	r3, r1
 80035fe:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003600:	6822      	ldr	r2, [r4, #0]
 8003602:	6813      	ldr	r3, [r2, #0]
 8003604:	2101      	movs	r1, #1
 8003606:	430b      	orrs	r3, r1
 8003608:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800360a:	2000      	movs	r0, #0
 800360c:	e7e2      	b.n	80035d4 <HAL_DMA_Start_IT+0x22>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800360e:	6822      	ldr	r2, [r4, #0]
 8003610:	6813      	ldr	r3, [r2, #0]
 8003612:	210a      	movs	r1, #10
 8003614:	430b      	orrs	r3, r1
 8003616:	6013      	str	r3, [r2, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003618:	6822      	ldr	r2, [r4, #0]
 800361a:	6813      	ldr	r3, [r2, #0]
 800361c:	3906      	subs	r1, #6
 800361e:	438b      	bics	r3, r1
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	e7ed      	b.n	8003600 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8003624:	2002      	movs	r0, #2
 8003626:	e7d5      	b.n	80035d4 <HAL_DMA_Start_IT+0x22>

08003628 <HAL_DMA_IRQHandler>:
{
 8003628:	b570      	push	{r4, r5, r6, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800362a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800362c:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800362e:	6804      	ldr	r4, [r0, #0]
 8003630:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003632:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003634:	2304      	movs	r3, #4
 8003636:	408b      	lsls	r3, r1
 8003638:	421a      	tst	r2, r3
 800363a:	d012      	beq.n	8003662 <HAL_DMA_IRQHandler+0x3a>
 800363c:	076b      	lsls	r3, r5, #29
 800363e:	d510      	bpl.n	8003662 <HAL_DMA_IRQHandler+0x3a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	069b      	lsls	r3, r3, #26
 8003644:	d403      	bmi.n	800364e <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	2204      	movs	r2, #4
 800364a:	4393      	bics	r3, r2
 800364c:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800364e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003650:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003652:	2304      	movs	r3, #4
 8003654:	408b      	lsls	r3, r1
 8003656:	6053      	str	r3, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003658:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800365a:	2b00      	cmp	r3, #0
 800365c:	d000      	beq.n	8003660 <HAL_DMA_IRQHandler+0x38>
      hdma->XferHalfCpltCallback(hdma);
 800365e:	4798      	blx	r3
}
 8003660:	bd70      	pop	{r4, r5, r6, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003662:	2302      	movs	r3, #2
 8003664:	408b      	lsls	r3, r1
 8003666:	421a      	tst	r2, r3
 8003668:	d018      	beq.n	800369c <HAL_DMA_IRQHandler+0x74>
 800366a:	07ab      	lsls	r3, r5, #30
 800366c:	d516      	bpl.n	800369c <HAL_DMA_IRQHandler+0x74>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800366e:	6823      	ldr	r3, [r4, #0]
 8003670:	069b      	lsls	r3, r3, #26
 8003672:	d406      	bmi.n	8003682 <HAL_DMA_IRQHandler+0x5a>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003674:	6823      	ldr	r3, [r4, #0]
 8003676:	220a      	movs	r2, #10
 8003678:	4393      	bics	r3, r2
 800367a:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800367c:	2321      	movs	r3, #33	@ 0x21
 800367e:	3a09      	subs	r2, #9
 8003680:	54c2      	strb	r2, [r0, r3]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003682:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003684:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003686:	2302      	movs	r3, #2
 8003688:	408b      	lsls	r3, r1
 800368a:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800368c:	2320      	movs	r3, #32
 800368e:	2200      	movs	r2, #0
 8003690:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 8003692:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0e3      	beq.n	8003660 <HAL_DMA_IRQHandler+0x38>
      hdma->XferCpltCallback(hdma);
 8003698:	4798      	blx	r3
 800369a:	e7e1      	b.n	8003660 <HAL_DMA_IRQHandler+0x38>
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800369c:	2308      	movs	r3, #8
 800369e:	408b      	lsls	r3, r1
 80036a0:	421a      	tst	r2, r3
 80036a2:	d0dd      	beq.n	8003660 <HAL_DMA_IRQHandler+0x38>
 80036a4:	072d      	lsls	r5, r5, #28
 80036a6:	d5db      	bpl.n	8003660 <HAL_DMA_IRQHandler+0x38>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80036a8:	6823      	ldr	r3, [r4, #0]
 80036aa:	220e      	movs	r2, #14
 80036ac:	4393      	bics	r3, r2
 80036ae:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80036b0:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80036b2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80036b4:	2301      	movs	r3, #1
 80036b6:	001c      	movs	r4, r3
 80036b8:	408c      	lsls	r4, r1
 80036ba:	6054      	str	r4, [r2, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036bc:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80036be:	2221      	movs	r2, #33	@ 0x21
 80036c0:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 80036c2:	331f      	adds	r3, #31
 80036c4:	2200      	movs	r2, #0
 80036c6:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80036c8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d0c8      	beq.n	8003660 <HAL_DMA_IRQHandler+0x38>
      hdma->XferErrorCallback(hdma);
 80036ce:	4798      	blx	r3
}
 80036d0:	e7c6      	b.n	8003660 <HAL_DMA_IRQHandler+0x38>
	...

080036d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036d6:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 80036d8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036da:	e056      	b.n	800378a <HAL_GPIO_Init+0xb6>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036dc:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80036de:	005f      	lsls	r7, r3, #1
 80036e0:	2403      	movs	r4, #3
 80036e2:	40bc      	lsls	r4, r7
 80036e4:	43a6      	bics	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036e6:	68cc      	ldr	r4, [r1, #12]
 80036e8:	40bc      	lsls	r4, r7
 80036ea:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80036ec:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036ee:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036f0:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036f2:	684e      	ldr	r6, [r1, #4]
 80036f4:	0936      	lsrs	r6, r6, #4
 80036f6:	2201      	movs	r2, #1
 80036f8:	4032      	ands	r2, r6
 80036fa:	409a      	lsls	r2, r3
 80036fc:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80036fe:	6042      	str	r2, [r0, #4]
 8003700:	e053      	b.n	80037aa <HAL_GPIO_Init+0xd6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003702:	08de      	lsrs	r6, r3, #3
 8003704:	3608      	adds	r6, #8
 8003706:	00b6      	lsls	r6, r6, #2
 8003708:	5837      	ldr	r7, [r6, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800370a:	3205      	adds	r2, #5
 800370c:	401a      	ands	r2, r3
 800370e:	0092      	lsls	r2, r2, #2
 8003710:	240f      	movs	r4, #15
 8003712:	4094      	lsls	r4, r2
 8003714:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003716:	690c      	ldr	r4, [r1, #16]
 8003718:	4094      	lsls	r4, r2
 800371a:	0022      	movs	r2, r4
 800371c:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3u] = temp;
 800371e:	5032      	str	r2, [r6, r0]
 8003720:	e056      	b.n	80037d0 <HAL_GPIO_Init+0xfc>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003722:	2604      	movs	r6, #4
 8003724:	e000      	b.n	8003728 <HAL_GPIO_Init+0x54>
 8003726:	2600      	movs	r6, #0
 8003728:	40a6      	lsls	r6, r4
 800372a:	0034      	movs	r4, r6
 800372c:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 800372e:	3202      	adds	r2, #2
 8003730:	0092      	lsls	r2, r2, #2
 8003732:	4e47      	ldr	r6, [pc, #284]	@ (8003850 <HAL_GPIO_Init+0x17c>)
 8003734:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003736:	4a47      	ldr	r2, [pc, #284]	@ (8003854 <HAL_GPIO_Init+0x180>)
 8003738:	6897      	ldr	r7, [r2, #8]
        temp &= ~(iocurrent);
 800373a:	43ea      	mvns	r2, r5
 800373c:	003e      	movs	r6, r7
 800373e:	43ae      	bics	r6, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003740:	684c      	ldr	r4, [r1, #4]
 8003742:	02e4      	lsls	r4, r4, #11
 8003744:	d501      	bpl.n	800374a <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8003746:	003e      	movs	r6, r7
 8003748:	432e      	orrs	r6, r5
        }
        EXTI->RTSR = temp;
 800374a:	4c42      	ldr	r4, [pc, #264]	@ (8003854 <HAL_GPIO_Init+0x180>)
 800374c:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 800374e:	68e7      	ldr	r7, [r4, #12]
        temp &= ~(iocurrent);
 8003750:	003e      	movs	r6, r7
 8003752:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003754:	684c      	ldr	r4, [r1, #4]
 8003756:	02a4      	lsls	r4, r4, #10
 8003758:	d501      	bpl.n	800375e <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 800375a:	003e      	movs	r6, r7
 800375c:	432e      	orrs	r6, r5
        }
        EXTI->FTSR = temp;
 800375e:	4c3d      	ldr	r4, [pc, #244]	@ (8003854 <HAL_GPIO_Init+0x180>)
 8003760:	60e6      	str	r6, [r4, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003762:	6867      	ldr	r7, [r4, #4]
        temp &= ~(iocurrent);
 8003764:	003e      	movs	r6, r7
 8003766:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003768:	684c      	ldr	r4, [r1, #4]
 800376a:	03a4      	lsls	r4, r4, #14
 800376c:	d501      	bpl.n	8003772 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 800376e:	003e      	movs	r6, r7
 8003770:	432e      	orrs	r6, r5
        }
        EXTI->EMR = temp;
 8003772:	4c38      	ldr	r4, [pc, #224]	@ (8003854 <HAL_GPIO_Init+0x180>)
 8003774:	6066      	str	r6, [r4, #4]

        temp = EXTI->IMR;
 8003776:	6826      	ldr	r6, [r4, #0]
        temp &= ~(iocurrent);
 8003778:	4032      	ands	r2, r6
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800377a:	684c      	ldr	r4, [r1, #4]
 800377c:	03e4      	lsls	r4, r4, #15
 800377e:	d501      	bpl.n	8003784 <HAL_GPIO_Init+0xb0>
        {
          temp |= iocurrent;
 8003780:	002a      	movs	r2, r5
 8003782:	4332      	orrs	r2, r6
        }
        EXTI->IMR = temp;
 8003784:	4c33      	ldr	r4, [pc, #204]	@ (8003854 <HAL_GPIO_Init+0x180>)
 8003786:	6022      	str	r2, [r4, #0]
      }
    }

    position++;
 8003788:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800378a:	680c      	ldr	r4, [r1, #0]
 800378c:	0022      	movs	r2, r4
 800378e:	40da      	lsrs	r2, r3
 8003790:	d05b      	beq.n	800384a <HAL_GPIO_Init+0x176>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003792:	2201      	movs	r2, #1
 8003794:	409a      	lsls	r2, r3
 8003796:	0025      	movs	r5, r4
 8003798:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 800379a:	4214      	tst	r4, r2
 800379c:	d0f4      	beq.n	8003788 <HAL_GPIO_Init+0xb4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800379e:	684e      	ldr	r6, [r1, #4]
 80037a0:	2403      	movs	r4, #3
 80037a2:	4034      	ands	r4, r6
 80037a4:	3c01      	subs	r4, #1
 80037a6:	2c01      	cmp	r4, #1
 80037a8:	d998      	bls.n	80036dc <HAL_GPIO_Init+0x8>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037aa:	684c      	ldr	r4, [r1, #4]
 80037ac:	2203      	movs	r2, #3
 80037ae:	4022      	ands	r2, r4
 80037b0:	2a03      	cmp	r2, #3
 80037b2:	d008      	beq.n	80037c6 <HAL_GPIO_Init+0xf2>
        temp = GPIOx->PUPDR;
 80037b4:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80037b6:	005e      	lsls	r6, r3, #1
 80037b8:	2203      	movs	r2, #3
 80037ba:	40b2      	lsls	r2, r6
 80037bc:	4394      	bics	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80037be:	688a      	ldr	r2, [r1, #8]
 80037c0:	40b2      	lsls	r2, r6
 80037c2:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80037c4:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037c6:	684c      	ldr	r4, [r1, #4]
 80037c8:	2203      	movs	r2, #3
 80037ca:	4022      	ands	r2, r4
 80037cc:	2a02      	cmp	r2, #2
 80037ce:	d098      	beq.n	8003702 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 80037d0:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80037d2:	005e      	lsls	r6, r3, #1
 80037d4:	2203      	movs	r2, #3
 80037d6:	0017      	movs	r7, r2
 80037d8:	40b7      	lsls	r7, r6
 80037da:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037dc:	684f      	ldr	r7, [r1, #4]
 80037de:	403a      	ands	r2, r7
 80037e0:	40b2      	lsls	r2, r6
 80037e2:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80037e4:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037e6:	684c      	ldr	r4, [r1, #4]
 80037e8:	22c0      	movs	r2, #192	@ 0xc0
 80037ea:	0292      	lsls	r2, r2, #10
 80037ec:	4214      	tst	r4, r2
 80037ee:	d0cb      	beq.n	8003788 <HAL_GPIO_Init+0xb4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037f0:	4c19      	ldr	r4, [pc, #100]	@ (8003858 <HAL_GPIO_Init+0x184>)
 80037f2:	69a6      	ldr	r6, [r4, #24]
 80037f4:	2201      	movs	r2, #1
 80037f6:	4316      	orrs	r6, r2
 80037f8:	61a6      	str	r6, [r4, #24]
 80037fa:	69a4      	ldr	r4, [r4, #24]
 80037fc:	4022      	ands	r2, r4
 80037fe:	9201      	str	r2, [sp, #4]
 8003800:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003802:	089a      	lsrs	r2, r3, #2
 8003804:	1c94      	adds	r4, r2, #2
 8003806:	00a4      	lsls	r4, r4, #2
 8003808:	4e11      	ldr	r6, [pc, #68]	@ (8003850 <HAL_GPIO_Init+0x17c>)
 800380a:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800380c:	2403      	movs	r4, #3
 800380e:	401c      	ands	r4, r3
 8003810:	00a4      	lsls	r4, r4, #2
 8003812:	260f      	movs	r6, #15
 8003814:	40a6      	lsls	r6, r4
 8003816:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003818:	2690      	movs	r6, #144	@ 0x90
 800381a:	05f6      	lsls	r6, r6, #23
 800381c:	42b0      	cmp	r0, r6
 800381e:	d082      	beq.n	8003726 <HAL_GPIO_Init+0x52>
 8003820:	4e0e      	ldr	r6, [pc, #56]	@ (800385c <HAL_GPIO_Init+0x188>)
 8003822:	42b0      	cmp	r0, r6
 8003824:	d00b      	beq.n	800383e <HAL_GPIO_Init+0x16a>
 8003826:	4e0e      	ldr	r6, [pc, #56]	@ (8003860 <HAL_GPIO_Init+0x18c>)
 8003828:	42b0      	cmp	r0, r6
 800382a:	d00a      	beq.n	8003842 <HAL_GPIO_Init+0x16e>
 800382c:	4e0d      	ldr	r6, [pc, #52]	@ (8003864 <HAL_GPIO_Init+0x190>)
 800382e:	42b0      	cmp	r0, r6
 8003830:	d009      	beq.n	8003846 <HAL_GPIO_Init+0x172>
 8003832:	4e0d      	ldr	r6, [pc, #52]	@ (8003868 <HAL_GPIO_Init+0x194>)
 8003834:	42b0      	cmp	r0, r6
 8003836:	d100      	bne.n	800383a <HAL_GPIO_Init+0x166>
 8003838:	e773      	b.n	8003722 <HAL_GPIO_Init+0x4e>
 800383a:	2605      	movs	r6, #5
 800383c:	e774      	b.n	8003728 <HAL_GPIO_Init+0x54>
 800383e:	2601      	movs	r6, #1
 8003840:	e772      	b.n	8003728 <HAL_GPIO_Init+0x54>
 8003842:	2602      	movs	r6, #2
 8003844:	e770      	b.n	8003728 <HAL_GPIO_Init+0x54>
 8003846:	2603      	movs	r6, #3
 8003848:	e76e      	b.n	8003728 <HAL_GPIO_Init+0x54>
  } 
}
 800384a:	b003      	add	sp, #12
 800384c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800384e:	46c0      	nop			@ (mov r8, r8)
 8003850:	40010000 	.word	0x40010000
 8003854:	40010400 	.word	0x40010400
 8003858:	40021000 	.word	0x40021000
 800385c:	48000400 	.word	0x48000400
 8003860:	48000800 	.word	0x48000800
 8003864:	48000c00 	.word	0x48000c00
 8003868:	48001000 	.word	0x48001000

0800386c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800386c:	6903      	ldr	r3, [r0, #16]
 800386e:	420b      	tst	r3, r1
 8003870:	d001      	beq.n	8003876 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8003872:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
  }
 8003874:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 8003876:	2000      	movs	r0, #0
 8003878:	e7fc      	b.n	8003874 <HAL_GPIO_ReadPin+0x8>

0800387a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800387a:	2a00      	cmp	r2, #0
 800387c:	d001      	beq.n	8003882 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800387e:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003880:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003882:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8003884:	e7fc      	b.n	8003880 <HAL_GPIO_WritePin+0x6>
	...

08003888 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003888:	b510      	push	{r4, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800388a:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	4218      	tst	r0, r3
 8003890:	d100      	bne.n	8003894 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8003892:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003894:	4b02      	ldr	r3, [pc, #8]	@ (80038a0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003896:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003898:	f7fe fbe8 	bl	800206c <HAL_GPIO_EXTI_Callback>
}
 800389c:	e7f9      	b.n	8003892 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800389e:	46c0      	nop			@ (mov r8, r8)
 80038a0:	40010400 	.word	0x40010400

080038a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038a4:	b510      	push	{r4, lr}
 80038a6:	1e04      	subs	r4, r0, #0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038a8:	d060      	beq.n	800396c <HAL_I2C_Init+0xc8>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038aa:	2341      	movs	r3, #65	@ 0x41
 80038ac:	5cc3      	ldrb	r3, [r0, r3]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d048      	beq.n	8003944 <HAL_I2C_Init+0xa0>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038b2:	2341      	movs	r3, #65	@ 0x41
 80038b4:	2224      	movs	r2, #36	@ 0x24
 80038b6:	54e2      	strb	r2, [r4, r3]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038b8:	6822      	ldr	r2, [r4, #0]
 80038ba:	6813      	ldr	r3, [r2, #0]
 80038bc:	2101      	movs	r1, #1
 80038be:	438b      	bics	r3, r1
 80038c0:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80038c2:	6863      	ldr	r3, [r4, #4]
 80038c4:	6822      	ldr	r2, [r4, #0]
 80038c6:	492a      	ldr	r1, [pc, #168]	@ (8003970 <HAL_I2C_Init+0xcc>)
 80038c8:	400b      	ands	r3, r1
 80038ca:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80038cc:	6822      	ldr	r2, [r4, #0]
 80038ce:	6893      	ldr	r3, [r2, #8]
 80038d0:	4928      	ldr	r1, [pc, #160]	@ (8003974 <HAL_I2C_Init+0xd0>)
 80038d2:	400b      	ands	r3, r1
 80038d4:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038d6:	68e3      	ldr	r3, [r4, #12]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d039      	beq.n	8003950 <HAL_I2C_Init+0xac>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80038dc:	68a1      	ldr	r1, [r4, #8]
 80038de:	6822      	ldr	r2, [r4, #0]
 80038e0:	2384      	movs	r3, #132	@ 0x84
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	430b      	orrs	r3, r1
 80038e6:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038e8:	68e3      	ldr	r3, [r4, #12]
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d037      	beq.n	800395e <HAL_I2C_Init+0xba>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038ee:	6822      	ldr	r2, [r4, #0]
 80038f0:	6853      	ldr	r3, [r2, #4]
 80038f2:	4921      	ldr	r1, [pc, #132]	@ (8003978 <HAL_I2C_Init+0xd4>)
 80038f4:	400b      	ands	r3, r1
 80038f6:	6053      	str	r3, [r2, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038f8:	6822      	ldr	r2, [r4, #0]
 80038fa:	6851      	ldr	r1, [r2, #4]
 80038fc:	4b1f      	ldr	r3, [pc, #124]	@ (800397c <HAL_I2C_Init+0xd8>)
 80038fe:	430b      	orrs	r3, r1
 8003900:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003902:	6822      	ldr	r2, [r4, #0]
 8003904:	68d3      	ldr	r3, [r2, #12]
 8003906:	491b      	ldr	r1, [pc, #108]	@ (8003974 <HAL_I2C_Init+0xd0>)
 8003908:	400b      	ands	r3, r1
 800390a:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800390c:	6923      	ldr	r3, [r4, #16]
 800390e:	6962      	ldr	r2, [r4, #20]
 8003910:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003912:	69a2      	ldr	r2, [r4, #24]
 8003914:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003916:	6821      	ldr	r1, [r4, #0]
 8003918:	4313      	orrs	r3, r2
 800391a:	60cb      	str	r3, [r1, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800391c:	69e3      	ldr	r3, [r4, #28]
 800391e:	6a21      	ldr	r1, [r4, #32]
 8003920:	6822      	ldr	r2, [r4, #0]
 8003922:	430b      	orrs	r3, r1
 8003924:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003926:	6822      	ldr	r2, [r4, #0]
 8003928:	6813      	ldr	r3, [r2, #0]
 800392a:	2101      	movs	r1, #1
 800392c:	430b      	orrs	r3, r1
 800392e:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003930:	2300      	movs	r3, #0
 8003932:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003934:	2241      	movs	r2, #65	@ 0x41
 8003936:	311f      	adds	r1, #31
 8003938:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800393a:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800393c:	3201      	adds	r2, #1
 800393e:	54a3      	strb	r3, [r4, r2]

  return HAL_OK;
 8003940:	2000      	movs	r0, #0
}
 8003942:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8003944:	3340      	adds	r3, #64	@ 0x40
 8003946:	2200      	movs	r2, #0
 8003948:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 800394a:	f7fe ff43 	bl	80027d4 <HAL_I2C_MspInit>
 800394e:	e7b0      	b.n	80038b2 <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003950:	68a1      	ldr	r1, [r4, #8]
 8003952:	6822      	ldr	r2, [r4, #0]
 8003954:	2380      	movs	r3, #128	@ 0x80
 8003956:	021b      	lsls	r3, r3, #8
 8003958:	430b      	orrs	r3, r1
 800395a:	6093      	str	r3, [r2, #8]
 800395c:	e7c4      	b.n	80038e8 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800395e:	6822      	ldr	r2, [r4, #0]
 8003960:	6851      	ldr	r1, [r2, #4]
 8003962:	2380      	movs	r3, #128	@ 0x80
 8003964:	011b      	lsls	r3, r3, #4
 8003966:	430b      	orrs	r3, r1
 8003968:	6053      	str	r3, [r2, #4]
 800396a:	e7c5      	b.n	80038f8 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 800396c:	2001      	movs	r0, #1
 800396e:	e7e8      	b.n	8003942 <HAL_I2C_Init+0x9e>
 8003970:	f0ffffff 	.word	0xf0ffffff
 8003974:	ffff7fff 	.word	0xffff7fff
 8003978:	fffff7ff 	.word	0xfffff7ff
 800397c:	02008000 	.word	0x02008000

08003980 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003980:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003982:	2341      	movs	r3, #65	@ 0x41
 8003984:	5cc3      	ldrb	r3, [r0, r3]
 8003986:	2b20      	cmp	r3, #32
 8003988:	d120      	bne.n	80039cc <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800398a:	3320      	adds	r3, #32
 800398c:	5cc3      	ldrb	r3, [r0, r3]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d01e      	beq.n	80039d0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003992:	2440      	movs	r4, #64	@ 0x40
 8003994:	2201      	movs	r2, #1
 8003996:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003998:	2541      	movs	r5, #65	@ 0x41
 800399a:	2324      	movs	r3, #36	@ 0x24
 800399c:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800399e:	6806      	ldr	r6, [r0, #0]
 80039a0:	6833      	ldr	r3, [r6, #0]
 80039a2:	4393      	bics	r3, r2
 80039a4:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039a6:	6806      	ldr	r6, [r0, #0]
 80039a8:	6833      	ldr	r3, [r6, #0]
 80039aa:	4f0a      	ldr	r7, [pc, #40]	@ (80039d4 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 80039ac:	403b      	ands	r3, r7
 80039ae:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80039b0:	6806      	ldr	r6, [r0, #0]
 80039b2:	6833      	ldr	r3, [r6, #0]
 80039b4:	430b      	orrs	r3, r1
 80039b6:	6033      	str	r3, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039b8:	6801      	ldr	r1, [r0, #0]
 80039ba:	680b      	ldr	r3, [r1, #0]
 80039bc:	4313      	orrs	r3, r2
 80039be:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039c0:	2320      	movs	r3, #32
 80039c2:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c4:	2300      	movs	r3, #0
 80039c6:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 80039c8:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80039ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80039cc:	2002      	movs	r0, #2
 80039ce:	e7fc      	b.n	80039ca <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 80039d0:	2002      	movs	r0, #2
 80039d2:	e7fa      	b.n	80039ca <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 80039d4:	ffffefff 	.word	0xffffefff

080039d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80039d8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039da:	2341      	movs	r3, #65	@ 0x41
 80039dc:	5cc3      	ldrb	r3, [r0, r3]
 80039de:	2b20      	cmp	r3, #32
 80039e0:	d11e      	bne.n	8003a20 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039e2:	3320      	adds	r3, #32
 80039e4:	5cc3      	ldrb	r3, [r0, r3]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d01c      	beq.n	8003a24 <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 80039ea:	2440      	movs	r4, #64	@ 0x40
 80039ec:	2201      	movs	r2, #1
 80039ee:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039f0:	2541      	movs	r5, #65	@ 0x41
 80039f2:	2324      	movs	r3, #36	@ 0x24
 80039f4:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039f6:	6806      	ldr	r6, [r0, #0]
 80039f8:	6833      	ldr	r3, [r6, #0]
 80039fa:	4393      	bics	r3, r2
 80039fc:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039fe:	6806      	ldr	r6, [r0, #0]
 8003a00:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a02:	4f09      	ldr	r7, [pc, #36]	@ (8003a28 <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8003a04:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a06:	0209      	lsls	r1, r1, #8
 8003a08:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a0a:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a0c:	6801      	ldr	r1, [r0, #0]
 8003a0e:	680b      	ldr	r3, [r1, #0]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a14:	2320      	movs	r3, #32
 8003a16:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a18:	2300      	movs	r3, #0
 8003a1a:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8003a1c:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003a20:	2002      	movs	r0, #2
 8003a22:	e7fc      	b.n	8003a1e <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 8003a24:	2002      	movs	r0, #2
 8003a26:	e7fa      	b.n	8003a1e <HAL_I2CEx_ConfigDigitalFilter+0x46>
 8003a28:	fffff0ff 	.word	0xfffff0ff

08003a2c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a2c:	b570      	push	{r4, r5, r6, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a2e:	0453      	lsls	r3, r2, #17
 8003a30:	d53c      	bpl.n	8003aac <HAL_PCD_EP_DB_Receive+0x80>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a32:	6804      	ldr	r4, [r0, #0]
 8003a34:	2350      	movs	r3, #80	@ 0x50
 8003a36:	5ae3      	ldrh	r3, [r4, r3]
 8003a38:	780d      	ldrb	r5, [r1, #0]
 8003a3a:	00ee      	lsls	r6, r5, #3
 8003a3c:	199b      	adds	r3, r3, r6
 8003a3e:	191b      	adds	r3, r3, r4
 8003a40:	4c38      	ldr	r4, [pc, #224]	@ (8003b24 <HAL_PCD_EP_DB_Receive+0xf8>)
 8003a42:	46a4      	mov	ip, r4
 8003a44:	4463      	add	r3, ip
 8003a46:	881c      	ldrh	r4, [r3, #0]
 8003a48:	05a4      	lsls	r4, r4, #22
 8003a4a:	0da4      	lsrs	r4, r4, #22

    if (ep->xfer_len >= count)
 8003a4c:	698b      	ldr	r3, [r1, #24]
 8003a4e:	42a3      	cmp	r3, r4
 8003a50:	d322      	bcc.n	8003a98 <HAL_PCD_EP_DB_Receive+0x6c>
    {
      ep->xfer_len -= count;
 8003a52:	1b1b      	subs	r3, r3, r4
 8003a54:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 8003a56:	698b      	ldr	r3, [r1, #24]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10c      	bne.n	8003a76 <HAL_PCD_EP_DB_Receive+0x4a>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003a5c:	6803      	ldr	r3, [r0, #0]
 8003a5e:	00ad      	lsls	r5, r5, #2
 8003a60:	195d      	adds	r5, r3, r5
 8003a62:	882b      	ldrh	r3, [r5, #0]
 8003a64:	4e30      	ldr	r6, [pc, #192]	@ (8003b28 <HAL_PCD_EP_DB_Receive+0xfc>)
 8003a66:	4033      	ands	r3, r6
 8003a68:	2680      	movs	r6, #128	@ 0x80
 8003a6a:	01b6      	lsls	r6, r6, #6
 8003a6c:	405e      	eors	r6, r3
 8003a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8003b2c <HAL_PCD_EP_DB_Receive+0x100>)
 8003a70:	4333      	orrs	r3, r6
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	802b      	strh	r3, [r5, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a76:	0652      	lsls	r2, r2, #25
 8003a78:	d50a      	bpl.n	8003a90 <HAL_PCD_EP_DB_Receive+0x64>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003a7a:	6802      	ldr	r2, [r0, #0]
 8003a7c:	780b      	ldrb	r3, [r1, #0]
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	18d2      	adds	r2, r2, r3
 8003a82:	8815      	ldrh	r5, [r2, #0]
 8003a84:	4b2a      	ldr	r3, [pc, #168]	@ (8003b30 <HAL_PCD_EP_DB_Receive+0x104>)
 8003a86:	401d      	ands	r5, r3
 8003a88:	4b2a      	ldr	r3, [pc, #168]	@ (8003b34 <HAL_PCD_EP_DB_Receive+0x108>)
 8003a8a:	432b      	orrs	r3, r5
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a90:	2c00      	cmp	r4, #0
 8003a92:	d104      	bne.n	8003a9e <HAL_PCD_EP_DB_Receive+0x72>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 8003a94:	0020      	movs	r0, r4
 8003a96:	bd70      	pop	{r4, r5, r6, pc}
      ep->xfer_len = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	618b      	str	r3, [r1, #24]
 8003a9c:	e7db      	b.n	8003a56 <HAL_PCD_EP_DB_Receive+0x2a>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a9e:	6800      	ldr	r0, [r0, #0]
 8003aa0:	890a      	ldrh	r2, [r1, #8]
 8003aa2:	6949      	ldr	r1, [r1, #20]
 8003aa4:	0023      	movs	r3, r4
 8003aa6:	f003 f979 	bl	8006d9c <USB_ReadPMA>
 8003aaa:	e7f3      	b.n	8003a94 <HAL_PCD_EP_DB_Receive+0x68>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003aac:	6804      	ldr	r4, [r0, #0]
 8003aae:	2350      	movs	r3, #80	@ 0x50
 8003ab0:	5ae3      	ldrh	r3, [r4, r3]
 8003ab2:	780d      	ldrb	r5, [r1, #0]
 8003ab4:	00ee      	lsls	r6, r5, #3
 8003ab6:	199b      	adds	r3, r3, r6
 8003ab8:	191b      	adds	r3, r3, r4
 8003aba:	4c1f      	ldr	r4, [pc, #124]	@ (8003b38 <HAL_PCD_EP_DB_Receive+0x10c>)
 8003abc:	46a4      	mov	ip, r4
 8003abe:	4463      	add	r3, ip
 8003ac0:	881c      	ldrh	r4, [r3, #0]
 8003ac2:	05a4      	lsls	r4, r4, #22
 8003ac4:	0da4      	lsrs	r4, r4, #22
    if (ep->xfer_len >= count)
 8003ac6:	698b      	ldr	r3, [r1, #24]
 8003ac8:	42a3      	cmp	r3, r4
 8003aca:	d327      	bcc.n	8003b1c <HAL_PCD_EP_DB_Receive+0xf0>
      ep->xfer_len -= count;
 8003acc:	1b1b      	subs	r3, r3, r4
 8003ace:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 8003ad0:	698b      	ldr	r3, [r1, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10c      	bne.n	8003af0 <HAL_PCD_EP_DB_Receive+0xc4>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003ad6:	6803      	ldr	r3, [r0, #0]
 8003ad8:	00ad      	lsls	r5, r5, #2
 8003ada:	195d      	adds	r5, r3, r5
 8003adc:	882b      	ldrh	r3, [r5, #0]
 8003ade:	4e12      	ldr	r6, [pc, #72]	@ (8003b28 <HAL_PCD_EP_DB_Receive+0xfc>)
 8003ae0:	4033      	ands	r3, r6
 8003ae2:	2680      	movs	r6, #128	@ 0x80
 8003ae4:	01b6      	lsls	r6, r6, #6
 8003ae6:	405e      	eors	r6, r3
 8003ae8:	4b10      	ldr	r3, [pc, #64]	@ (8003b2c <HAL_PCD_EP_DB_Receive+0x100>)
 8003aea:	4333      	orrs	r3, r6
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	802b      	strh	r3, [r5, #0]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003af0:	0652      	lsls	r2, r2, #25
 8003af2:	d40a      	bmi.n	8003b0a <HAL_PCD_EP_DB_Receive+0xde>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003af4:	6802      	ldr	r2, [r0, #0]
 8003af6:	780b      	ldrb	r3, [r1, #0]
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	18d2      	adds	r2, r2, r3
 8003afc:	8815      	ldrh	r5, [r2, #0]
 8003afe:	4b0c      	ldr	r3, [pc, #48]	@ (8003b30 <HAL_PCD_EP_DB_Receive+0x104>)
 8003b00:	401d      	ands	r5, r3
 8003b02:	4b0c      	ldr	r3, [pc, #48]	@ (8003b34 <HAL_PCD_EP_DB_Receive+0x108>)
 8003b04:	432b      	orrs	r3, r5
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 8003b0a:	2c00      	cmp	r4, #0
 8003b0c:	d0c2      	beq.n	8003a94 <HAL_PCD_EP_DB_Receive+0x68>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b0e:	6800      	ldr	r0, [r0, #0]
 8003b10:	894a      	ldrh	r2, [r1, #10]
 8003b12:	6949      	ldr	r1, [r1, #20]
 8003b14:	0023      	movs	r3, r4
 8003b16:	f003 f941 	bl	8006d9c <USB_ReadPMA>
 8003b1a:	e7bb      	b.n	8003a94 <HAL_PCD_EP_DB_Receive+0x68>
      ep->xfer_len = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	618b      	str	r3, [r1, #24]
 8003b20:	e7d6      	b.n	8003ad0 <HAL_PCD_EP_DB_Receive+0xa4>
 8003b22:	46c0      	nop			@ (mov r8, r8)
 8003b24:	00000402 	.word	0x00000402
 8003b28:	ffffbf8f 	.word	0xffffbf8f
 8003b2c:	ffff8080 	.word	0xffff8080
 8003b30:	ffff8f8f 	.word	0xffff8f8f
 8003b34:	ffff80c0 	.word	0xffff80c0
 8003b38:	00000406 	.word	0x00000406

08003b3c <HAL_PCD_Init>:
{
 8003b3c:	b570      	push	{r4, r5, r6, lr}
 8003b3e:	1e04      	subs	r4, r0, #0
  if (hpcd == NULL)
 8003b40:	d058      	beq.n	8003bf4 <HAL_PCD_Init+0xb8>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b42:	4b2d      	ldr	r3, [pc, #180]	@ (8003bf8 <HAL_PCD_Init+0xbc>)
 8003b44:	5cc3      	ldrb	r3, [r0, r3]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d007      	beq.n	8003b5a <HAL_PCD_Init+0x1e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8003bf8 <HAL_PCD_Init+0xbc>)
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	54e2      	strb	r2, [r4, r3]
  __HAL_PCD_DISABLE(hpcd);
 8003b50:	6820      	ldr	r0, [r4, #0]
 8003b52:	f002 fa87 	bl	8006064 <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b56:	2200      	movs	r2, #0
 8003b58:	e017      	b.n	8003b8a <HAL_PCD_Init+0x4e>
    hpcd->Lock = HAL_UNLOCKED;
 8003b5a:	23a4      	movs	r3, #164	@ 0xa4
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	2200      	movs	r2, #0
 8003b60:	54c2      	strb	r2, [r0, r3]
    HAL_PCD_MspInit(hpcd);
 8003b62:	f004 f98f 	bl	8007e84 <HAL_PCD_MspInit>
 8003b66:	e7f0      	b.n	8003b4a <HAL_PCD_Init+0xe>
    hpcd->IN_ep[i].is_in = 1U;
 8003b68:	0093      	lsls	r3, r2, #2
 8003b6a:	189b      	adds	r3, r3, r2
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	18e3      	adds	r3, r4, r3
 8003b70:	2101      	movs	r1, #1
 8003b72:	7459      	strb	r1, [r3, #17]
    hpcd->IN_ep[i].num = i;
 8003b74:	741a      	strb	r2, [r3, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b76:	2100      	movs	r1, #0
 8003b78:	74d9      	strb	r1, [r3, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b7a:	6219      	str	r1, [r3, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b7c:	6259      	str	r1, [r3, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b7e:	3201      	adds	r2, #1
 8003b80:	0093      	lsls	r3, r2, #2
 8003b82:	189b      	adds	r3, r3, r2
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	5119      	str	r1, [r3, r4]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	7920      	ldrb	r0, [r4, #4]
 8003b8c:	4290      	cmp	r0, r2
 8003b8e:	d8eb      	bhi.n	8003b68 <HAL_PCD_Init+0x2c>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b90:	2100      	movs	r1, #0
 8003b92:	e019      	b.n	8003bc8 <HAL_PCD_Init+0x8c>
    hpcd->OUT_ep[i].is_in = 0U;
 8003b94:	008a      	lsls	r2, r1, #2
 8003b96:	1853      	adds	r3, r2, r1
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	18e3      	adds	r3, r4, r3
 8003b9c:	001e      	movs	r6, r3
 8003b9e:	3652      	adds	r6, #82	@ 0x52
 8003ba0:	36ff      	adds	r6, #255	@ 0xff
 8003ba2:	2500      	movs	r5, #0
 8003ba4:	7035      	strb	r5, [r6, #0]
    hpcd->OUT_ep[i].num = i;
 8003ba6:	3e01      	subs	r6, #1
 8003ba8:	7031      	strb	r1, [r6, #0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003baa:	3603      	adds	r6, #3
 8003bac:	7035      	strb	r5, [r6, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bae:	360d      	adds	r6, #13
 8003bb0:	6035      	str	r5, [r6, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bb2:	3365      	adds	r3, #101	@ 0x65
 8003bb4:	33ff      	adds	r3, #255	@ 0xff
 8003bb6:	601d      	str	r5, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003bb8:	1852      	adds	r2, r2, r1
 8003bba:	00d2      	lsls	r2, r2, #3
 8003bbc:	18a2      	adds	r2, r4, r2
 8003bbe:	3269      	adds	r2, #105	@ 0x69
 8003bc0:	32ff      	adds	r2, #255	@ 0xff
 8003bc2:	6015      	str	r5, [r2, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bc4:	3101      	adds	r1, #1
 8003bc6:	b2c9      	uxtb	r1, r1
 8003bc8:	4288      	cmp	r0, r1
 8003bca:	d8e3      	bhi.n	8003b94 <HAL_PCD_Init+0x58>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003bcc:	6820      	ldr	r0, [r4, #0]
 8003bce:	6861      	ldr	r1, [r4, #4]
 8003bd0:	68a2      	ldr	r2, [r4, #8]
 8003bd2:	f002 fa51 	bl	8006078 <USB_DevInit>
  hpcd->USB_Address = 0U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003bda:	4b07      	ldr	r3, [pc, #28]	@ (8003bf8 <HAL_PCD_Init+0xbc>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	54e2      	strb	r2, [r4, r3]
  if (hpcd->Init.lpm_enable == 1U)
 8003be0:	7aa3      	ldrb	r3, [r4, #10]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d001      	beq.n	8003bea <HAL_PCD_Init+0xae>
  return HAL_OK;
 8003be6:	2000      	movs	r0, #0
}
 8003be8:	bd70      	pop	{r4, r5, r6, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003bea:	0020      	movs	r0, r4
 8003bec:	f000 fefe 	bl	80049ec <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 8003bf0:	2000      	movs	r0, #0
 8003bf2:	e7f9      	b.n	8003be8 <HAL_PCD_Init+0xac>
    return HAL_ERROR;
 8003bf4:	2001      	movs	r0, #1
 8003bf6:	e7f7      	b.n	8003be8 <HAL_PCD_Init+0xac>
 8003bf8:	00000291 	.word	0x00000291

08003bfc <HAL_PCD_Start>:
{
 8003bfc:	b570      	push	{r4, r5, r6, lr}
 8003bfe:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8003c00:	23a4      	movs	r3, #164	@ 0xa4
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	5cc3      	ldrb	r3, [r0, r3]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d00d      	beq.n	8003c26 <HAL_PCD_Start+0x2a>
 8003c0a:	25a4      	movs	r5, #164	@ 0xa4
 8003c0c:	00ad      	lsls	r5, r5, #2
 8003c0e:	2301      	movs	r3, #1
 8003c10:	5543      	strb	r3, [r0, r5]
  __HAL_PCD_ENABLE(hpcd);
 8003c12:	6800      	ldr	r0, [r0, #0]
 8003c14:	f002 fa1c 	bl	8006050 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003c18:	6820      	ldr	r0, [r4, #0]
 8003c1a:	f002 fd03 	bl	8006624 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003c1e:	2300      	movs	r3, #0
 8003c20:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003c22:	2000      	movs	r0, #0
}
 8003c24:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8003c26:	2002      	movs	r0, #2
 8003c28:	e7fc      	b.n	8003c24 <HAL_PCD_Start+0x28>
	...

08003c2c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003c2c:	b570      	push	{r4, r5, r6, lr}
 8003c2e:	0005      	movs	r5, r0
 8003c30:	000c      	movs	r4, r1
 8003c32:	0016      	movs	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c34:	0653      	lsls	r3, r2, #25
 8003c36:	d400      	bmi.n	8003c3a <HAL_PCD_EP_DB_Transmit+0xe>
 8003c38:	e0ee      	b.n	8003e18 <HAL_PCD_EP_DB_Transmit+0x1ec>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003c3a:	6802      	ldr	r2, [r0, #0]
 8003c3c:	2350      	movs	r3, #80	@ 0x50
 8003c3e:	5ad3      	ldrh	r3, [r2, r3]
 8003c40:	7809      	ldrb	r1, [r1, #0]
 8003c42:	00c8      	lsls	r0, r1, #3
 8003c44:	181b      	adds	r3, r3, r0
 8003c46:	189b      	adds	r3, r3, r2
 8003c48:	4aab      	ldr	r2, [pc, #684]	@ (8003ef8 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8003c4a:	4694      	mov	ip, r2
 8003c4c:	4463      	add	r3, ip
 8003c4e:	881a      	ldrh	r2, [r3, #0]
 8003c50:	0592      	lsls	r2, r2, #22
 8003c52:	0d92      	lsrs	r2, r2, #22

    if (ep->xfer_len > TxPctSize)
 8003c54:	69a3      	ldr	r3, [r4, #24]
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d940      	bls.n	8003cdc <HAL_PCD_EP_DB_Transmit+0xb0>
    {
      ep->xfer_len -= TxPctSize;
 8003c5a:	1a9b      	subs	r3, r3, r2
 8003c5c:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003c5e:	69a3      	ldr	r3, [r4, #24]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d159      	bne.n	8003d18 <HAL_PCD_EP_DB_Transmit+0xec>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c64:	7863      	ldrb	r3, [r4, #1]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d13b      	bne.n	8003ce2 <HAL_PCD_EP_DB_Transmit+0xb6>
 8003c6a:	682b      	ldr	r3, [r5, #0]
 8003c6c:	2250      	movs	r2, #80	@ 0x50
 8003c6e:	5a9a      	ldrh	r2, [r3, r2]
 8003c70:	189b      	adds	r3, r3, r2
 8003c72:	18c3      	adds	r3, r0, r3
 8003c74:	4aa0      	ldr	r2, [pc, #640]	@ (8003ef8 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8003c76:	4694      	mov	ip, r2
 8003c78:	4463      	add	r3, ip
 8003c7a:	881a      	ldrh	r2, [r3, #0]
 8003c7c:	0592      	lsls	r2, r2, #22
 8003c7e:	0d92      	lsrs	r2, r2, #22
 8003c80:	801a      	strh	r2, [r3, #0]
 8003c82:	881a      	ldrh	r2, [r3, #0]
 8003c84:	499d      	ldr	r1, [pc, #628]	@ (8003efc <HAL_PCD_EP_DB_Transmit+0x2d0>)
 8003c86:	430a      	orrs	r2, r1
 8003c88:	b292      	uxth	r2, r2
 8003c8a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c8c:	682b      	ldr	r3, [r5, #0]
 8003c8e:	7862      	ldrb	r2, [r4, #1]
 8003c90:	2a00      	cmp	r2, #0
 8003c92:	d133      	bne.n	8003cfc <HAL_PCD_EP_DB_Transmit+0xd0>
 8003c94:	3250      	adds	r2, #80	@ 0x50
 8003c96:	5a9a      	ldrh	r2, [r3, r2]
 8003c98:	189a      	adds	r2, r3, r2
 8003c9a:	7823      	ldrb	r3, [r4, #0]
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	189b      	adds	r3, r3, r2
 8003ca0:	4a97      	ldr	r2, [pc, #604]	@ (8003f00 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 8003ca2:	4694      	mov	ip, r2
 8003ca4:	4463      	add	r3, ip
 8003ca6:	881a      	ldrh	r2, [r3, #0]
 8003ca8:	0592      	lsls	r2, r2, #22
 8003caa:	0d92      	lsrs	r2, r2, #22
 8003cac:	801a      	strh	r2, [r3, #0]
 8003cae:	881a      	ldrh	r2, [r3, #0]
 8003cb0:	4992      	ldr	r1, [pc, #584]	@ (8003efc <HAL_PCD_EP_DB_Transmit+0x2d0>)
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	b292      	uxth	r2, r2
 8003cb6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003cb8:	7821      	ldrb	r1, [r4, #0]
 8003cba:	0028      	movs	r0, r5
 8003cbc:	f004 f91c 	bl	8007ef8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003cc0:	0476      	lsls	r6, r6, #17
 8003cc2:	d539      	bpl.n	8003d38 <HAL_PCD_EP_DB_Transmit+0x10c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003cc4:	682a      	ldr	r2, [r5, #0]
 8003cc6:	7823      	ldrb	r3, [r4, #0]
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	18d2      	adds	r2, r2, r3
 8003ccc:	8811      	ldrh	r1, [r2, #0]
 8003cce:	4b8d      	ldr	r3, [pc, #564]	@ (8003f04 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 8003cd0:	4019      	ands	r1, r3
 8003cd2:	4b8d      	ldr	r3, [pc, #564]	@ (8003f08 <HAL_PCD_EP_DB_Transmit+0x2dc>)
 8003cd4:	430b      	orrs	r3, r1
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	8013      	strh	r3, [r2, #0]
 8003cda:	e02d      	b.n	8003d38 <HAL_PCD_EP_DB_Transmit+0x10c>
      ep->xfer_len = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	61a3      	str	r3, [r4, #24]
 8003ce0:	e7bd      	b.n	8003c5e <HAL_PCD_EP_DB_Transmit+0x32>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d1d2      	bne.n	8003c8c <HAL_PCD_EP_DB_Transmit+0x60>
 8003ce6:	682b      	ldr	r3, [r5, #0]
 8003ce8:	2250      	movs	r2, #80	@ 0x50
 8003cea:	5a9a      	ldrh	r2, [r3, r2]
 8003cec:	189b      	adds	r3, r3, r2
 8003cee:	18c0      	adds	r0, r0, r3
 8003cf0:	4b81      	ldr	r3, [pc, #516]	@ (8003ef8 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8003cf2:	469c      	mov	ip, r3
 8003cf4:	4460      	add	r0, ip
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	8003      	strh	r3, [r0, #0]
 8003cfa:	e7c7      	b.n	8003c8c <HAL_PCD_EP_DB_Transmit+0x60>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003cfc:	2a01      	cmp	r2, #1
 8003cfe:	d1db      	bne.n	8003cb8 <HAL_PCD_EP_DB_Transmit+0x8c>
 8003d00:	324f      	adds	r2, #79	@ 0x4f
 8003d02:	5a9a      	ldrh	r2, [r3, r2]
 8003d04:	189b      	adds	r3, r3, r2
 8003d06:	7822      	ldrb	r2, [r4, #0]
 8003d08:	00d2      	lsls	r2, r2, #3
 8003d0a:	18d3      	adds	r3, r2, r3
 8003d0c:	4a7c      	ldr	r2, [pc, #496]	@ (8003f00 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 8003d0e:	4694      	mov	ip, r2
 8003d10:	4463      	add	r3, ip
 8003d12:	2200      	movs	r2, #0
 8003d14:	801a      	strh	r2, [r3, #0]
 8003d16:	e7cf      	b.n	8003cb8 <HAL_PCD_EP_DB_Transmit+0x8c>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d18:	0476      	lsls	r6, r6, #17
 8003d1a:	d509      	bpl.n	8003d30 <HAL_PCD_EP_DB_Transmit+0x104>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d1c:	682b      	ldr	r3, [r5, #0]
 8003d1e:	0089      	lsls	r1, r1, #2
 8003d20:	1859      	adds	r1, r3, r1
 8003d22:	8808      	ldrh	r0, [r1, #0]
 8003d24:	4b77      	ldr	r3, [pc, #476]	@ (8003f04 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 8003d26:	4018      	ands	r0, r3
 8003d28:	4b77      	ldr	r3, [pc, #476]	@ (8003f08 <HAL_PCD_EP_DB_Transmit+0x2dc>)
 8003d2a:	4303      	orrs	r3, r0
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	800b      	strh	r3, [r1, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003d30:	2324      	movs	r3, #36	@ 0x24
 8003d32:	5ce3      	ldrb	r3, [r4, r3]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d00f      	beq.n	8003d58 <HAL_PCD_EP_DB_Transmit+0x12c>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003d38:	6829      	ldr	r1, [r5, #0]
 8003d3a:	7823      	ldrb	r3, [r4, #0]
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	18c9      	adds	r1, r1, r3
 8003d40:	880b      	ldrh	r3, [r1, #0]
 8003d42:	4a72      	ldr	r2, [pc, #456]	@ (8003f0c <HAL_PCD_EP_DB_Transmit+0x2e0>)
 8003d44:	4013      	ands	r3, r2
 8003d46:	2230      	movs	r2, #48	@ 0x30
 8003d48:	4053      	eors	r3, r2
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	4a70      	ldr	r2, [pc, #448]	@ (8003f10 <HAL_PCD_EP_DB_Transmit+0x2e4>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	800b      	strh	r3, [r1, #0]

  return HAL_OK;
}
 8003d54:	2000      	movs	r0, #0
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_buff += TxPctSize;
 8003d58:	6963      	ldr	r3, [r4, #20]
 8003d5a:	189b      	adds	r3, r3, r2
 8003d5c:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8003d5e:	69e3      	ldr	r3, [r4, #28]
 8003d60:	18d3      	adds	r3, r2, r3
 8003d62:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8003d64:	6a21      	ldr	r1, [r4, #32]
 8003d66:	6923      	ldr	r3, [r4, #16]
 8003d68:	4299      	cmp	r1, r3
 8003d6a:	d31a      	bcc.n	8003da2 <HAL_PCD_EP_DB_Transmit+0x176>
          ep->xfer_len_db -= len;
 8003d6c:	1ac9      	subs	r1, r1, r3
 8003d6e:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003d70:	7862      	ldrb	r2, [r4, #1]
 8003d72:	2a00      	cmp	r2, #0
 8003d74:	d13a      	bne.n	8003dec <HAL_PCD_EP_DB_Transmit+0x1c0>
 8003d76:	682a      	ldr	r2, [r5, #0]
 8003d78:	2150      	movs	r1, #80	@ 0x50
 8003d7a:	5a51      	ldrh	r1, [r2, r1]
 8003d7c:	1851      	adds	r1, r2, r1
 8003d7e:	7822      	ldrb	r2, [r4, #0]
 8003d80:	00d2      	lsls	r2, r2, #3
 8003d82:	1852      	adds	r2, r2, r1
 8003d84:	495c      	ldr	r1, [pc, #368]	@ (8003ef8 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8003d86:	468c      	mov	ip, r1
 8003d88:	4462      	add	r2, ip
 8003d8a:	8811      	ldrh	r1, [r2, #0]
 8003d8c:	0589      	lsls	r1, r1, #22
 8003d8e:	0d89      	lsrs	r1, r1, #22
 8003d90:	8011      	strh	r1, [r2, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d111      	bne.n	8003dba <HAL_PCD_EP_DB_Transmit+0x18e>
 8003d96:	8811      	ldrh	r1, [r2, #0]
 8003d98:	4858      	ldr	r0, [pc, #352]	@ (8003efc <HAL_PCD_EP_DB_Transmit+0x2d0>)
 8003d9a:	4301      	orrs	r1, r0
 8003d9c:	b289      	uxth	r1, r1
 8003d9e:	8011      	strh	r1, [r2, #0]
 8003da0:	e026      	b.n	8003df0 <HAL_PCD_EP_DB_Transmit+0x1c4>
        else if (ep->xfer_len_db == 0U)
 8003da2:	2900      	cmp	r1, #0
 8003da4:	d103      	bne.n	8003dae <HAL_PCD_EP_DB_Transmit+0x182>
          ep->xfer_fill_db = 0U;
 8003da6:	2324      	movs	r3, #36	@ 0x24
 8003da8:	54e1      	strb	r1, [r4, r3]
          len = TxPctSize;
 8003daa:	0013      	movs	r3, r2
 8003dac:	e7e0      	b.n	8003d70 <HAL_PCD_EP_DB_Transmit+0x144>
          ep->xfer_fill_db = 0U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	2224      	movs	r2, #36	@ 0x24
 8003db2:	54a3      	strb	r3, [r4, r2]
          ep->xfer_len_db = 0U;
 8003db4:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 8003db6:	000b      	movs	r3, r1
 8003db8:	e7da      	b.n	8003d70 <HAL_PCD_EP_DB_Transmit+0x144>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003dba:	2b3e      	cmp	r3, #62	@ 0x3e
 8003dbc:	d809      	bhi.n	8003dd2 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8003dbe:	0859      	lsrs	r1, r3, #1
 8003dc0:	07d8      	lsls	r0, r3, #31
 8003dc2:	d500      	bpl.n	8003dc6 <HAL_PCD_EP_DB_Transmit+0x19a>
 8003dc4:	3101      	adds	r1, #1
 8003dc6:	8810      	ldrh	r0, [r2, #0]
 8003dc8:	0289      	lsls	r1, r1, #10
 8003dca:	b289      	uxth	r1, r1
 8003dcc:	4301      	orrs	r1, r0
 8003dce:	8011      	strh	r1, [r2, #0]
 8003dd0:	e00e      	b.n	8003df0 <HAL_PCD_EP_DB_Transmit+0x1c4>
 8003dd2:	0959      	lsrs	r1, r3, #5
 8003dd4:	06d8      	lsls	r0, r3, #27
 8003dd6:	d100      	bne.n	8003dda <HAL_PCD_EP_DB_Transmit+0x1ae>
 8003dd8:	3901      	subs	r1, #1
 8003dda:	8810      	ldrh	r0, [r2, #0]
 8003ddc:	0289      	lsls	r1, r1, #10
 8003dde:	b289      	uxth	r1, r1
 8003de0:	4308      	orrs	r0, r1
 8003de2:	4946      	ldr	r1, [pc, #280]	@ (8003efc <HAL_PCD_EP_DB_Transmit+0x2d0>)
 8003de4:	4301      	orrs	r1, r0
 8003de6:	b289      	uxth	r1, r1
 8003de8:	8011      	strh	r1, [r2, #0]
 8003dea:	e001      	b.n	8003df0 <HAL_PCD_EP_DB_Transmit+0x1c4>
 8003dec:	2a01      	cmp	r2, #1
 8003dee:	d006      	beq.n	8003dfe <HAL_PCD_EP_DB_Transmit+0x1d2>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003df0:	6828      	ldr	r0, [r5, #0]
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	8922      	ldrh	r2, [r4, #8]
 8003df6:	6961      	ldr	r1, [r4, #20]
 8003df8:	f002 fc22 	bl	8006640 <USB_WritePMA>
 8003dfc:	e79c      	b.n	8003d38 <HAL_PCD_EP_DB_Transmit+0x10c>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003dfe:	682a      	ldr	r2, [r5, #0]
 8003e00:	2150      	movs	r1, #80	@ 0x50
 8003e02:	5a51      	ldrh	r1, [r2, r1]
 8003e04:	1851      	adds	r1, r2, r1
 8003e06:	7822      	ldrb	r2, [r4, #0]
 8003e08:	00d2      	lsls	r2, r2, #3
 8003e0a:	1852      	adds	r2, r2, r1
 8003e0c:	493a      	ldr	r1, [pc, #232]	@ (8003ef8 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8003e0e:	468c      	mov	ip, r1
 8003e10:	4462      	add	r2, ip
 8003e12:	b299      	uxth	r1, r3
 8003e14:	8011      	strh	r1, [r2, #0]
 8003e16:	e7eb      	b.n	8003df0 <HAL_PCD_EP_DB_Transmit+0x1c4>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003e18:	6802      	ldr	r2, [r0, #0]
 8003e1a:	2350      	movs	r3, #80	@ 0x50
 8003e1c:	5ad3      	ldrh	r3, [r2, r3]
 8003e1e:	7809      	ldrb	r1, [r1, #0]
 8003e20:	00c8      	lsls	r0, r1, #3
 8003e22:	181b      	adds	r3, r3, r0
 8003e24:	189b      	adds	r3, r3, r2
 8003e26:	4a36      	ldr	r2, [pc, #216]	@ (8003f00 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 8003e28:	4694      	mov	ip, r2
 8003e2a:	4463      	add	r3, ip
 8003e2c:	881a      	ldrh	r2, [r3, #0]
 8003e2e:	0592      	lsls	r2, r2, #22
 8003e30:	0d92      	lsrs	r2, r2, #22
    if (ep->xfer_len >= TxPctSize)
 8003e32:	69a3      	ldr	r3, [r4, #24]
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d341      	bcc.n	8003ebc <HAL_PCD_EP_DB_Transmit+0x290>
      ep->xfer_len -= TxPctSize;
 8003e38:	1a9b      	subs	r3, r3, r2
 8003e3a:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8003e3c:	69a3      	ldr	r3, [r4, #24]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d168      	bne.n	8003f14 <HAL_PCD_EP_DB_Transmit+0x2e8>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e42:	7863      	ldrb	r3, [r4, #1]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d13c      	bne.n	8003ec2 <HAL_PCD_EP_DB_Transmit+0x296>
 8003e48:	682b      	ldr	r3, [r5, #0]
 8003e4a:	2250      	movs	r2, #80	@ 0x50
 8003e4c:	5a9a      	ldrh	r2, [r3, r2]
 8003e4e:	189b      	adds	r3, r3, r2
 8003e50:	181b      	adds	r3, r3, r0
 8003e52:	4a29      	ldr	r2, [pc, #164]	@ (8003ef8 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8003e54:	4694      	mov	ip, r2
 8003e56:	4463      	add	r3, ip
 8003e58:	881a      	ldrh	r2, [r3, #0]
 8003e5a:	0592      	lsls	r2, r2, #22
 8003e5c:	0d92      	lsrs	r2, r2, #22
 8003e5e:	801a      	strh	r2, [r3, #0]
 8003e60:	881a      	ldrh	r2, [r3, #0]
 8003e62:	4926      	ldr	r1, [pc, #152]	@ (8003efc <HAL_PCD_EP_DB_Transmit+0x2d0>)
 8003e64:	430a      	orrs	r2, r1
 8003e66:	b292      	uxth	r2, r2
 8003e68:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e6a:	682b      	ldr	r3, [r5, #0]
 8003e6c:	7862      	ldrb	r2, [r4, #1]
 8003e6e:	2a00      	cmp	r2, #0
 8003e70:	d134      	bne.n	8003edc <HAL_PCD_EP_DB_Transmit+0x2b0>
 8003e72:	3250      	adds	r2, #80	@ 0x50
 8003e74:	5a9a      	ldrh	r2, [r3, r2]
 8003e76:	189b      	adds	r3, r3, r2
 8003e78:	7822      	ldrb	r2, [r4, #0]
 8003e7a:	00d2      	lsls	r2, r2, #3
 8003e7c:	189b      	adds	r3, r3, r2
 8003e7e:	4a20      	ldr	r2, [pc, #128]	@ (8003f00 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 8003e80:	4694      	mov	ip, r2
 8003e82:	4463      	add	r3, ip
 8003e84:	881a      	ldrh	r2, [r3, #0]
 8003e86:	0592      	lsls	r2, r2, #22
 8003e88:	0d92      	lsrs	r2, r2, #22
 8003e8a:	801a      	strh	r2, [r3, #0]
 8003e8c:	881a      	ldrh	r2, [r3, #0]
 8003e8e:	491b      	ldr	r1, [pc, #108]	@ (8003efc <HAL_PCD_EP_DB_Transmit+0x2d0>)
 8003e90:	430a      	orrs	r2, r1
 8003e92:	b292      	uxth	r2, r2
 8003e94:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e96:	7821      	ldrb	r1, [r4, #0]
 8003e98:	0028      	movs	r0, r5
 8003e9a:	f004 f82d 	bl	8007ef8 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003e9e:	0476      	lsls	r6, r6, #17
 8003ea0:	d500      	bpl.n	8003ea4 <HAL_PCD_EP_DB_Transmit+0x278>
 8003ea2:	e749      	b.n	8003d38 <HAL_PCD_EP_DB_Transmit+0x10c>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003ea4:	682a      	ldr	r2, [r5, #0]
 8003ea6:	7823      	ldrb	r3, [r4, #0]
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	18d2      	adds	r2, r2, r3
 8003eac:	8811      	ldrh	r1, [r2, #0]
 8003eae:	4b15      	ldr	r3, [pc, #84]	@ (8003f04 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 8003eb0:	4019      	ands	r1, r3
 8003eb2:	4b15      	ldr	r3, [pc, #84]	@ (8003f08 <HAL_PCD_EP_DB_Transmit+0x2dc>)
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	8013      	strh	r3, [r2, #0]
 8003eba:	e73d      	b.n	8003d38 <HAL_PCD_EP_DB_Transmit+0x10c>
      ep->xfer_len = 0U;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	61a3      	str	r3, [r4, #24]
 8003ec0:	e7bc      	b.n	8003e3c <HAL_PCD_EP_DB_Transmit+0x210>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d1d1      	bne.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x23e>
 8003ec6:	682b      	ldr	r3, [r5, #0]
 8003ec8:	2250      	movs	r2, #80	@ 0x50
 8003eca:	5a9a      	ldrh	r2, [r3, r2]
 8003ecc:	189b      	adds	r3, r3, r2
 8003ece:	181b      	adds	r3, r3, r0
 8003ed0:	4a09      	ldr	r2, [pc, #36]	@ (8003ef8 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8003ed2:	4694      	mov	ip, r2
 8003ed4:	4463      	add	r3, ip
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	801a      	strh	r2, [r3, #0]
 8003eda:	e7c6      	b.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x23e>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003edc:	2a01      	cmp	r2, #1
 8003ede:	d1da      	bne.n	8003e96 <HAL_PCD_EP_DB_Transmit+0x26a>
 8003ee0:	324f      	adds	r2, #79	@ 0x4f
 8003ee2:	5a9a      	ldrh	r2, [r3, r2]
 8003ee4:	189b      	adds	r3, r3, r2
 8003ee6:	7822      	ldrb	r2, [r4, #0]
 8003ee8:	00d2      	lsls	r2, r2, #3
 8003eea:	189b      	adds	r3, r3, r2
 8003eec:	4a04      	ldr	r2, [pc, #16]	@ (8003f00 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 8003eee:	4694      	mov	ip, r2
 8003ef0:	4463      	add	r3, ip
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	801a      	strh	r2, [r3, #0]
 8003ef6:	e7ce      	b.n	8003e96 <HAL_PCD_EP_DB_Transmit+0x26a>
 8003ef8:	00000402 	.word	0x00000402
 8003efc:	ffff8000 	.word	0xffff8000
 8003f00:	00000406 	.word	0x00000406
 8003f04:	ffff8f8f 	.word	0xffff8f8f
 8003f08:	ffffc080 	.word	0xffffc080
 8003f0c:	ffff8fbf 	.word	0xffff8fbf
 8003f10:	ffff8080 	.word	0xffff8080
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003f14:	0476      	lsls	r6, r6, #17
 8003f16:	d409      	bmi.n	8003f2c <HAL_PCD_EP_DB_Transmit+0x300>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f18:	682b      	ldr	r3, [r5, #0]
 8003f1a:	0089      	lsls	r1, r1, #2
 8003f1c:	1859      	adds	r1, r3, r1
 8003f1e:	8808      	ldrh	r0, [r1, #0]
 8003f20:	4b34      	ldr	r3, [pc, #208]	@ (8003ff4 <HAL_PCD_EP_DB_Transmit+0x3c8>)
 8003f22:	4018      	ands	r0, r3
 8003f24:	4b34      	ldr	r3, [pc, #208]	@ (8003ff8 <HAL_PCD_EP_DB_Transmit+0x3cc>)
 8003f26:	4303      	orrs	r3, r0
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	800b      	strh	r3, [r1, #0]
      if (ep->xfer_fill_db == 1U)
 8003f2c:	2324      	movs	r3, #36	@ 0x24
 8003f2e:	5ce3      	ldrb	r3, [r4, r3]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d000      	beq.n	8003f36 <HAL_PCD_EP_DB_Transmit+0x30a>
 8003f34:	e700      	b.n	8003d38 <HAL_PCD_EP_DB_Transmit+0x10c>
        ep->xfer_buff += TxPctSize;
 8003f36:	6963      	ldr	r3, [r4, #20]
 8003f38:	189b      	adds	r3, r3, r2
 8003f3a:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8003f3c:	69e3      	ldr	r3, [r4, #28]
 8003f3e:	18d3      	adds	r3, r2, r3
 8003f40:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f42:	6a21      	ldr	r1, [r4, #32]
 8003f44:	6923      	ldr	r3, [r4, #16]
 8003f46:	4299      	cmp	r1, r3
 8003f48:	d31a      	bcc.n	8003f80 <HAL_PCD_EP_DB_Transmit+0x354>
          ep->xfer_len_db -= len;
 8003f4a:	1ac9      	subs	r1, r1, r3
 8003f4c:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f4e:	682a      	ldr	r2, [r5, #0]
 8003f50:	7861      	ldrb	r1, [r4, #1]
 8003f52:	2900      	cmp	r1, #0
 8003f54:	d139      	bne.n	8003fca <HAL_PCD_EP_DB_Transmit+0x39e>
 8003f56:	3150      	adds	r1, #80	@ 0x50
 8003f58:	5a51      	ldrh	r1, [r2, r1]
 8003f5a:	1852      	adds	r2, r2, r1
 8003f5c:	7821      	ldrb	r1, [r4, #0]
 8003f5e:	00c9      	lsls	r1, r1, #3
 8003f60:	1852      	adds	r2, r2, r1
 8003f62:	4926      	ldr	r1, [pc, #152]	@ (8003ffc <HAL_PCD_EP_DB_Transmit+0x3d0>)
 8003f64:	468c      	mov	ip, r1
 8003f66:	4462      	add	r2, ip
 8003f68:	8811      	ldrh	r1, [r2, #0]
 8003f6a:	0589      	lsls	r1, r1, #22
 8003f6c:	0d89      	lsrs	r1, r1, #22
 8003f6e:	8011      	strh	r1, [r2, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d111      	bne.n	8003f98 <HAL_PCD_EP_DB_Transmit+0x36c>
 8003f74:	8811      	ldrh	r1, [r2, #0]
 8003f76:	4822      	ldr	r0, [pc, #136]	@ (8004000 <HAL_PCD_EP_DB_Transmit+0x3d4>)
 8003f78:	4301      	orrs	r1, r0
 8003f7a:	b289      	uxth	r1, r1
 8003f7c:	8011      	strh	r1, [r2, #0]
 8003f7e:	e026      	b.n	8003fce <HAL_PCD_EP_DB_Transmit+0x3a2>
        else if (ep->xfer_len_db == 0U)
 8003f80:	2900      	cmp	r1, #0
 8003f82:	d103      	bne.n	8003f8c <HAL_PCD_EP_DB_Transmit+0x360>
          ep->xfer_fill_db = 0U;
 8003f84:	2324      	movs	r3, #36	@ 0x24
 8003f86:	54e1      	strb	r1, [r4, r3]
          len = TxPctSize;
 8003f88:	0013      	movs	r3, r2
 8003f8a:	e7e0      	b.n	8003f4e <HAL_PCD_EP_DB_Transmit+0x322>
          ep->xfer_len_db = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8003f90:	2224      	movs	r2, #36	@ 0x24
 8003f92:	54a3      	strb	r3, [r4, r2]
          len = ep->xfer_len_db;
 8003f94:	000b      	movs	r3, r1
 8003f96:	e7da      	b.n	8003f4e <HAL_PCD_EP_DB_Transmit+0x322>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f98:	2b3e      	cmp	r3, #62	@ 0x3e
 8003f9a:	d809      	bhi.n	8003fb0 <HAL_PCD_EP_DB_Transmit+0x384>
 8003f9c:	0859      	lsrs	r1, r3, #1
 8003f9e:	07d8      	lsls	r0, r3, #31
 8003fa0:	d500      	bpl.n	8003fa4 <HAL_PCD_EP_DB_Transmit+0x378>
 8003fa2:	3101      	adds	r1, #1
 8003fa4:	8810      	ldrh	r0, [r2, #0]
 8003fa6:	0289      	lsls	r1, r1, #10
 8003fa8:	b289      	uxth	r1, r1
 8003faa:	4301      	orrs	r1, r0
 8003fac:	8011      	strh	r1, [r2, #0]
 8003fae:	e00e      	b.n	8003fce <HAL_PCD_EP_DB_Transmit+0x3a2>
 8003fb0:	0959      	lsrs	r1, r3, #5
 8003fb2:	06d8      	lsls	r0, r3, #27
 8003fb4:	d100      	bne.n	8003fb8 <HAL_PCD_EP_DB_Transmit+0x38c>
 8003fb6:	3901      	subs	r1, #1
 8003fb8:	8810      	ldrh	r0, [r2, #0]
 8003fba:	0289      	lsls	r1, r1, #10
 8003fbc:	b289      	uxth	r1, r1
 8003fbe:	4308      	orrs	r0, r1
 8003fc0:	490f      	ldr	r1, [pc, #60]	@ (8004000 <HAL_PCD_EP_DB_Transmit+0x3d4>)
 8003fc2:	4301      	orrs	r1, r0
 8003fc4:	b289      	uxth	r1, r1
 8003fc6:	8011      	strh	r1, [r2, #0]
 8003fc8:	e001      	b.n	8003fce <HAL_PCD_EP_DB_Transmit+0x3a2>
 8003fca:	2901      	cmp	r1, #1
 8003fcc:	d006      	beq.n	8003fdc <HAL_PCD_EP_DB_Transmit+0x3b0>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003fce:	6828      	ldr	r0, [r5, #0]
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	8962      	ldrh	r2, [r4, #10]
 8003fd4:	6961      	ldr	r1, [r4, #20]
 8003fd6:	f002 fb33 	bl	8006640 <USB_WritePMA>
 8003fda:	e6ad      	b.n	8003d38 <HAL_PCD_EP_DB_Transmit+0x10c>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003fdc:	314f      	adds	r1, #79	@ 0x4f
 8003fde:	5a51      	ldrh	r1, [r2, r1]
 8003fe0:	1852      	adds	r2, r2, r1
 8003fe2:	7821      	ldrb	r1, [r4, #0]
 8003fe4:	00c9      	lsls	r1, r1, #3
 8003fe6:	1852      	adds	r2, r2, r1
 8003fe8:	4904      	ldr	r1, [pc, #16]	@ (8003ffc <HAL_PCD_EP_DB_Transmit+0x3d0>)
 8003fea:	468c      	mov	ip, r1
 8003fec:	4462      	add	r2, ip
 8003fee:	b299      	uxth	r1, r3
 8003ff0:	8011      	strh	r1, [r2, #0]
 8003ff2:	e7ec      	b.n	8003fce <HAL_PCD_EP_DB_Transmit+0x3a2>
 8003ff4:	ffff8f8f 	.word	0xffff8f8f
 8003ff8:	ffffc080 	.word	0xffffc080
 8003ffc:	00000406 	.word	0x00000406
 8004000:	ffff8000 	.word	0xffff8000

08004004 <PCD_EP_ISR_Handler>:
{
 8004004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004006:	46ce      	mov	lr, r9
 8004008:	4647      	mov	r7, r8
 800400a:	b580      	push	{r7, lr}
 800400c:	0004      	movs	r4, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800400e:	6820      	ldr	r0, [r4, #0]
 8004010:	2344      	movs	r3, #68	@ 0x44
 8004012:	5ac3      	ldrh	r3, [r0, r3]
 8004014:	b21b      	sxth	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	db00      	blt.n	800401c <PCD_EP_ISR_Handler+0x18>
 800401a:	e298      	b.n	800454e <PCD_EP_ISR_Handler+0x54a>
    wIstr = hpcd->Instance->ISTR;
 800401c:	2344      	movs	r3, #68	@ 0x44
 800401e:	5ac3      	ldrh	r3, [r0, r3]
 8004020:	b299      	uxth	r1, r3
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004022:	220f      	movs	r2, #15
 8004024:	001d      	movs	r5, r3
 8004026:	4015      	ands	r5, r2
    if (epindex == 0U)
 8004028:	4213      	tst	r3, r2
 800402a:	d000      	beq.n	800402e <PCD_EP_ISR_Handler+0x2a>
 800402c:	e0cb      	b.n	80041c6 <PCD_EP_ISR_Handler+0x1c2>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800402e:	06c9      	lsls	r1, r1, #27
 8004030:	d55d      	bpl.n	80040ee <PCD_EP_ISR_Handler+0xea>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004032:	8803      	ldrh	r3, [r0, #0]
 8004034:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004036:	051b      	lsls	r3, r3, #20
 8004038:	d500      	bpl.n	800403c <PCD_EP_ISR_Handler+0x38>
 800403a:	e087      	b.n	800414c <PCD_EP_ISR_Handler+0x148>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800403c:	b212      	sxth	r2, r2
 800403e:	2a00      	cmp	r2, #0
 8004040:	dae5      	bge.n	800400e <PCD_EP_ISR_Handler+0xa>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004042:	8803      	ldrh	r3, [r0, #0]
 8004044:	4ad6      	ldr	r2, [pc, #856]	@ (80043a0 <PCD_EP_ISR_Handler+0x39c>)
 8004046:	4013      	ands	r3, r2
 8004048:	2280      	movs	r2, #128	@ 0x80
 800404a:	4313      	orrs	r3, r2
 800404c:	b29b      	uxth	r3, r3
 800404e:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004050:	6820      	ldr	r0, [r4, #0]
 8004052:	2350      	movs	r3, #80	@ 0x50
 8004054:	5ac3      	ldrh	r3, [r0, r3]
 8004056:	22a8      	movs	r2, #168	@ 0xa8
 8004058:	0052      	lsls	r2, r2, #1
 800405a:	5ca2      	ldrb	r2, [r4, r2]
 800405c:	00d2      	lsls	r2, r2, #3
 800405e:	189b      	adds	r3, r3, r2
 8004060:	181b      	adds	r3, r3, r0
 8004062:	4ad0      	ldr	r2, [pc, #832]	@ (80043a4 <PCD_EP_ISR_Handler+0x3a0>)
 8004064:	4694      	mov	ip, r2
 8004066:	4463      	add	r3, ip
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	059b      	lsls	r3, r3, #22
 800406c:	0d9b      	lsrs	r3, r3, #22
 800406e:	0022      	movs	r2, r4
 8004070:	3251      	adds	r2, #81	@ 0x51
 8004072:	32ff      	adds	r2, #255	@ 0xff
 8004074:	61d3      	str	r3, [r2, #28]
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00e      	beq.n	8004098 <PCD_EP_ISR_Handler+0x94>
 800407a:	6951      	ldr	r1, [r2, #20]
 800407c:	2900      	cmp	r1, #0
 800407e:	d00b      	beq.n	8004098 <PCD_EP_ISR_Handler+0x94>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004080:	0015      	movs	r5, r2
 8004082:	88d2      	ldrh	r2, [r2, #6]
 8004084:	f002 fe8a 	bl	8006d9c <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8004088:	696b      	ldr	r3, [r5, #20]
 800408a:	69ea      	ldr	r2, [r5, #28]
 800408c:	189b      	adds	r3, r3, r2
 800408e:	616b      	str	r3, [r5, #20]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004090:	2100      	movs	r1, #0
 8004092:	0020      	movs	r0, r4
 8004094:	f003 ff21 	bl	8007eda <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004098:	6822      	ldr	r2, [r4, #0]
 800409a:	8813      	ldrh	r3, [r2, #0]
 800409c:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800409e:	051b      	lsls	r3, r3, #20
 80040a0:	d4b5      	bmi.n	800400e <PCD_EP_ISR_Handler+0xa>
 80040a2:	23c0      	movs	r3, #192	@ 0xc0
 80040a4:	019b      	lsls	r3, r3, #6
 80040a6:	4019      	ands	r1, r3
 80040a8:	4299      	cmp	r1, r3
 80040aa:	d0b0      	beq.n	800400e <PCD_EP_ISR_Handler+0xa>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80040ac:	2350      	movs	r3, #80	@ 0x50
 80040ae:	5ad3      	ldrh	r3, [r2, r3]
 80040b0:	18d2      	adds	r2, r2, r3
 80040b2:	4bbc      	ldr	r3, [pc, #752]	@ (80043a4 <PCD_EP_ISR_Handler+0x3a0>)
 80040b4:	469c      	mov	ip, r3
 80040b6:	4462      	add	r2, ip
 80040b8:	8813      	ldrh	r3, [r2, #0]
 80040ba:	059b      	lsls	r3, r3, #22
 80040bc:	0d9b      	lsrs	r3, r3, #22
 80040be:	8013      	strh	r3, [r2, #0]
 80040c0:	0023      	movs	r3, r4
 80040c2:	3351      	adds	r3, #81	@ 0x51
 80040c4:	33ff      	adds	r3, #255	@ 0xff
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d163      	bne.n	8004194 <PCD_EP_ISR_Handler+0x190>
 80040cc:	8813      	ldrh	r3, [r2, #0]
 80040ce:	49b6      	ldr	r1, [pc, #728]	@ (80043a8 <PCD_EP_ISR_Handler+0x3a4>)
 80040d0:	430b      	orrs	r3, r1
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80040d6:	6821      	ldr	r1, [r4, #0]
 80040d8:	880b      	ldrh	r3, [r1, #0]
 80040da:	4ab4      	ldr	r2, [pc, #720]	@ (80043ac <PCD_EP_ISR_Handler+0x3a8>)
 80040dc:	4013      	ands	r3, r2
 80040de:	22c0      	movs	r2, #192	@ 0xc0
 80040e0:	0192      	lsls	r2, r2, #6
 80040e2:	405a      	eors	r2, r3
 80040e4:	4bb2      	ldr	r3, [pc, #712]	@ (80043b0 <PCD_EP_ISR_Handler+0x3ac>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	800b      	strh	r3, [r1, #0]
 80040ec:	e78f      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80040ee:	8802      	ldrh	r2, [r0, #0]
 80040f0:	4bb0      	ldr	r3, [pc, #704]	@ (80043b4 <PCD_EP_ISR_Handler+0x3b0>)
 80040f2:	401a      	ands	r2, r3
 80040f4:	4bac      	ldr	r3, [pc, #688]	@ (80043a8 <PCD_EP_ISR_Handler+0x3a4>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80040fc:	6821      	ldr	r1, [r4, #0]
 80040fe:	2350      	movs	r3, #80	@ 0x50
 8004100:	5acb      	ldrh	r3, [r1, r3]
 8004102:	7c22      	ldrb	r2, [r4, #16]
 8004104:	00d2      	lsls	r2, r2, #3
 8004106:	189b      	adds	r3, r3, r2
 8004108:	185b      	adds	r3, r3, r1
 800410a:	4aab      	ldr	r2, [pc, #684]	@ (80043b8 <PCD_EP_ISR_Handler+0x3b4>)
 800410c:	4694      	mov	ip, r2
 800410e:	4463      	add	r3, ip
 8004110:	881b      	ldrh	r3, [r3, #0]
 8004112:	059b      	lsls	r3, r3, #22
 8004114:	0d9b      	lsrs	r3, r3, #22
 8004116:	62e3      	str	r3, [r4, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 8004118:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800411a:	18d3      	adds	r3, r2, r3
 800411c:	6263      	str	r3, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800411e:	2100      	movs	r1, #0
 8004120:	0020      	movs	r0, r4
 8004122:	f003 fee9 	bl	8007ef8 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004126:	7b23      	ldrb	r3, [r4, #12]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d100      	bne.n	800412e <PCD_EP_ISR_Handler+0x12a>
 800412c:	e76f      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
 800412e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004130:	2b00      	cmp	r3, #0
 8004132:	d000      	beq.n	8004136 <PCD_EP_ISR_Handler+0x132>
 8004134:	e76b      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004136:	7b23      	ldrb	r3, [r4, #12]
 8004138:	6821      	ldr	r1, [r4, #0]
 800413a:	2280      	movs	r2, #128	@ 0x80
 800413c:	4252      	negs	r2, r2
 800413e:	4313      	orrs	r3, r2
 8004140:	b2db      	uxtb	r3, r3
 8004142:	32cc      	adds	r2, #204	@ 0xcc
 8004144:	528b      	strh	r3, [r1, r2]
          hpcd->USB_Address = 0U;
 8004146:	2300      	movs	r3, #0
 8004148:	7323      	strb	r3, [r4, #12]
 800414a:	e760      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800414c:	2350      	movs	r3, #80	@ 0x50
 800414e:	5ac3      	ldrh	r3, [r0, r3]
 8004150:	22a8      	movs	r2, #168	@ 0xa8
 8004152:	0052      	lsls	r2, r2, #1
 8004154:	5ca2      	ldrb	r2, [r4, r2]
 8004156:	00d2      	lsls	r2, r2, #3
 8004158:	189b      	adds	r3, r3, r2
 800415a:	181b      	adds	r3, r3, r0
 800415c:	4a91      	ldr	r2, [pc, #580]	@ (80043a4 <PCD_EP_ISR_Handler+0x3a0>)
 800415e:	4694      	mov	ip, r2
 8004160:	4463      	add	r3, ip
 8004162:	881b      	ldrh	r3, [r3, #0]
 8004164:	059b      	lsls	r3, r3, #22
 8004166:	0d9b      	lsrs	r3, r3, #22
 8004168:	0022      	movs	r2, r4
 800416a:	3251      	adds	r2, #81	@ 0x51
 800416c:	32ff      	adds	r2, #255	@ 0xff
 800416e:	61d3      	str	r3, [r2, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004170:	21a6      	movs	r1, #166	@ 0xa6
 8004172:	0089      	lsls	r1, r1, #2
 8004174:	1861      	adds	r1, r4, r1
 8004176:	88d2      	ldrh	r2, [r2, #6]
 8004178:	f002 fe10 	bl	8006d9c <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800417c:	6822      	ldr	r2, [r4, #0]
 800417e:	8813      	ldrh	r3, [r2, #0]
 8004180:	4987      	ldr	r1, [pc, #540]	@ (80043a0 <PCD_EP_ISR_Handler+0x39c>)
 8004182:	400b      	ands	r3, r1
 8004184:	2180      	movs	r1, #128	@ 0x80
 8004186:	430b      	orrs	r3, r1
 8004188:	b29b      	uxth	r3, r3
 800418a:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 800418c:	0020      	movs	r0, r4
 800418e:	f003 fe99 	bl	8007ec4 <HAL_PCD_SetupStageCallback>
 8004192:	e73c      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004194:	2b3e      	cmp	r3, #62	@ 0x3e
 8004196:	d809      	bhi.n	80041ac <PCD_EP_ISR_Handler+0x1a8>
 8004198:	0859      	lsrs	r1, r3, #1
 800419a:	07db      	lsls	r3, r3, #31
 800419c:	d500      	bpl.n	80041a0 <PCD_EP_ISR_Handler+0x19c>
 800419e:	3101      	adds	r1, #1
 80041a0:	8813      	ldrh	r3, [r2, #0]
 80041a2:	0289      	lsls	r1, r1, #10
 80041a4:	b289      	uxth	r1, r1
 80041a6:	430b      	orrs	r3, r1
 80041a8:	8013      	strh	r3, [r2, #0]
 80041aa:	e794      	b.n	80040d6 <PCD_EP_ISR_Handler+0xd2>
 80041ac:	0959      	lsrs	r1, r3, #5
 80041ae:	06db      	lsls	r3, r3, #27
 80041b0:	d100      	bne.n	80041b4 <PCD_EP_ISR_Handler+0x1b0>
 80041b2:	3901      	subs	r1, #1
 80041b4:	8813      	ldrh	r3, [r2, #0]
 80041b6:	0289      	lsls	r1, r1, #10
 80041b8:	b289      	uxth	r1, r1
 80041ba:	4319      	orrs	r1, r3
 80041bc:	4b7a      	ldr	r3, [pc, #488]	@ (80043a8 <PCD_EP_ISR_Handler+0x3a4>)
 80041be:	430b      	orrs	r3, r1
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	8013      	strh	r3, [r2, #0]
 80041c4:	e787      	b.n	80040d6 <PCD_EP_ISR_Handler+0xd2>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80041c6:	00ae      	lsls	r6, r5, #2
 80041c8:	1980      	adds	r0, r0, r6
 80041ca:	8803      	ldrh	r3, [r0, #0]
 80041cc:	b29f      	uxth	r7, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80041ce:	b21b      	sxth	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	db46      	blt.n	8004262 <PCD_EP_ISR_Handler+0x25e>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80041d4:	063b      	lsls	r3, r7, #24
 80041d6:	d400      	bmi.n	80041da <PCD_EP_ISR_Handler+0x1d6>
 80041d8:	e719      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
        ep = &hpcd->IN_ep[epindex];
 80041da:	00ab      	lsls	r3, r5, #2
 80041dc:	1959      	adds	r1, r3, r5
 80041de:	00c9      	lsls	r1, r1, #3
 80041e0:	3110      	adds	r1, #16
 80041e2:	1861      	adds	r1, r4, r1
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80041e4:	6820      	ldr	r0, [r4, #0]
 80041e6:	1980      	adds	r0, r0, r6
 80041e8:	8806      	ldrh	r6, [r0, #0]
 80041ea:	4a72      	ldr	r2, [pc, #456]	@ (80043b4 <PCD_EP_ISR_Handler+0x3b0>)
 80041ec:	4016      	ands	r6, r2
 80041ee:	4a6e      	ldr	r2, [pc, #440]	@ (80043a8 <PCD_EP_ISR_Handler+0x3a4>)
 80041f0:	4332      	orrs	r2, r6
 80041f2:	b292      	uxth	r2, r2
 80041f4:	8002      	strh	r2, [r0, #0]
        if (ep->type == EP_TYPE_ISOC)
 80041f6:	195b      	adds	r3, r3, r5
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	18e3      	adds	r3, r4, r3
 80041fc:	7cdb      	ldrb	r3, [r3, #19]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d100      	bne.n	8004204 <PCD_EP_ISR_Handler+0x200>
 8004202:	e109      	b.n	8004418 <PCD_EP_ISR_Handler+0x414>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004204:	05fb      	lsls	r3, r7, #23
 8004206:	d500      	bpl.n	800420a <PCD_EP_ISR_Handler+0x206>
 8004208:	e19c      	b.n	8004544 <PCD_EP_ISR_Handler+0x540>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800420a:	6820      	ldr	r0, [r4, #0]
 800420c:	2350      	movs	r3, #80	@ 0x50
 800420e:	5ac3      	ldrh	r3, [r0, r3]
 8004210:	00aa      	lsls	r2, r5, #2
 8004212:	1952      	adds	r2, r2, r5
 8004214:	00d2      	lsls	r2, r2, #3
 8004216:	18a2      	adds	r2, r4, r2
 8004218:	7c16      	ldrb	r6, [r2, #16]
 800421a:	00f2      	lsls	r2, r6, #3
 800421c:	189b      	adds	r3, r3, r2
 800421e:	181b      	adds	r3, r3, r0
 8004220:	4a65      	ldr	r2, [pc, #404]	@ (80043b8 <PCD_EP_ISR_Handler+0x3b4>)
 8004222:	4694      	mov	ip, r2
 8004224:	4463      	add	r3, ip
 8004226:	881b      	ldrh	r3, [r3, #0]
 8004228:	059b      	lsls	r3, r3, #22
 800422a:	0d9b      	lsrs	r3, r3, #22
            if (ep->xfer_len > TxPctSize)
 800422c:	1c6f      	adds	r7, r5, #1
 800422e:	00ba      	lsls	r2, r7, #2
 8004230:	19d2      	adds	r2, r2, r7
 8004232:	00d2      	lsls	r2, r2, #3
 8004234:	5912      	ldr	r2, [r2, r4]
 8004236:	429a      	cmp	r2, r3
 8004238:	d800      	bhi.n	800423c <PCD_EP_ISR_Handler+0x238>
 800423a:	e167      	b.n	800450c <PCD_EP_ISR_Handler+0x508>
              ep->xfer_len -= TxPctSize;
 800423c:	46bc      	mov	ip, r7
 800423e:	00bf      	lsls	r7, r7, #2
 8004240:	4467      	add	r7, ip
 8004242:	00ff      	lsls	r7, r7, #3
 8004244:	1ad2      	subs	r2, r2, r3
 8004246:	513a      	str	r2, [r7, r4]
            if (ep->xfer_len == 0U)
 8004248:	1c6f      	adds	r7, r5, #1
 800424a:	00ba      	lsls	r2, r7, #2
 800424c:	19d2      	adds	r2, r2, r7
 800424e:	00d2      	lsls	r2, r2, #3
 8004250:	5912      	ldr	r2, [r2, r4]
 8004252:	2a00      	cmp	r2, #0
 8004254:	d000      	beq.n	8004258 <PCD_EP_ISR_Handler+0x254>
 8004256:	e160      	b.n	800451a <PCD_EP_ISR_Handler+0x516>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004258:	0031      	movs	r1, r6
 800425a:	0020      	movs	r0, r4
 800425c:	f003 fe4c 	bl	8007ef8 <HAL_PCD_DataInStageCallback>
 8004260:	e6d5      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004262:	8803      	ldrh	r3, [r0, #0]
 8004264:	4a4e      	ldr	r2, [pc, #312]	@ (80043a0 <PCD_EP_ISR_Handler+0x39c>)
 8004266:	4013      	ands	r3, r2
 8004268:	2280      	movs	r2, #128	@ 0x80
 800426a:	4313      	orrs	r3, r2
 800426c:	b29b      	uxth	r3, r3
 800426e:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004270:	1972      	adds	r2, r6, r5
 8004272:	00d2      	lsls	r2, r2, #3
 8004274:	3251      	adds	r2, #81	@ 0x51
 8004276:	32ff      	adds	r2, #255	@ 0xff
 8004278:	4690      	mov	r8, r2
 800427a:	44a0      	add	r8, r4
        if (ep->doublebuffer == 0U)
 800427c:	1973      	adds	r3, r6, r5
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	18e3      	adds	r3, r4, r3
 8004282:	335d      	adds	r3, #93	@ 0x5d
 8004284:	33ff      	adds	r3, #255	@ 0xff
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d14b      	bne.n	8004324 <PCD_EP_ISR_Handler+0x320>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800428c:	6820      	ldr	r0, [r4, #0]
 800428e:	3350      	adds	r3, #80	@ 0x50
 8004290:	5ac2      	ldrh	r2, [r0, r3]
 8004292:	1973      	adds	r3, r6, r5
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	18e3      	adds	r3, r4, r3
 8004298:	3351      	adds	r3, #81	@ 0x51
 800429a:	33ff      	adds	r3, #255	@ 0xff
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	18d3      	adds	r3, r2, r3
 80042a2:	181b      	adds	r3, r3, r0
 80042a4:	4a3f      	ldr	r2, [pc, #252]	@ (80043a4 <PCD_EP_ISR_Handler+0x3a0>)
 80042a6:	4694      	mov	ip, r2
 80042a8:	4463      	add	r3, ip
 80042aa:	881b      	ldrh	r3, [r3, #0]
 80042ac:	059b      	lsls	r3, r3, #22
 80042ae:	0d9a      	lsrs	r2, r3, #22
 80042b0:	4691      	mov	r9, r2
          if (count != 0U)
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d128      	bne.n	8004308 <PCD_EP_ISR_Handler+0x304>
        ep->xfer_count += count;
 80042b6:	00aa      	lsls	r2, r5, #2
 80042b8:	1952      	adds	r2, r2, r5
 80042ba:	00d2      	lsls	r2, r2, #3
 80042bc:	18a2      	adds	r2, r4, r2
 80042be:	0010      	movs	r0, r2
 80042c0:	306d      	adds	r0, #109	@ 0x6d
 80042c2:	30ff      	adds	r0, #255	@ 0xff
 80042c4:	6803      	ldr	r3, [r0, #0]
 80042c6:	4649      	mov	r1, r9
 80042c8:	444b      	add	r3, r9
 80042ca:	6003      	str	r3, [r0, #0]
        ep->xfer_buff += count;
 80042cc:	3808      	subs	r0, #8
 80042ce:	6803      	ldr	r3, [r0, #0]
 80042d0:	444b      	add	r3, r9
 80042d2:	6003      	str	r3, [r0, #0]
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80042d4:	3269      	adds	r2, #105	@ 0x69
 80042d6:	32ff      	adds	r2, #255	@ 0xff
 80042d8:	6813      	ldr	r3, [r2, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d009      	beq.n	80042f2 <PCD_EP_ISR_Handler+0x2ee>
 80042de:	00ab      	lsls	r3, r5, #2
 80042e0:	195b      	adds	r3, r3, r5
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	18e3      	adds	r3, r4, r3
 80042e6:	3361      	adds	r3, #97	@ 0x61
 80042e8:	33ff      	adds	r3, #255	@ 0xff
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4299      	cmp	r1, r3
 80042ee:	d300      	bcc.n	80042f2 <PCD_EP_ISR_Handler+0x2ee>
 80042f0:	e08d      	b.n	800440e <PCD_EP_ISR_Handler+0x40a>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80042f2:	00ab      	lsls	r3, r5, #2
 80042f4:	195b      	adds	r3, r3, r5
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	18e3      	adds	r3, r4, r3
 80042fa:	3351      	adds	r3, #81	@ 0x51
 80042fc:	33ff      	adds	r3, #255	@ 0xff
 80042fe:	7819      	ldrb	r1, [r3, #0]
 8004300:	0020      	movs	r0, r4
 8004302:	f003 fdea 	bl	8007eda <HAL_PCD_DataOutStageCallback>
 8004306:	e765      	b.n	80041d4 <PCD_EP_ISR_Handler+0x1d0>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004308:	1973      	adds	r3, r6, r5
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	18e3      	adds	r3, r4, r3
 800430e:	001a      	movs	r2, r3
 8004310:	3257      	adds	r2, #87	@ 0x57
 8004312:	32ff      	adds	r2, #255	@ 0xff
 8004314:	8812      	ldrh	r2, [r2, #0]
 8004316:	3365      	adds	r3, #101	@ 0x65
 8004318:	33ff      	adds	r3, #255	@ 0xff
 800431a:	6819      	ldr	r1, [r3, #0]
 800431c:	464b      	mov	r3, r9
 800431e:	f002 fd3d 	bl	8006d9c <USB_ReadPMA>
 8004322:	e7c8      	b.n	80042b6 <PCD_EP_ISR_Handler+0x2b2>
          if (ep->type == EP_TYPE_BULK)
 8004324:	00ab      	lsls	r3, r5, #2
 8004326:	195b      	adds	r3, r3, r5
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	18e3      	adds	r3, r4, r3
 800432c:	3354      	adds	r3, #84	@ 0x54
 800432e:	33ff      	adds	r3, #255	@ 0xff
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	2b02      	cmp	r3, #2
 8004334:	d046      	beq.n	80043c4 <PCD_EP_ISR_Handler+0x3c0>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004336:	6821      	ldr	r1, [r4, #0]
 8004338:	00ab      	lsls	r3, r5, #2
 800433a:	195b      	adds	r3, r3, r5
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	18e3      	adds	r3, r4, r3
 8004340:	3351      	adds	r3, #81	@ 0x51
 8004342:	33ff      	adds	r3, #255	@ 0xff
 8004344:	781a      	ldrb	r2, [r3, #0]
 8004346:	0092      	lsls	r2, r2, #2
 8004348:	1889      	adds	r1, r1, r2
 800434a:	8808      	ldrh	r0, [r1, #0]
 800434c:	4a1b      	ldr	r2, [pc, #108]	@ (80043bc <PCD_EP_ISR_Handler+0x3b8>)
 800434e:	4010      	ands	r0, r2
 8004350:	4a1b      	ldr	r2, [pc, #108]	@ (80043c0 <PCD_EP_ISR_Handler+0x3bc>)
 8004352:	4302      	orrs	r2, r0
 8004354:	b292      	uxth	r2, r2
 8004356:	800a      	strh	r2, [r1, #0]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004358:	6820      	ldr	r0, [r4, #0]
 800435a:	781a      	ldrb	r2, [r3, #0]
 800435c:	0093      	lsls	r3, r2, #2
 800435e:	18c3      	adds	r3, r0, r3
 8004360:	881b      	ldrh	r3, [r3, #0]
 8004362:	045b      	lsls	r3, r3, #17
 8004364:	d535      	bpl.n	80043d2 <PCD_EP_ISR_Handler+0x3ce>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004366:	2350      	movs	r3, #80	@ 0x50
 8004368:	5ac3      	ldrh	r3, [r0, r3]
 800436a:	00d2      	lsls	r2, r2, #3
 800436c:	189b      	adds	r3, r3, r2
 800436e:	181b      	adds	r3, r3, r0
 8004370:	4a11      	ldr	r2, [pc, #68]	@ (80043b8 <PCD_EP_ISR_Handler+0x3b4>)
 8004372:	4694      	mov	ip, r2
 8004374:	4463      	add	r3, ip
 8004376:	881b      	ldrh	r3, [r3, #0]
 8004378:	059b      	lsls	r3, r3, #22
 800437a:	0d9a      	lsrs	r2, r3, #22
 800437c:	4691      	mov	r9, r2
              if (count != 0U)
 800437e:	2b00      	cmp	r3, #0
 8004380:	d099      	beq.n	80042b6 <PCD_EP_ISR_Handler+0x2b2>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004382:	00ab      	lsls	r3, r5, #2
 8004384:	195b      	adds	r3, r3, r5
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	18e3      	adds	r3, r4, r3
 800438a:	001a      	movs	r2, r3
 800438c:	3259      	adds	r2, #89	@ 0x59
 800438e:	32ff      	adds	r2, #255	@ 0xff
 8004390:	8812      	ldrh	r2, [r2, #0]
 8004392:	3365      	adds	r3, #101	@ 0x65
 8004394:	33ff      	adds	r3, #255	@ 0xff
 8004396:	6819      	ldr	r1, [r3, #0]
 8004398:	464b      	mov	r3, r9
 800439a:	f002 fcff 	bl	8006d9c <USB_ReadPMA>
 800439e:	e78a      	b.n	80042b6 <PCD_EP_ISR_Handler+0x2b2>
 80043a0:	00000f8f 	.word	0x00000f8f
 80043a4:	00000406 	.word	0x00000406
 80043a8:	ffff8000 	.word	0xffff8000
 80043ac:	ffffbf8f 	.word	0xffffbf8f
 80043b0:	ffff8080 	.word	0xffff8080
 80043b4:	ffff8f0f 	.word	0xffff8f0f
 80043b8:	00000402 	.word	0x00000402
 80043bc:	ffff8f8f 	.word	0xffff8f8f
 80043c0:	ffff80c0 	.word	0xffff80c0
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80043c4:	003a      	movs	r2, r7
 80043c6:	4641      	mov	r1, r8
 80043c8:	0020      	movs	r0, r4
 80043ca:	f7ff fb2f 	bl	8003a2c <HAL_PCD_EP_DB_Receive>
 80043ce:	4681      	mov	r9, r0
 80043d0:	e771      	b.n	80042b6 <PCD_EP_ISR_Handler+0x2b2>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80043d2:	2350      	movs	r3, #80	@ 0x50
 80043d4:	5ac3      	ldrh	r3, [r0, r3]
 80043d6:	00d2      	lsls	r2, r2, #3
 80043d8:	189b      	adds	r3, r3, r2
 80043da:	181b      	adds	r3, r3, r0
 80043dc:	4a5e      	ldr	r2, [pc, #376]	@ (8004558 <PCD_EP_ISR_Handler+0x554>)
 80043de:	4694      	mov	ip, r2
 80043e0:	4463      	add	r3, ip
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	059b      	lsls	r3, r3, #22
 80043e6:	0d9a      	lsrs	r2, r3, #22
 80043e8:	4691      	mov	r9, r2
              if (count != 0U)
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d100      	bne.n	80043f0 <PCD_EP_ISR_Handler+0x3ec>
 80043ee:	e762      	b.n	80042b6 <PCD_EP_ISR_Handler+0x2b2>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80043f0:	00ab      	lsls	r3, r5, #2
 80043f2:	195b      	adds	r3, r3, r5
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	18e3      	adds	r3, r4, r3
 80043f8:	001a      	movs	r2, r3
 80043fa:	325b      	adds	r2, #91	@ 0x5b
 80043fc:	32ff      	adds	r2, #255	@ 0xff
 80043fe:	8812      	ldrh	r2, [r2, #0]
 8004400:	3365      	adds	r3, #101	@ 0x65
 8004402:	33ff      	adds	r3, #255	@ 0xff
 8004404:	6819      	ldr	r1, [r3, #0]
 8004406:	464b      	mov	r3, r9
 8004408:	f002 fcc8 	bl	8006d9c <USB_ReadPMA>
 800440c:	e753      	b.n	80042b6 <PCD_EP_ISR_Handler+0x2b2>
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800440e:	6820      	ldr	r0, [r4, #0]
 8004410:	4641      	mov	r1, r8
 8004412:	f002 f929 	bl	8006668 <USB_EPStartXfer>
 8004416:	e6dd      	b.n	80041d4 <PCD_EP_ISR_Handler+0x1d0>
          ep->xfer_len = 0U;
 8004418:	1c6a      	adds	r2, r5, #1
 800441a:	0093      	lsls	r3, r2, #2
 800441c:	189b      	adds	r3, r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	2200      	movs	r2, #0
 8004422:	511a      	str	r2, [r3, r4]
          if (ep->doublebuffer != 0U)
 8004424:	00ab      	lsls	r3, r5, #2
 8004426:	195b      	adds	r3, r3, r5
 8004428:	00db      	lsls	r3, r3, #3
 800442a:	18e3      	adds	r3, r4, r3
 800442c:	7f1b      	ldrb	r3, [r3, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d01f      	beq.n	8004472 <PCD_EP_ISR_Handler+0x46e>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004432:	067f      	lsls	r7, r7, #25
 8004434:	d539      	bpl.n	80044aa <PCD_EP_ISR_Handler+0x4a6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004436:	00ab      	lsls	r3, r5, #2
 8004438:	195b      	adds	r3, r3, r5
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	18e3      	adds	r3, r4, r3
 800443e:	7c5b      	ldrb	r3, [r3, #17]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d11f      	bne.n	8004484 <PCD_EP_ISR_Handler+0x480>
 8004444:	6823      	ldr	r3, [r4, #0]
 8004446:	3250      	adds	r2, #80	@ 0x50
 8004448:	5a9a      	ldrh	r2, [r3, r2]
 800444a:	189a      	adds	r2, r3, r2
 800444c:	00ab      	lsls	r3, r5, #2
 800444e:	195b      	adds	r3, r3, r5
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	18e3      	adds	r3, r4, r3
 8004454:	7c1b      	ldrb	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	189b      	adds	r3, r3, r2
 800445a:	4a40      	ldr	r2, [pc, #256]	@ (800455c <PCD_EP_ISR_Handler+0x558>)
 800445c:	4694      	mov	ip, r2
 800445e:	4463      	add	r3, ip
 8004460:	881a      	ldrh	r2, [r3, #0]
 8004462:	0592      	lsls	r2, r2, #22
 8004464:	0d92      	lsrs	r2, r2, #22
 8004466:	801a      	strh	r2, [r3, #0]
 8004468:	881a      	ldrh	r2, [r3, #0]
 800446a:	493d      	ldr	r1, [pc, #244]	@ (8004560 <PCD_EP_ISR_Handler+0x55c>)
 800446c:	430a      	orrs	r2, r1
 800446e:	b292      	uxth	r2, r2
 8004470:	801a      	strh	r2, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004472:	00ab      	lsls	r3, r5, #2
 8004474:	195b      	adds	r3, r3, r5
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	18e3      	adds	r3, r4, r3
 800447a:	7c19      	ldrb	r1, [r3, #16]
 800447c:	0020      	movs	r0, r4
 800447e:	f003 fd3b 	bl	8007ef8 <HAL_PCD_DataInStageCallback>
 8004482:	e5c4      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004484:	2b01      	cmp	r3, #1
 8004486:	d1f4      	bne.n	8004472 <PCD_EP_ISR_Handler+0x46e>
 8004488:	6823      	ldr	r3, [r4, #0]
 800448a:	2250      	movs	r2, #80	@ 0x50
 800448c:	5a9a      	ldrh	r2, [r3, r2]
 800448e:	189a      	adds	r2, r3, r2
 8004490:	00ab      	lsls	r3, r5, #2
 8004492:	195b      	adds	r3, r3, r5
 8004494:	00db      	lsls	r3, r3, #3
 8004496:	18e3      	adds	r3, r4, r3
 8004498:	7c1b      	ldrb	r3, [r3, #16]
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	189b      	adds	r3, r3, r2
 800449e:	4a2f      	ldr	r2, [pc, #188]	@ (800455c <PCD_EP_ISR_Handler+0x558>)
 80044a0:	4694      	mov	ip, r2
 80044a2:	4463      	add	r3, ip
 80044a4:	2200      	movs	r2, #0
 80044a6:	801a      	strh	r2, [r3, #0]
 80044a8:	e7e3      	b.n	8004472 <PCD_EP_ISR_Handler+0x46e>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80044aa:	6822      	ldr	r2, [r4, #0]
 80044ac:	00ab      	lsls	r3, r5, #2
 80044ae:	195b      	adds	r3, r3, r5
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	18e3      	adds	r3, r4, r3
 80044b4:	7c5b      	ldrb	r3, [r3, #17]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d116      	bne.n	80044e8 <PCD_EP_ISR_Handler+0x4e4>
 80044ba:	3350      	adds	r3, #80	@ 0x50
 80044bc:	5ad3      	ldrh	r3, [r2, r3]
 80044be:	18d2      	adds	r2, r2, r3
 80044c0:	00ab      	lsls	r3, r5, #2
 80044c2:	195b      	adds	r3, r3, r5
 80044c4:	00db      	lsls	r3, r3, #3
 80044c6:	18e3      	adds	r3, r4, r3
 80044c8:	7c1b      	ldrb	r3, [r3, #16]
 80044ca:	00db      	lsls	r3, r3, #3
 80044cc:	189b      	adds	r3, r3, r2
 80044ce:	4a22      	ldr	r2, [pc, #136]	@ (8004558 <PCD_EP_ISR_Handler+0x554>)
 80044d0:	4694      	mov	ip, r2
 80044d2:	4463      	add	r3, ip
 80044d4:	881a      	ldrh	r2, [r3, #0]
 80044d6:	0592      	lsls	r2, r2, #22
 80044d8:	0d92      	lsrs	r2, r2, #22
 80044da:	801a      	strh	r2, [r3, #0]
 80044dc:	881a      	ldrh	r2, [r3, #0]
 80044de:	4920      	ldr	r1, [pc, #128]	@ (8004560 <PCD_EP_ISR_Handler+0x55c>)
 80044e0:	430a      	orrs	r2, r1
 80044e2:	b292      	uxth	r2, r2
 80044e4:	801a      	strh	r2, [r3, #0]
 80044e6:	e7c4      	b.n	8004472 <PCD_EP_ISR_Handler+0x46e>
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d1c2      	bne.n	8004472 <PCD_EP_ISR_Handler+0x46e>
 80044ec:	334f      	adds	r3, #79	@ 0x4f
 80044ee:	5ad3      	ldrh	r3, [r2, r3]
 80044f0:	18d2      	adds	r2, r2, r3
 80044f2:	00ab      	lsls	r3, r5, #2
 80044f4:	195b      	adds	r3, r3, r5
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	18e3      	adds	r3, r4, r3
 80044fa:	7c1b      	ldrb	r3, [r3, #16]
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	189b      	adds	r3, r3, r2
 8004500:	4a15      	ldr	r2, [pc, #84]	@ (8004558 <PCD_EP_ISR_Handler+0x554>)
 8004502:	4694      	mov	ip, r2
 8004504:	4463      	add	r3, ip
 8004506:	2200      	movs	r2, #0
 8004508:	801a      	strh	r2, [r3, #0]
 800450a:	e7b2      	b.n	8004472 <PCD_EP_ISR_Handler+0x46e>
              ep->xfer_len = 0U;
 800450c:	1c6f      	adds	r7, r5, #1
 800450e:	00ba      	lsls	r2, r7, #2
 8004510:	19d2      	adds	r2, r2, r7
 8004512:	00d2      	lsls	r2, r2, #3
 8004514:	2700      	movs	r7, #0
 8004516:	5117      	str	r7, [r2, r4]
 8004518:	e696      	b.n	8004248 <PCD_EP_ISR_Handler+0x244>
              ep->xfer_buff += TxPctSize;
 800451a:	00aa      	lsls	r2, r5, #2
 800451c:	1952      	adds	r2, r2, r5
 800451e:	00d2      	lsls	r2, r2, #3
 8004520:	18a2      	adds	r2, r4, r2
 8004522:	6a56      	ldr	r6, [r2, #36]	@ 0x24
 8004524:	18f6      	adds	r6, r6, r3
 8004526:	6256      	str	r6, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8004528:	3501      	adds	r5, #1
 800452a:	00aa      	lsls	r2, r5, #2
 800452c:	1956      	adds	r6, r2, r5
 800452e:	00f6      	lsls	r6, r6, #3
 8004530:	19a6      	adds	r6, r4, r6
 8004532:	6876      	ldr	r6, [r6, #4]
 8004534:	1952      	adds	r2, r2, r5
 8004536:	00d2      	lsls	r2, r2, #3
 8004538:	18a2      	adds	r2, r4, r2
 800453a:	199b      	adds	r3, r3, r6
 800453c:	6053      	str	r3, [r2, #4]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800453e:	f002 f893 	bl	8006668 <USB_EPStartXfer>
 8004542:	e564      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004544:	003a      	movs	r2, r7
 8004546:	0020      	movs	r0, r4
 8004548:	f7ff fb70 	bl	8003c2c <HAL_PCD_EP_DB_Transmit>
 800454c:	e55f      	b.n	800400e <PCD_EP_ISR_Handler+0xa>
}
 800454e:	2000      	movs	r0, #0
 8004550:	bcc0      	pop	{r6, r7}
 8004552:	46b9      	mov	r9, r7
 8004554:	46b0      	mov	r8, r6
 8004556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004558:	00000406 	.word	0x00000406
 800455c:	00000402 	.word	0x00000402
 8004560:	ffff8000 	.word	0xffff8000

08004564 <HAL_PCD_SetAddress>:
{
 8004564:	b570      	push	{r4, r5, r6, lr}
 8004566:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8004568:	23a4      	movs	r3, #164	@ 0xa4
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	5cc3      	ldrb	r3, [r0, r3]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d00b      	beq.n	800458a <HAL_PCD_SetAddress+0x26>
 8004572:	25a4      	movs	r5, #164	@ 0xa4
 8004574:	00ad      	lsls	r5, r5, #2
 8004576:	2301      	movs	r3, #1
 8004578:	5543      	strb	r3, [r0, r5]
  hpcd->USB_Address = address;
 800457a:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800457c:	6800      	ldr	r0, [r0, #0]
 800457e:	f002 f849 	bl	8006614 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004582:	2300      	movs	r3, #0
 8004584:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004586:	2000      	movs	r0, #0
}
 8004588:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 800458a:	2002      	movs	r0, #2
 800458c:	e7fc      	b.n	8004588 <HAL_PCD_SetAddress+0x24>
	...

08004590 <HAL_PCD_IRQHandler>:
{
 8004590:	b570      	push	{r4, r5, r6, lr}
 8004592:	0004      	movs	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8004594:	6800      	ldr	r0, [r0, #0]
 8004596:	f002 f84f 	bl	8006638 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800459a:	0403      	lsls	r3, r0, #16
 800459c:	d418      	bmi.n	80045d0 <HAL_PCD_IRQHandler+0x40>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800459e:	0543      	lsls	r3, r0, #21
 80045a0:	d41a      	bmi.n	80045d8 <HAL_PCD_IRQHandler+0x48>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80045a2:	0443      	lsls	r3, r0, #17
 80045a4:	d426      	bmi.n	80045f4 <HAL_PCD_IRQHandler+0x64>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80045a6:	0483      	lsls	r3, r0, #18
 80045a8:	d42b      	bmi.n	8004602 <HAL_PCD_IRQHandler+0x72>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80045aa:	04c3      	lsls	r3, r0, #19
 80045ac:	d430      	bmi.n	8004610 <HAL_PCD_IRQHandler+0x80>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80045ae:	0503      	lsls	r3, r0, #20
 80045b0:	d451      	bmi.n	8004656 <HAL_PCD_IRQHandler+0xc6>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80045b2:	0603      	lsls	r3, r0, #24
 80045b4:	d500      	bpl.n	80045b8 <HAL_PCD_IRQHandler+0x28>
 80045b6:	e065      	b.n	8004684 <HAL_PCD_IRQHandler+0xf4>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80045b8:	0583      	lsls	r3, r0, #22
 80045ba:	d500      	bpl.n	80045be <HAL_PCD_IRQHandler+0x2e>
 80045bc:	e090      	b.n	80046e0 <HAL_PCD_IRQHandler+0x150>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80045be:	05c0      	lsls	r0, r0, #23
 80045c0:	d51e      	bpl.n	8004600 <HAL_PCD_IRQHandler+0x70>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80045c2:	6821      	ldr	r1, [r4, #0]
 80045c4:	2244      	movs	r2, #68	@ 0x44
 80045c6:	5a8b      	ldrh	r3, [r1, r2]
 80045c8:	484a      	ldr	r0, [pc, #296]	@ (80046f4 <HAL_PCD_IRQHandler+0x164>)
 80045ca:	4003      	ands	r3, r0
 80045cc:	528b      	strh	r3, [r1, r2]
    return;
 80045ce:	e017      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
    (void)PCD_EP_ISR_Handler(hpcd);
 80045d0:	0020      	movs	r0, r4
 80045d2:	f7ff fd17 	bl	8004004 <PCD_EP_ISR_Handler>
    return;
 80045d6:	e013      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80045d8:	6821      	ldr	r1, [r4, #0]
 80045da:	2244      	movs	r2, #68	@ 0x44
 80045dc:	5a8b      	ldrh	r3, [r1, r2]
 80045de:	4846      	ldr	r0, [pc, #280]	@ (80046f8 <HAL_PCD_IRQHandler+0x168>)
 80045e0:	4003      	ands	r3, r0
 80045e2:	528b      	strh	r3, [r1, r2]
    HAL_PCD_ResetCallback(hpcd);
 80045e4:	0020      	movs	r0, r4
 80045e6:	f003 fc9b 	bl	8007f20 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80045ea:	2100      	movs	r1, #0
 80045ec:	0020      	movs	r0, r4
 80045ee:	f7ff ffb9 	bl	8004564 <HAL_PCD_SetAddress>
    return;
 80045f2:	e005      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80045f4:	6821      	ldr	r1, [r4, #0]
 80045f6:	2244      	movs	r2, #68	@ 0x44
 80045f8:	5a8b      	ldrh	r3, [r1, r2]
 80045fa:	4840      	ldr	r0, [pc, #256]	@ (80046fc <HAL_PCD_IRQHandler+0x16c>)
 80045fc:	4003      	ands	r3, r0
 80045fe:	528b      	strh	r3, [r1, r2]
}
 8004600:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004602:	6821      	ldr	r1, [r4, #0]
 8004604:	2244      	movs	r2, #68	@ 0x44
 8004606:	5a8b      	ldrh	r3, [r1, r2]
 8004608:	483d      	ldr	r0, [pc, #244]	@ (8004700 <HAL_PCD_IRQHandler+0x170>)
 800460a:	4003      	ands	r3, r0
 800460c:	528b      	strh	r3, [r1, r2]
    return;
 800460e:	e7f7      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004610:	6821      	ldr	r1, [r4, #0]
 8004612:	2340      	movs	r3, #64	@ 0x40
 8004614:	5aca      	ldrh	r2, [r1, r3]
 8004616:	2004      	movs	r0, #4
 8004618:	4382      	bics	r2, r0
 800461a:	52ca      	strh	r2, [r1, r3]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800461c:	6821      	ldr	r1, [r4, #0]
 800461e:	5aca      	ldrh	r2, [r1, r3]
 8004620:	3004      	adds	r0, #4
 8004622:	4382      	bics	r2, r0
 8004624:	52ca      	strh	r2, [r1, r3]
    if (hpcd->LPM_State == LPM_L1)
 8004626:	23b2      	movs	r3, #178	@ 0xb2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	5ce3      	ldrb	r3, [r4, r3]
 800462c:	2b01      	cmp	r3, #1
 800462e:	d009      	beq.n	8004644 <HAL_PCD_IRQHandler+0xb4>
    HAL_PCD_ResumeCallback(hpcd);
 8004630:	0020      	movs	r0, r4
 8004632:	f003 fc99 	bl	8007f68 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004636:	6821      	ldr	r1, [r4, #0]
 8004638:	2244      	movs	r2, #68	@ 0x44
 800463a:	5a8b      	ldrh	r3, [r1, r2]
 800463c:	4831      	ldr	r0, [pc, #196]	@ (8004704 <HAL_PCD_IRQHandler+0x174>)
 800463e:	4003      	ands	r3, r0
 8004640:	528b      	strh	r3, [r1, r2]
    return;
 8004642:	e7dd      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
      hpcd->LPM_State = LPM_L0;
 8004644:	23b2      	movs	r3, #178	@ 0xb2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	2200      	movs	r2, #0
 800464a:	54e2      	strb	r2, [r4, r3]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800464c:	2100      	movs	r1, #0
 800464e:	0020      	movs	r0, r4
 8004650:	f000 f9e1 	bl	8004a16 <HAL_PCDEx_LPM_Callback>
 8004654:	e7ec      	b.n	8004630 <HAL_PCD_IRQHandler+0xa0>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004656:	6821      	ldr	r1, [r4, #0]
 8004658:	2240      	movs	r2, #64	@ 0x40
 800465a:	5a8b      	ldrh	r3, [r1, r2]
 800465c:	2008      	movs	r0, #8
 800465e:	4303      	orrs	r3, r0
 8004660:	b29b      	uxth	r3, r3
 8004662:	528b      	strh	r3, [r1, r2]
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004664:	6820      	ldr	r0, [r4, #0]
 8004666:	2144      	movs	r1, #68	@ 0x44
 8004668:	5a43      	ldrh	r3, [r0, r1]
 800466a:	4d27      	ldr	r5, [pc, #156]	@ (8004708 <HAL_PCD_IRQHandler+0x178>)
 800466c:	402b      	ands	r3, r5
 800466e:	5243      	strh	r3, [r0, r1]
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004670:	6821      	ldr	r1, [r4, #0]
 8004672:	5a8b      	ldrh	r3, [r1, r2]
 8004674:	2004      	movs	r0, #4
 8004676:	4303      	orrs	r3, r0
 8004678:	b29b      	uxth	r3, r3
 800467a:	528b      	strh	r3, [r1, r2]
    HAL_PCD_SuspendCallback(hpcd);
 800467c:	0020      	movs	r0, r4
 800467e:	f003 fc61 	bl	8007f44 <HAL_PCD_SuspendCallback>
    return;
 8004682:	e7bd      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004684:	6821      	ldr	r1, [r4, #0]
 8004686:	2244      	movs	r2, #68	@ 0x44
 8004688:	5a8b      	ldrh	r3, [r1, r2]
 800468a:	2080      	movs	r0, #128	@ 0x80
 800468c:	4383      	bics	r3, r0
 800468e:	528b      	strh	r3, [r1, r2]
    if (hpcd->LPM_State == LPM_L0)
 8004690:	23b2      	movs	r3, #178	@ 0xb2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	5ce3      	ldrb	r3, [r4, r3]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d11e      	bne.n	80046d8 <HAL_PCD_IRQHandler+0x148>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800469a:	6821      	ldr	r1, [r4, #0]
 800469c:	3a04      	subs	r2, #4
 800469e:	5a8b      	ldrh	r3, [r1, r2]
 80046a0:	2004      	movs	r0, #4
 80046a2:	4303      	orrs	r3, r0
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	528b      	strh	r3, [r1, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80046a8:	6821      	ldr	r1, [r4, #0]
 80046aa:	5a8b      	ldrh	r3, [r1, r2]
 80046ac:	2008      	movs	r0, #8
 80046ae:	4303      	orrs	r3, r0
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	528b      	strh	r3, [r1, r2]
      hpcd->LPM_State = LPM_L1;
 80046b4:	23b2      	movs	r3, #178	@ 0xb2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	3a3f      	subs	r2, #63	@ 0x3f
 80046ba:	54e2      	strb	r2, [r4, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80046bc:	6822      	ldr	r2, [r4, #0]
 80046be:	2354      	movs	r3, #84	@ 0x54
 80046c0:	5ad2      	ldrh	r2, [r2, r3]
 80046c2:	0892      	lsrs	r2, r2, #2
 80046c4:	3b18      	subs	r3, #24
 80046c6:	4013      	ands	r3, r2
 80046c8:	22b3      	movs	r2, #179	@ 0xb3
 80046ca:	0092      	lsls	r2, r2, #2
 80046cc:	50a3      	str	r3, [r4, r2]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80046ce:	2101      	movs	r1, #1
 80046d0:	0020      	movs	r0, r4
 80046d2:	f000 f9a0 	bl	8004a16 <HAL_PCDEx_LPM_Callback>
 80046d6:	e793      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
      HAL_PCD_SuspendCallback(hpcd);
 80046d8:	0020      	movs	r0, r4
 80046da:	f003 fc33 	bl	8007f44 <HAL_PCD_SuspendCallback>
    return;
 80046de:	e78f      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80046e0:	6821      	ldr	r1, [r4, #0]
 80046e2:	2244      	movs	r2, #68	@ 0x44
 80046e4:	5a8b      	ldrh	r3, [r1, r2]
 80046e6:	4809      	ldr	r0, [pc, #36]	@ (800470c <HAL_PCD_IRQHandler+0x17c>)
 80046e8:	4003      	ands	r3, r0
 80046ea:	528b      	strh	r3, [r1, r2]
    HAL_PCD_SOFCallback(hpcd);
 80046ec:	0020      	movs	r0, r4
 80046ee:	f003 fc10 	bl	8007f12 <HAL_PCD_SOFCallback>
    return;
 80046f2:	e785      	b.n	8004600 <HAL_PCD_IRQHandler+0x70>
 80046f4:	fffffeff 	.word	0xfffffeff
 80046f8:	fffffbff 	.word	0xfffffbff
 80046fc:	ffffbfff 	.word	0xffffbfff
 8004700:	ffffdfff 	.word	0xffffdfff
 8004704:	ffffefff 	.word	0xffffefff
 8004708:	fffff7ff 	.word	0xfffff7ff
 800470c:	fffffdff 	.word	0xfffffdff

08004710 <HAL_PCD_EP_Open>:
{
 8004710:	b570      	push	{r4, r5, r6, lr}
 8004712:	0004      	movs	r4, r0
 8004714:	000d      	movs	r5, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004716:	b249      	sxtb	r1, r1
 8004718:	2900      	cmp	r1, #0
 800471a:	db25      	blt.n	8004768 <HAL_PCD_EP_Open+0x58>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800471c:	2607      	movs	r6, #7
 800471e:	402e      	ands	r6, r5
 8004720:	00b0      	lsls	r0, r6, #2
 8004722:	1981      	adds	r1, r0, r6
 8004724:	00c9      	lsls	r1, r1, #3
 8004726:	3151      	adds	r1, #81	@ 0x51
 8004728:	31ff      	adds	r1, #255	@ 0xff
 800472a:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 800472c:	1980      	adds	r0, r0, r6
 800472e:	00c0      	lsls	r0, r0, #3
 8004730:	1820      	adds	r0, r4, r0
 8004732:	3052      	adds	r0, #82	@ 0x52
 8004734:	30ff      	adds	r0, #255	@ 0xff
 8004736:	2600      	movs	r6, #0
 8004738:	7006      	strb	r6, [r0, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 800473a:	2007      	movs	r0, #7
 800473c:	4028      	ands	r0, r5
 800473e:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = ep_mps;
 8004740:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8004742:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 8004744:	2b02      	cmp	r3, #2
 8004746:	d01c      	beq.n	8004782 <HAL_PCD_EP_Open+0x72>
  __HAL_LOCK(hpcd);
 8004748:	23a4      	movs	r3, #164	@ 0xa4
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	5ce3      	ldrb	r3, [r4, r3]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d01a      	beq.n	8004788 <HAL_PCD_EP_Open+0x78>
 8004752:	25a4      	movs	r5, #164	@ 0xa4
 8004754:	00ad      	lsls	r5, r5, #2
 8004756:	2301      	movs	r3, #1
 8004758:	5563      	strb	r3, [r4, r5]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800475a:	6820      	ldr	r0, [r4, #0]
 800475c:	f001 fc9c 	bl	8006098 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004760:	2300      	movs	r3, #0
 8004762:	5563      	strb	r3, [r4, r5]
  return ret;
 8004764:	2000      	movs	r0, #0
}
 8004766:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004768:	2607      	movs	r6, #7
 800476a:	402e      	ands	r6, r5
 800476c:	00b0      	lsls	r0, r6, #2
 800476e:	1981      	adds	r1, r0, r6
 8004770:	00c9      	lsls	r1, r1, #3
 8004772:	3110      	adds	r1, #16
 8004774:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004776:	1980      	adds	r0, r0, r6
 8004778:	00c0      	lsls	r0, r0, #3
 800477a:	1820      	adds	r0, r4, r0
 800477c:	2601      	movs	r6, #1
 800477e:	7446      	strb	r6, [r0, #17]
 8004780:	e7db      	b.n	800473a <HAL_PCD_EP_Open+0x2a>
    ep->data_pid_start = 0U;
 8004782:	2300      	movs	r3, #0
 8004784:	710b      	strb	r3, [r1, #4]
 8004786:	e7df      	b.n	8004748 <HAL_PCD_EP_Open+0x38>
  __HAL_LOCK(hpcd);
 8004788:	2002      	movs	r0, #2
 800478a:	e7ec      	b.n	8004766 <HAL_PCD_EP_Open+0x56>

0800478c <HAL_PCD_EP_Close>:
{
 800478c:	b570      	push	{r4, r5, r6, lr}
 800478e:	0004      	movs	r4, r0
 8004790:	000a      	movs	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004792:	b24b      	sxtb	r3, r1
 8004794:	2b00      	cmp	r3, #0
 8004796:	db21      	blt.n	80047dc <HAL_PCD_EP_Close+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004798:	2007      	movs	r0, #7
 800479a:	4008      	ands	r0, r1
 800479c:	0083      	lsls	r3, r0, #2
 800479e:	1819      	adds	r1, r3, r0
 80047a0:	00c9      	lsls	r1, r1, #3
 80047a2:	3151      	adds	r1, #81	@ 0x51
 80047a4:	31ff      	adds	r1, #255	@ 0xff
 80047a6:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 80047a8:	181b      	adds	r3, r3, r0
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	18e3      	adds	r3, r4, r3
 80047ae:	3352      	adds	r3, #82	@ 0x52
 80047b0:	33ff      	adds	r3, #255	@ 0xff
 80047b2:	2000      	movs	r0, #0
 80047b4:	7018      	strb	r0, [r3, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047b6:	2307      	movs	r3, #7
 80047b8:	4013      	ands	r3, r2
 80047ba:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80047bc:	23a4      	movs	r3, #164	@ 0xa4
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	5ce3      	ldrb	r3, [r4, r3]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d017      	beq.n	80047f6 <HAL_PCD_EP_Close+0x6a>
 80047c6:	25a4      	movs	r5, #164	@ 0xa4
 80047c8:	00ad      	lsls	r5, r5, #2
 80047ca:	2301      	movs	r3, #1
 80047cc:	5563      	strb	r3, [r4, r5]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80047ce:	6820      	ldr	r0, [r4, #0]
 80047d0:	f001 fdf4 	bl	80063bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80047d4:	2300      	movs	r3, #0
 80047d6:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80047d8:	2000      	movs	r0, #0
}
 80047da:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047dc:	2007      	movs	r0, #7
 80047de:	4008      	ands	r0, r1
 80047e0:	0083      	lsls	r3, r0, #2
 80047e2:	1819      	adds	r1, r3, r0
 80047e4:	00c9      	lsls	r1, r1, #3
 80047e6:	3110      	adds	r1, #16
 80047e8:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 80047ea:	181b      	adds	r3, r3, r0
 80047ec:	00db      	lsls	r3, r3, #3
 80047ee:	18e3      	adds	r3, r4, r3
 80047f0:	2001      	movs	r0, #1
 80047f2:	7458      	strb	r0, [r3, #17]
 80047f4:	e7df      	b.n	80047b6 <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 80047f6:	2002      	movs	r0, #2
 80047f8:	e7ef      	b.n	80047da <HAL_PCD_EP_Close+0x4e>

080047fa <HAL_PCD_EP_Receive>:
{
 80047fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047fc:	2607      	movs	r6, #7
 80047fe:	400e      	ands	r6, r1
 8004800:	00b4      	lsls	r4, r6, #2
 8004802:	19a1      	adds	r1, r4, r6
 8004804:	00c9      	lsls	r1, r1, #3
 8004806:	3151      	adds	r1, #81	@ 0x51
 8004808:	31ff      	adds	r1, #255	@ 0xff
 800480a:	1841      	adds	r1, r0, r1
  ep->xfer_buff = pBuf;
 800480c:	19a5      	adds	r5, r4, r6
 800480e:	00ed      	lsls	r5, r5, #3
 8004810:	1945      	adds	r5, r0, r5
 8004812:	002f      	movs	r7, r5
 8004814:	3765      	adds	r7, #101	@ 0x65
 8004816:	37ff      	adds	r7, #255	@ 0xff
 8004818:	603a      	str	r2, [r7, #0]
  ep->xfer_len = len;
 800481a:	002a      	movs	r2, r5
 800481c:	3269      	adds	r2, #105	@ 0x69
 800481e:	32ff      	adds	r2, #255	@ 0xff
 8004820:	6013      	str	r3, [r2, #0]
  ep->xfer_count = 0U;
 8004822:	3204      	adds	r2, #4
 8004824:	2300      	movs	r3, #0
 8004826:	6013      	str	r3, [r2, #0]
  ep->is_in = 0U;
 8004828:	3552      	adds	r5, #82	@ 0x52
 800482a:	35ff      	adds	r5, #255	@ 0xff
 800482c:	702b      	strb	r3, [r5, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 800482e:	19a4      	adds	r4, r4, r6
 8004830:	00e4      	lsls	r4, r4, #3
 8004832:	1904      	adds	r4, r0, r4
 8004834:	3451      	adds	r4, #81	@ 0x51
 8004836:	34ff      	adds	r4, #255	@ 0xff
 8004838:	7026      	strb	r6, [r4, #0]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800483a:	6800      	ldr	r0, [r0, #0]
 800483c:	f001 ff14 	bl	8006668 <USB_EPStartXfer>
}
 8004840:	2000      	movs	r0, #0
 8004842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004844 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004844:	2307      	movs	r3, #7
 8004846:	400b      	ands	r3, r1
 8004848:	0099      	lsls	r1, r3, #2
 800484a:	18c9      	adds	r1, r1, r3
 800484c:	00c9      	lsls	r1, r1, #3
 800484e:	1840      	adds	r0, r0, r1
 8004850:	306d      	adds	r0, #109	@ 0x6d
 8004852:	30ff      	adds	r0, #255	@ 0xff
 8004854:	6800      	ldr	r0, [r0, #0]
}
 8004856:	4770      	bx	lr

08004858 <HAL_PCD_EP_Transmit>:
{
 8004858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800485a:	46d6      	mov	lr, sl
 800485c:	464f      	mov	r7, r9
 800485e:	4646      	mov	r6, r8
 8004860:	b5c0      	push	{r6, r7, lr}
 8004862:	4699      	mov	r9, r3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004864:	2507      	movs	r5, #7
 8004866:	400d      	ands	r5, r1
 8004868:	00ac      	lsls	r4, r5, #2
 800486a:	1961      	adds	r1, r4, r5
 800486c:	00c9      	lsls	r1, r1, #3
 800486e:	3110      	adds	r1, #16
 8004870:	468a      	mov	sl, r1
 8004872:	4482      	add	sl, r0
  ep->xfer_buff = pBuf;
 8004874:	1966      	adds	r6, r4, r5
 8004876:	00f6      	lsls	r6, r6, #3
 8004878:	1986      	adds	r6, r0, r6
 800487a:	6272      	str	r2, [r6, #36]	@ 0x24
  ep->xfer_len = len;
 800487c:	1c6f      	adds	r7, r5, #1
 800487e:	00ba      	lsls	r2, r7, #2
 8004880:	19d1      	adds	r1, r2, r7
 8004882:	00c9      	lsls	r1, r1, #3
 8004884:	500b      	str	r3, [r1, r0]
  ep->xfer_fill_db = 1U;
 8004886:	2134      	movs	r1, #52	@ 0x34
 8004888:	4688      	mov	r8, r1
 800488a:	44b0      	add	r8, r6
 800488c:	3933      	subs	r1, #51	@ 0x33
 800488e:	468c      	mov	ip, r1
 8004890:	4641      	mov	r1, r8
 8004892:	4663      	mov	r3, ip
 8004894:	700b      	strb	r3, [r1, #0]
  ep->xfer_len_db = len;
 8004896:	464b      	mov	r3, r9
 8004898:	6333      	str	r3, [r6, #48]	@ 0x30
  ep->xfer_count = 0U;
 800489a:	19d2      	adds	r2, r2, r7
 800489c:	00d2      	lsls	r2, r2, #3
 800489e:	1882      	adds	r2, r0, r2
 80048a0:	2300      	movs	r3, #0
 80048a2:	6053      	str	r3, [r2, #4]
  ep->is_in = 1U;
 80048a4:	4663      	mov	r3, ip
 80048a6:	7473      	strb	r3, [r6, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048a8:	7435      	strb	r5, [r6, #16]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80048aa:	6800      	ldr	r0, [r0, #0]
 80048ac:	4651      	mov	r1, sl
 80048ae:	f001 fedb 	bl	8006668 <USB_EPStartXfer>
}
 80048b2:	2000      	movs	r0, #0
 80048b4:	bce0      	pop	{r5, r6, r7}
 80048b6:	46ba      	mov	sl, r7
 80048b8:	46b1      	mov	r9, r6
 80048ba:	46a8      	mov	r8, r5
 80048bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048be <HAL_PCD_EP_SetStall>:
{
 80048be:	b570      	push	{r4, r5, r6, lr}
 80048c0:	0004      	movs	r4, r0
 80048c2:	000b      	movs	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80048c4:	2207      	movs	r2, #7
 80048c6:	400a      	ands	r2, r1
 80048c8:	7901      	ldrb	r1, [r0, #4]
 80048ca:	4291      	cmp	r1, r2
 80048cc:	d32d      	bcc.n	800492a <HAL_PCD_EP_SetStall+0x6c>
  if ((0x80U & ep_addr) == 0x80U)
 80048ce:	b259      	sxtb	r1, r3
 80048d0:	2900      	cmp	r1, #0
 80048d2:	db1f      	blt.n	8004914 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 80048d4:	0098      	lsls	r0, r3, #2
 80048d6:	18c1      	adds	r1, r0, r3
 80048d8:	00c9      	lsls	r1, r1, #3
 80048da:	3151      	adds	r1, #81	@ 0x51
 80048dc:	31ff      	adds	r1, #255	@ 0xff
 80048de:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 80048e0:	18c0      	adds	r0, r0, r3
 80048e2:	00c0      	lsls	r0, r0, #3
 80048e4:	1820      	adds	r0, r4, r0
 80048e6:	3052      	adds	r0, #82	@ 0x52
 80048e8:	30ff      	adds	r0, #255	@ 0xff
 80048ea:	2300      	movs	r3, #0
 80048ec:	7003      	strb	r3, [r0, #0]
  ep->is_stall = 1U;
 80048ee:	2301      	movs	r3, #1
 80048f0:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048f2:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80048f4:	23a4      	movs	r3, #164	@ 0xa4
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	5ce3      	ldrb	r3, [r4, r3]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d017      	beq.n	800492e <HAL_PCD_EP_SetStall+0x70>
 80048fe:	25a4      	movs	r5, #164	@ 0xa4
 8004900:	00ad      	lsls	r5, r5, #2
 8004902:	2301      	movs	r3, #1
 8004904:	5563      	strb	r3, [r4, r5]
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004906:	6820      	ldr	r0, [r4, #0]
 8004908:	f001 fe10 	bl	800652c <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 800490c:	2300      	movs	r3, #0
 800490e:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004910:	2000      	movs	r0, #0
}
 8004912:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004914:	0093      	lsls	r3, r2, #2
 8004916:	1899      	adds	r1, r3, r2
 8004918:	00c9      	lsls	r1, r1, #3
 800491a:	3110      	adds	r1, #16
 800491c:	1841      	adds	r1, r0, r1
    ep->is_in = 1U;
 800491e:	189b      	adds	r3, r3, r2
 8004920:	00db      	lsls	r3, r3, #3
 8004922:	18c3      	adds	r3, r0, r3
 8004924:	2001      	movs	r0, #1
 8004926:	7458      	strb	r0, [r3, #17]
 8004928:	e7e1      	b.n	80048ee <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 800492a:	2001      	movs	r0, #1
 800492c:	e7f1      	b.n	8004912 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 800492e:	2002      	movs	r0, #2
 8004930:	e7ef      	b.n	8004912 <HAL_PCD_EP_SetStall+0x54>

08004932 <HAL_PCD_EP_ClrStall>:
{
 8004932:	b570      	push	{r4, r5, r6, lr}
 8004934:	0004      	movs	r4, r0
 8004936:	000b      	movs	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004938:	7901      	ldrb	r1, [r0, #4]
 800493a:	220f      	movs	r2, #15
 800493c:	401a      	ands	r2, r3
 800493e:	4291      	cmp	r1, r2
 8004940:	d333      	bcc.n	80049aa <HAL_PCD_EP_ClrStall+0x78>
  if ((0x80U & ep_addr) == 0x80U)
 8004942:	b25a      	sxtb	r2, r3
 8004944:	2a00      	cmp	r2, #0
 8004946:	db23      	blt.n	8004990 <HAL_PCD_EP_ClrStall+0x5e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004948:	2007      	movs	r0, #7
 800494a:	4018      	ands	r0, r3
 800494c:	0082      	lsls	r2, r0, #2
 800494e:	1811      	adds	r1, r2, r0
 8004950:	00c9      	lsls	r1, r1, #3
 8004952:	3151      	adds	r1, #81	@ 0x51
 8004954:	31ff      	adds	r1, #255	@ 0xff
 8004956:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004958:	1812      	adds	r2, r2, r0
 800495a:	00d2      	lsls	r2, r2, #3
 800495c:	18a2      	adds	r2, r4, r2
 800495e:	3252      	adds	r2, #82	@ 0x52
 8004960:	32ff      	adds	r2, #255	@ 0xff
 8004962:	2000      	movs	r0, #0
 8004964:	7010      	strb	r0, [r2, #0]
  ep->is_stall = 0U;
 8004966:	2200      	movs	r2, #0
 8004968:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800496a:	3207      	adds	r2, #7
 800496c:	4013      	ands	r3, r2
 800496e:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8004970:	23a4      	movs	r3, #164	@ 0xa4
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	5ce3      	ldrb	r3, [r4, r3]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d019      	beq.n	80049ae <HAL_PCD_EP_ClrStall+0x7c>
 800497a:	25a4      	movs	r5, #164	@ 0xa4
 800497c:	00ad      	lsls	r5, r5, #2
 800497e:	2301      	movs	r3, #1
 8004980:	5563      	strb	r3, [r4, r5]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004982:	6820      	ldr	r0, [r4, #0]
 8004984:	f001 fdf8 	bl	8006578 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004988:	2300      	movs	r3, #0
 800498a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800498c:	2000      	movs	r0, #0
}
 800498e:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004990:	2007      	movs	r0, #7
 8004992:	4018      	ands	r0, r3
 8004994:	0082      	lsls	r2, r0, #2
 8004996:	1811      	adds	r1, r2, r0
 8004998:	00c9      	lsls	r1, r1, #3
 800499a:	3110      	adds	r1, #16
 800499c:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 800499e:	1812      	adds	r2, r2, r0
 80049a0:	00d2      	lsls	r2, r2, #3
 80049a2:	18a2      	adds	r2, r4, r2
 80049a4:	2001      	movs	r0, #1
 80049a6:	7450      	strb	r0, [r2, #17]
 80049a8:	e7dd      	b.n	8004966 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 80049aa:	2001      	movs	r0, #1
 80049ac:	e7ef      	b.n	800498e <HAL_PCD_EP_ClrStall+0x5c>
  __HAL_LOCK(hpcd);
 80049ae:	2002      	movs	r0, #2
 80049b0:	e7ed      	b.n	800498e <HAL_PCD_EP_ClrStall+0x5c>

080049b2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80049b2:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80049b4:	060c      	lsls	r4, r1, #24
 80049b6:	d50c      	bpl.n	80049d2 <HAL_PCDEx_PMAConfig+0x20>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049b8:	2407      	movs	r4, #7
 80049ba:	400c      	ands	r4, r1
 80049bc:	00a1      	lsls	r1, r4, #2
 80049be:	1909      	adds	r1, r1, r4
 80049c0:	00c9      	lsls	r1, r1, #3
 80049c2:	3110      	adds	r1, #16
 80049c4:	1840      	adds	r0, r0, r1
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80049c6:	2a00      	cmp	r2, #0
 80049c8:	d10a      	bne.n	80049e0 <HAL_PCDEx_PMAConfig+0x2e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80049ca:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80049cc:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80049ce:	2000      	movs	r0, #0
 80049d0:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 80049d2:	008c      	lsls	r4, r1, #2
 80049d4:	1861      	adds	r1, r4, r1
 80049d6:	00c9      	lsls	r1, r1, #3
 80049d8:	3151      	adds	r1, #81	@ 0x51
 80049da:	31ff      	adds	r1, #255	@ 0xff
 80049dc:	1840      	adds	r0, r0, r1
 80049de:	e7f2      	b.n	80049c6 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 80049e0:	2201      	movs	r2, #1
 80049e2:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80049e4:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80049e6:	0c1b      	lsrs	r3, r3, #16
 80049e8:	8143      	strh	r3, [r0, #10]
 80049ea:	e7f0      	b.n	80049ce <HAL_PCDEx_PMAConfig+0x1c>

080049ec <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 80049ec:	6801      	ldr	r1, [r0, #0]
  hpcd->lpm_active = 1U;
 80049ee:	23b4      	movs	r3, #180	@ 0xb4
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	2201      	movs	r2, #1
 80049f4:	50c2      	str	r2, [r0, r3]
  hpcd->LPM_State = LPM_L0;
 80049f6:	3b08      	subs	r3, #8
 80049f8:	2200      	movs	r2, #0
 80049fa:	54c2      	strb	r2, [r0, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80049fc:	3254      	adds	r2, #84	@ 0x54
 80049fe:	5a8b      	ldrh	r3, [r1, r2]
 8004a00:	2001      	movs	r0, #1
 8004a02:	4303      	orrs	r3, r0
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	528b      	strh	r3, [r1, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004a08:	5a8b      	ldrh	r3, [r1, r2]
 8004a0a:	2002      	movs	r0, #2
 8004a0c:	4303      	orrs	r3, r0
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	528b      	strh	r3, [r1, r2]

  return HAL_OK;
}
 8004a12:	2000      	movs	r0, #0
 8004a14:	4770      	bx	lr

08004a16 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004a16:	4770      	bx	lr

08004a18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a18:	b570      	push	{r4, r5, r6, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a1e:	d100      	bne.n	8004a22 <HAL_RCC_OscConfig+0xa>
 8004a20:	e27f      	b.n	8004f22 <HAL_RCC_OscConfig+0x50a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a22:	6803      	ldr	r3, [r0, #0]
 8004a24:	07db      	lsls	r3, r3, #31
 8004a26:	d52b      	bpl.n	8004a80 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004a28:	4bb3      	ldr	r3, [pc, #716]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	230c      	movs	r3, #12
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d01d      	beq.n	8004a70 <HAL_RCC_OscConfig+0x58>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a34:	4bb0      	ldr	r3, [pc, #704]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	230c      	movs	r3, #12
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d00e      	beq.n	8004a5e <HAL_RCC_OscConfig+0x46>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a40:	6863      	ldr	r3, [r4, #4]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d041      	beq.n	8004aca <HAL_RCC_OscConfig+0xb2>
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d156      	bne.n	8004af8 <HAL_RCC_OscConfig+0xe0>
 8004a4a:	4bab      	ldr	r3, [pc, #684]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	49ab      	ldr	r1, [pc, #684]	@ (8004cfc <HAL_RCC_OscConfig+0x2e4>)
 8004a50:	400a      	ands	r2, r1
 8004a52:	601a      	str	r2, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	49aa      	ldr	r1, [pc, #680]	@ (8004d00 <HAL_RCC_OscConfig+0x2e8>)
 8004a58:	400a      	ands	r2, r1
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	e03b      	b.n	8004ad6 <HAL_RCC_OscConfig+0xbe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a5e:	4ba6      	ldr	r3, [pc, #664]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	22c0      	movs	r2, #192	@ 0xc0
 8004a64:	0252      	lsls	r2, r2, #9
 8004a66:	4013      	ands	r3, r2
 8004a68:	2280      	movs	r2, #128	@ 0x80
 8004a6a:	0252      	lsls	r2, r2, #9
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d1e7      	bne.n	8004a40 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a70:	4ba1      	ldr	r3, [pc, #644]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	039b      	lsls	r3, r3, #14
 8004a76:	d503      	bpl.n	8004a80 <HAL_RCC_OscConfig+0x68>
 8004a78:	6863      	ldr	r3, [r4, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d100      	bne.n	8004a80 <HAL_RCC_OscConfig+0x68>
 8004a7e:	e253      	b.n	8004f28 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	079b      	lsls	r3, r3, #30
 8004a84:	d577      	bpl.n	8004b76 <HAL_RCC_OscConfig+0x15e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004a86:	4b9c      	ldr	r3, [pc, #624]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	220c      	movs	r2, #12
 8004a8c:	421a      	tst	r2, r3
 8004a8e:	d062      	beq.n	8004b56 <HAL_RCC_OscConfig+0x13e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004a90:	4b99      	ldr	r3, [pc, #612]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	230c      	movs	r3, #12
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d053      	beq.n	8004b44 <HAL_RCC_OscConfig+0x12c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a9c:	68e3      	ldr	r3, [r4, #12]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d100      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x8c>
 8004aa2:	e08a      	b.n	8004bba <HAL_RCC_OscConfig+0x1a2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aa4:	4a94      	ldr	r2, [pc, #592]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004aa6:	6813      	ldr	r3, [r2, #0]
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	430b      	orrs	r3, r1
 8004aac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aae:	f7fe f9dd 	bl	8002e6c <HAL_GetTick>
 8004ab2:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ab4:	4b90      	ldr	r3, [pc, #576]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	079b      	lsls	r3, r3, #30
 8004aba:	d475      	bmi.n	8004ba8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004abc:	f7fe f9d6 	bl	8002e6c <HAL_GetTick>
 8004ac0:	1b40      	subs	r0, r0, r5
 8004ac2:	2802      	cmp	r0, #2
 8004ac4:	d9f6      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x9c>
          {
            return HAL_TIMEOUT;
 8004ac6:	2003      	movs	r0, #3
 8004ac8:	e22c      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aca:	4a8b      	ldr	r2, [pc, #556]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004acc:	6811      	ldr	r1, [r2, #0]
 8004ace:	2380      	movs	r3, #128	@ 0x80
 8004ad0:	025b      	lsls	r3, r3, #9
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ad6:	6863      	ldr	r3, [r4, #4]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d025      	beq.n	8004b28 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8004adc:	f7fe f9c6 	bl	8002e6c <HAL_GetTick>
 8004ae0:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ae2:	4b85      	ldr	r3, [pc, #532]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	039b      	lsls	r3, r3, #14
 8004ae8:	d4ca      	bmi.n	8004a80 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004aea:	f7fe f9bf 	bl	8002e6c <HAL_GetTick>
 8004aee:	1b40      	subs	r0, r0, r5
 8004af0:	2864      	cmp	r0, #100	@ 0x64
 8004af2:	d9f6      	bls.n	8004ae2 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8004af4:	2003      	movs	r0, #3
 8004af6:	e215      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004af8:	2b05      	cmp	r3, #5
 8004afa:	d009      	beq.n	8004b10 <HAL_RCC_OscConfig+0xf8>
 8004afc:	4b7e      	ldr	r3, [pc, #504]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	497e      	ldr	r1, [pc, #504]	@ (8004cfc <HAL_RCC_OscConfig+0x2e4>)
 8004b02:	400a      	ands	r2, r1
 8004b04:	601a      	str	r2, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	497d      	ldr	r1, [pc, #500]	@ (8004d00 <HAL_RCC_OscConfig+0x2e8>)
 8004b0a:	400a      	ands	r2, r1
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	e7e2      	b.n	8004ad6 <HAL_RCC_OscConfig+0xbe>
 8004b10:	4b79      	ldr	r3, [pc, #484]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004b12:	6819      	ldr	r1, [r3, #0]
 8004b14:	2280      	movs	r2, #128	@ 0x80
 8004b16:	02d2      	lsls	r2, r2, #11
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	6819      	ldr	r1, [r3, #0]
 8004b1e:	2280      	movs	r2, #128	@ 0x80
 8004b20:	0252      	lsls	r2, r2, #9
 8004b22:	430a      	orrs	r2, r1
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	e7d6      	b.n	8004ad6 <HAL_RCC_OscConfig+0xbe>
        tickstart = HAL_GetTick();
 8004b28:	f7fe f9a0 	bl	8002e6c <HAL_GetTick>
 8004b2c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b2e:	4b72      	ldr	r3, [pc, #456]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	039b      	lsls	r3, r3, #14
 8004b34:	d5a4      	bpl.n	8004a80 <HAL_RCC_OscConfig+0x68>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b36:	f7fe f999 	bl	8002e6c <HAL_GetTick>
 8004b3a:	1b40      	subs	r0, r0, r5
 8004b3c:	2864      	cmp	r0, #100	@ 0x64
 8004b3e:	d9f6      	bls.n	8004b2e <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8004b40:	2003      	movs	r0, #3
 8004b42:	e1ef      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004b44:	4b6c      	ldr	r3, [pc, #432]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	22c0      	movs	r2, #192	@ 0xc0
 8004b4a:	0252      	lsls	r2, r2, #9
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	2280      	movs	r2, #128	@ 0x80
 8004b50:	0212      	lsls	r2, r2, #8
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d1a2      	bne.n	8004a9c <HAL_RCC_OscConfig+0x84>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b56:	4b68      	ldr	r3, [pc, #416]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	079b      	lsls	r3, r3, #30
 8004b5c:	d503      	bpl.n	8004b66 <HAL_RCC_OscConfig+0x14e>
 8004b5e:	68e3      	ldr	r3, [r4, #12]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d000      	beq.n	8004b66 <HAL_RCC_OscConfig+0x14e>
 8004b64:	e1e2      	b.n	8004f2c <HAL_RCC_OscConfig+0x514>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b66:	4964      	ldr	r1, [pc, #400]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004b68:	680b      	ldr	r3, [r1, #0]
 8004b6a:	22f8      	movs	r2, #248	@ 0xf8
 8004b6c:	4393      	bics	r3, r2
 8004b6e:	6922      	ldr	r2, [r4, #16]
 8004b70:	00d2      	lsls	r2, r2, #3
 8004b72:	4313      	orrs	r3, r2
 8004b74:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b76:	6823      	ldr	r3, [r4, #0]
 8004b78:	071b      	lsls	r3, r3, #28
 8004b7a:	d544      	bpl.n	8004c06 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b7c:	69e3      	ldr	r3, [r4, #28]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d02e      	beq.n	8004be0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b82:	4a5d      	ldr	r2, [pc, #372]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004b84:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8004b86:	2101      	movs	r1, #1
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	6253      	str	r3, [r2, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b8c:	f7fe f96e 	bl	8002e6c <HAL_GetTick>
 8004b90:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b92:	4b59      	ldr	r3, [pc, #356]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	079b      	lsls	r3, r3, #30
 8004b98:	d435      	bmi.n	8004c06 <HAL_RCC_OscConfig+0x1ee>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b9a:	f7fe f967 	bl	8002e6c <HAL_GetTick>
 8004b9e:	1b40      	subs	r0, r0, r5
 8004ba0:	2802      	cmp	r0, #2
 8004ba2:	d9f6      	bls.n	8004b92 <HAL_RCC_OscConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8004ba4:	2003      	movs	r0, #3
 8004ba6:	e1bd      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ba8:	4953      	ldr	r1, [pc, #332]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004baa:	680b      	ldr	r3, [r1, #0]
 8004bac:	22f8      	movs	r2, #248	@ 0xf8
 8004bae:	4393      	bics	r3, r2
 8004bb0:	6922      	ldr	r2, [r4, #16]
 8004bb2:	00d2      	lsls	r2, r2, #3
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	600b      	str	r3, [r1, #0]
 8004bb8:	e7dd      	b.n	8004b76 <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 8004bba:	4a4f      	ldr	r2, [pc, #316]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004bbc:	6813      	ldr	r3, [r2, #0]
 8004bbe:	2101      	movs	r1, #1
 8004bc0:	438b      	bics	r3, r1
 8004bc2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004bc4:	f7fe f952 	bl	8002e6c <HAL_GetTick>
 8004bc8:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bca:	4b4b      	ldr	r3, [pc, #300]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	079b      	lsls	r3, r3, #30
 8004bd0:	d5d1      	bpl.n	8004b76 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bd2:	f7fe f94b 	bl	8002e6c <HAL_GetTick>
 8004bd6:	1b40      	subs	r0, r0, r5
 8004bd8:	2802      	cmp	r0, #2
 8004bda:	d9f6      	bls.n	8004bca <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8004bdc:	2003      	movs	r0, #3
 8004bde:	e1a1      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be0:	4a45      	ldr	r2, [pc, #276]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004be2:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8004be4:	2101      	movs	r1, #1
 8004be6:	438b      	bics	r3, r1
 8004be8:	6253      	str	r3, [r2, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bea:	f7fe f93f 	bl	8002e6c <HAL_GetTick>
 8004bee:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf0:	4b41      	ldr	r3, [pc, #260]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	079b      	lsls	r3, r3, #30
 8004bf6:	d506      	bpl.n	8004c06 <HAL_RCC_OscConfig+0x1ee>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bf8:	f7fe f938 	bl	8002e6c <HAL_GetTick>
 8004bfc:	1b40      	subs	r0, r0, r5
 8004bfe:	2802      	cmp	r0, #2
 8004c00:	d9f6      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 8004c02:	2003      	movs	r0, #3
 8004c04:	e18e      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c06:	6823      	ldr	r3, [r4, #0]
 8004c08:	075b      	lsls	r3, r3, #29
 8004c0a:	d400      	bmi.n	8004c0e <HAL_RCC_OscConfig+0x1f6>
 8004c0c:	e080      	b.n	8004d10 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	d41d      	bmi.n	8004c52 <HAL_RCC_OscConfig+0x23a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c16:	4b38      	ldr	r3, [pc, #224]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004c18:	69da      	ldr	r2, [r3, #28]
 8004c1a:	2180      	movs	r1, #128	@ 0x80
 8004c1c:	0549      	lsls	r1, r1, #21
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	61da      	str	r2, [r3, #28]
 8004c22:	69db      	ldr	r3, [r3, #28]
 8004c24:	400b      	ands	r3, r1
 8004c26:	9301      	str	r3, [sp, #4]
 8004c28:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004c2a:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2c:	4b35      	ldr	r3, [pc, #212]	@ (8004d04 <HAL_RCC_OscConfig+0x2ec>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	05db      	lsls	r3, r3, #23
 8004c32:	d510      	bpl.n	8004c56 <HAL_RCC_OscConfig+0x23e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c34:	68a3      	ldr	r3, [r4, #8]
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d021      	beq.n	8004c7e <HAL_RCC_OscConfig+0x266>
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d136      	bne.n	8004cac <HAL_RCC_OscConfig+0x294>
 8004c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004c40:	6a1a      	ldr	r2, [r3, #32]
 8004c42:	2101      	movs	r1, #1
 8004c44:	438a      	bics	r2, r1
 8004c46:	621a      	str	r2, [r3, #32]
 8004c48:	6a1a      	ldr	r2, [r3, #32]
 8004c4a:	3103      	adds	r1, #3
 8004c4c:	438a      	bics	r2, r1
 8004c4e:	621a      	str	r2, [r3, #32]
 8004c50:	e01a      	b.n	8004c88 <HAL_RCC_OscConfig+0x270>
    FlagStatus       pwrclkchanged = RESET;
 8004c52:	2500      	movs	r5, #0
 8004c54:	e7ea      	b.n	8004c2c <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c56:	4a2b      	ldr	r2, [pc, #172]	@ (8004d04 <HAL_RCC_OscConfig+0x2ec>)
 8004c58:	6811      	ldr	r1, [r2, #0]
 8004c5a:	2380      	movs	r3, #128	@ 0x80
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	430b      	orrs	r3, r1
 8004c60:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004c62:	f7fe f903 	bl	8002e6c <HAL_GetTick>
 8004c66:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c68:	4b26      	ldr	r3, [pc, #152]	@ (8004d04 <HAL_RCC_OscConfig+0x2ec>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	05db      	lsls	r3, r3, #23
 8004c6e:	d4e1      	bmi.n	8004c34 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c70:	f7fe f8fc 	bl	8002e6c <HAL_GetTick>
 8004c74:	1b80      	subs	r0, r0, r6
 8004c76:	2864      	cmp	r0, #100	@ 0x64
 8004c78:	d9f6      	bls.n	8004c68 <HAL_RCC_OscConfig+0x250>
          return HAL_TIMEOUT;
 8004c7a:	2003      	movs	r0, #3
 8004c7c:	e152      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004c80:	6a13      	ldr	r3, [r2, #32]
 8004c82:	2101      	movs	r1, #1
 8004c84:	430b      	orrs	r3, r1
 8004c86:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c88:	68a3      	ldr	r3, [r4, #8]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d024      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c8e:	f7fe f8ed 	bl	8002e6c <HAL_GetTick>
 8004c92:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c94:	4b18      	ldr	r3, [pc, #96]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	079b      	lsls	r3, r3, #30
 8004c9a:	d437      	bmi.n	8004d0c <HAL_RCC_OscConfig+0x2f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c9c:	f7fe f8e6 	bl	8002e6c <HAL_GetTick>
 8004ca0:	1b80      	subs	r0, r0, r6
 8004ca2:	4b19      	ldr	r3, [pc, #100]	@ (8004d08 <HAL_RCC_OscConfig+0x2f0>)
 8004ca4:	4298      	cmp	r0, r3
 8004ca6:	d9f5      	bls.n	8004c94 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8004ca8:	2003      	movs	r0, #3
 8004caa:	e13b      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cac:	2b05      	cmp	r3, #5
 8004cae:	d009      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x2ac>
 8004cb0:	4b11      	ldr	r3, [pc, #68]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004cb2:	6a1a      	ldr	r2, [r3, #32]
 8004cb4:	2101      	movs	r1, #1
 8004cb6:	438a      	bics	r2, r1
 8004cb8:	621a      	str	r2, [r3, #32]
 8004cba:	6a1a      	ldr	r2, [r3, #32]
 8004cbc:	3103      	adds	r1, #3
 8004cbe:	438a      	bics	r2, r1
 8004cc0:	621a      	str	r2, [r3, #32]
 8004cc2:	e7e1      	b.n	8004c88 <HAL_RCC_OscConfig+0x270>
 8004cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004cc6:	6a1a      	ldr	r2, [r3, #32]
 8004cc8:	2104      	movs	r1, #4
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	621a      	str	r2, [r3, #32]
 8004cce:	6a1a      	ldr	r2, [r3, #32]
 8004cd0:	3903      	subs	r1, #3
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	621a      	str	r2, [r3, #32]
 8004cd6:	e7d7      	b.n	8004c88 <HAL_RCC_OscConfig+0x270>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cd8:	f7fe f8c8 	bl	8002e6c <HAL_GetTick>
 8004cdc:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cde:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <HAL_RCC_OscConfig+0x2e0>)
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	079b      	lsls	r3, r3, #30
 8004ce4:	d512      	bpl.n	8004d0c <HAL_RCC_OscConfig+0x2f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ce6:	f7fe f8c1 	bl	8002e6c <HAL_GetTick>
 8004cea:	1b80      	subs	r0, r0, r6
 8004cec:	4b06      	ldr	r3, [pc, #24]	@ (8004d08 <HAL_RCC_OscConfig+0x2f0>)
 8004cee:	4298      	cmp	r0, r3
 8004cf0:	d9f5      	bls.n	8004cde <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8004cf2:	2003      	movs	r0, #3
 8004cf4:	e116      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
 8004cf6:	46c0      	nop			@ (mov r8, r8)
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	fffeffff 	.word	0xfffeffff
 8004d00:	fffbffff 	.word	0xfffbffff
 8004d04:	40007000 	.word	0x40007000
 8004d08:	00001388 	.word	0x00001388
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004d0c:	2d01      	cmp	r5, #1
 8004d0e:	d039      	beq.n	8004d84 <HAL_RCC_OscConfig+0x36c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004d10:	6823      	ldr	r3, [r4, #0]
 8004d12:	06db      	lsls	r3, r3, #27
 8004d14:	d510      	bpl.n	8004d38 <HAL_RCC_OscConfig+0x320>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004d16:	6963      	ldr	r3, [r4, #20]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d039      	beq.n	8004d90 <HAL_RCC_OscConfig+0x378>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004d1c:	3305      	adds	r3, #5
 8004d1e:	d157      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x3b8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004d20:	4a89      	ldr	r2, [pc, #548]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004d22:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8004d24:	2104      	movs	r1, #4
 8004d26:	438b      	bics	r3, r1
 8004d28:	6353      	str	r3, [r2, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004d2a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8004d2c:	31f4      	adds	r1, #244	@ 0xf4
 8004d2e:	438b      	bics	r3, r1
 8004d30:	69a1      	ldr	r1, [r4, #24]
 8004d32:	00c9      	lsls	r1, r1, #3
 8004d34:	430b      	orrs	r3, r1
 8004d36:	6353      	str	r3, [r2, #52]	@ 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d38:	6823      	ldr	r3, [r4, #0]
 8004d3a:	069b      	lsls	r3, r3, #26
 8004d3c:	d56e      	bpl.n	8004e1c <HAL_RCC_OscConfig+0x404>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004d3e:	4b82      	ldr	r3, [pc, #520]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	230c      	movs	r3, #12
 8004d44:	4013      	ands	r3, r2
 8004d46:	2b0c      	cmp	r3, #12
 8004d48:	d060      	beq.n	8004e0c <HAL_RCC_OscConfig+0x3f4>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004d4a:	4b7f      	ldr	r3, [pc, #508]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	230c      	movs	r3, #12
 8004d50:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004d52:	2b08      	cmp	r3, #8
 8004d54:	d053      	beq.n	8004dfe <HAL_RCC_OscConfig+0x3e6>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d56:	6a23      	ldr	r3, [r4, #32]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d07e      	beq.n	8004e5a <HAL_RCC_OscConfig+0x442>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004d5c:	4a7a      	ldr	r2, [pc, #488]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004d5e:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8004d60:	2380      	movs	r3, #128	@ 0x80
 8004d62:	025b      	lsls	r3, r3, #9
 8004d64:	430b      	orrs	r3, r1
 8004d66:	6353      	str	r3, [r2, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d68:	f7fe f880 	bl	8002e6c <HAL_GetTick>
 8004d6c:	0005      	movs	r5, r0
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004d6e:	4b76      	ldr	r3, [pc, #472]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d72:	039b      	lsls	r3, r3, #14
 8004d74:	d452      	bmi.n	8004e1c <HAL_RCC_OscConfig+0x404>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d76:	f7fe f879 	bl	8002e6c <HAL_GetTick>
 8004d7a:	1b40      	subs	r0, r0, r5
 8004d7c:	2802      	cmp	r0, #2
 8004d7e:	d9f6      	bls.n	8004d6e <HAL_RCC_OscConfig+0x356>
          {
            return HAL_TIMEOUT;
 8004d80:	2003      	movs	r0, #3
 8004d82:	e0cf      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d84:	4a70      	ldr	r2, [pc, #448]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004d86:	69d3      	ldr	r3, [r2, #28]
 8004d88:	4970      	ldr	r1, [pc, #448]	@ (8004f4c <HAL_RCC_OscConfig+0x534>)
 8004d8a:	400b      	ands	r3, r1
 8004d8c:	61d3      	str	r3, [r2, #28]
 8004d8e:	e7bf      	b.n	8004d10 <HAL_RCC_OscConfig+0x2f8>
      __HAL_RCC_HSI14ADC_DISABLE();
 8004d90:	4b6d      	ldr	r3, [pc, #436]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004d92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d94:	2104      	movs	r1, #4
 8004d96:	430a      	orrs	r2, r1
 8004d98:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8004d9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d9c:	3903      	subs	r1, #3
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	635a      	str	r2, [r3, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8004da2:	f7fe f863 	bl	8002e6c <HAL_GetTick>
 8004da6:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004da8:	4b67      	ldr	r3, [pc, #412]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dac:	079b      	lsls	r3, r3, #30
 8004dae:	d406      	bmi.n	8004dbe <HAL_RCC_OscConfig+0x3a6>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004db0:	f7fe f85c 	bl	8002e6c <HAL_GetTick>
 8004db4:	1b40      	subs	r0, r0, r5
 8004db6:	2802      	cmp	r0, #2
 8004db8:	d9f6      	bls.n	8004da8 <HAL_RCC_OscConfig+0x390>
          return HAL_TIMEOUT;
 8004dba:	2003      	movs	r0, #3
 8004dbc:	e0b2      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004dbe:	4962      	ldr	r1, [pc, #392]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004dc0:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8004dc2:	22f8      	movs	r2, #248	@ 0xf8
 8004dc4:	4393      	bics	r3, r2
 8004dc6:	69a2      	ldr	r2, [r4, #24]
 8004dc8:	00d2      	lsls	r2, r2, #3
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	634b      	str	r3, [r1, #52]	@ 0x34
 8004dce:	e7b3      	b.n	8004d38 <HAL_RCC_OscConfig+0x320>
      __HAL_RCC_HSI14ADC_DISABLE();
 8004dd0:	4b5d      	ldr	r3, [pc, #372]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004dd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dd4:	2104      	movs	r1, #4
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8004dda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ddc:	3903      	subs	r1, #3
 8004dde:	438a      	bics	r2, r1
 8004de0:	635a      	str	r2, [r3, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8004de2:	f7fe f843 	bl	8002e6c <HAL_GetTick>
 8004de6:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004de8:	4b57      	ldr	r3, [pc, #348]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dec:	079b      	lsls	r3, r3, #30
 8004dee:	d5a3      	bpl.n	8004d38 <HAL_RCC_OscConfig+0x320>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004df0:	f7fe f83c 	bl	8002e6c <HAL_GetTick>
 8004df4:	1b40      	subs	r0, r0, r5
 8004df6:	2802      	cmp	r0, #2
 8004df8:	d9f6      	bls.n	8004de8 <HAL_RCC_OscConfig+0x3d0>
          return HAL_TIMEOUT;
 8004dfa:	2003      	movs	r0, #3
 8004dfc:	e092      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004dfe:	4b52      	ldr	r3, [pc, #328]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	22c0      	movs	r2, #192	@ 0xc0
 8004e04:	0252      	lsls	r2, r2, #9
 8004e06:	4013      	ands	r3, r2
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d1a4      	bne.n	8004d56 <HAL_RCC_OscConfig+0x33e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004e0c:	4b4e      	ldr	r3, [pc, #312]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e10:	039b      	lsls	r3, r3, #14
 8004e12:	d503      	bpl.n	8004e1c <HAL_RCC_OscConfig+0x404>
 8004e14:	6a23      	ldr	r3, [r4, #32]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d000      	beq.n	8004e1c <HAL_RCC_OscConfig+0x404>
 8004e1a:	e089      	b.n	8004f30 <HAL_RCC_OscConfig+0x518>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e1c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d100      	bne.n	8004e24 <HAL_RCC_OscConfig+0x40c>
 8004e22:	e087      	b.n	8004f34 <HAL_RCC_OscConfig+0x51c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e24:	4a48      	ldr	r2, [pc, #288]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e26:	6851      	ldr	r1, [r2, #4]
 8004e28:	220c      	movs	r2, #12
 8004e2a:	400a      	ands	r2, r1
 8004e2c:	2a08      	cmp	r2, #8
 8004e2e:	d060      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x4da>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d025      	beq.n	8004e80 <HAL_RCC_OscConfig+0x468>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e34:	4a44      	ldr	r2, [pc, #272]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e36:	6813      	ldr	r3, [r2, #0]
 8004e38:	4945      	ldr	r1, [pc, #276]	@ (8004f50 <HAL_RCC_OscConfig+0x538>)
 8004e3a:	400b      	ands	r3, r1
 8004e3c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3e:	f7fe f815 	bl	8002e6c <HAL_GetTick>
 8004e42:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e44:	4b40      	ldr	r3, [pc, #256]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	019b      	lsls	r3, r3, #6
 8004e4a:	d550      	bpl.n	8004eee <HAL_RCC_OscConfig+0x4d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e4c:	f7fe f80e 	bl	8002e6c <HAL_GetTick>
 8004e50:	1b00      	subs	r0, r0, r4
 8004e52:	2802      	cmp	r0, #2
 8004e54:	d9f6      	bls.n	8004e44 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004e56:	2003      	movs	r0, #3
 8004e58:	e064      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_HSI48_DISABLE();
 8004e5a:	4a3b      	ldr	r2, [pc, #236]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e5c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8004e5e:	493d      	ldr	r1, [pc, #244]	@ (8004f54 <HAL_RCC_OscConfig+0x53c>)
 8004e60:	400b      	ands	r3, r1
 8004e62:	6353      	str	r3, [r2, #52]	@ 0x34
        tickstart = HAL_GetTick();
 8004e64:	f7fe f802 	bl	8002e6c <HAL_GetTick>
 8004e68:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004e6a:	4b37      	ldr	r3, [pc, #220]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e6e:	039b      	lsls	r3, r3, #14
 8004e70:	d5d4      	bpl.n	8004e1c <HAL_RCC_OscConfig+0x404>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e72:	f7fd fffb 	bl	8002e6c <HAL_GetTick>
 8004e76:	1b40      	subs	r0, r0, r5
 8004e78:	2802      	cmp	r0, #2
 8004e7a:	d9f6      	bls.n	8004e6a <HAL_RCC_OscConfig+0x452>
            return HAL_TIMEOUT;
 8004e7c:	2003      	movs	r0, #3
 8004e7e:	e051      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_PLL_DISABLE();
 8004e80:	4a31      	ldr	r2, [pc, #196]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e82:	6813      	ldr	r3, [r2, #0]
 8004e84:	4932      	ldr	r1, [pc, #200]	@ (8004f50 <HAL_RCC_OscConfig+0x538>)
 8004e86:	400b      	ands	r3, r1
 8004e88:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004e8a:	f7fd ffef 	bl	8002e6c <HAL_GetTick>
 8004e8e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e90:	4b2d      	ldr	r3, [pc, #180]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	019b      	lsls	r3, r3, #6
 8004e96:	d506      	bpl.n	8004ea6 <HAL_RCC_OscConfig+0x48e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e98:	f7fd ffe8 	bl	8002e6c <HAL_GetTick>
 8004e9c:	1b40      	subs	r0, r0, r5
 8004e9e:	2802      	cmp	r0, #2
 8004ea0:	d9f6      	bls.n	8004e90 <HAL_RCC_OscConfig+0x478>
            return HAL_TIMEOUT;
 8004ea2:	2003      	movs	r0, #3
 8004ea4:	e03e      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ea6:	4b28      	ldr	r3, [pc, #160]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eaa:	210f      	movs	r1, #15
 8004eac:	438a      	bics	r2, r1
 8004eae:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	4928      	ldr	r1, [pc, #160]	@ (8004f58 <HAL_RCC_OscConfig+0x540>)
 8004eb8:	400a      	ands	r2, r1
 8004eba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004ebc:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8004ebe:	4301      	orrs	r1, r0
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8004ec4:	6819      	ldr	r1, [r3, #0]
 8004ec6:	2280      	movs	r2, #128	@ 0x80
 8004ec8:	0452      	lsls	r2, r2, #17
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004ece:	f7fd ffcd 	bl	8002e6c <HAL_GetTick>
 8004ed2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	019b      	lsls	r3, r3, #6
 8004eda:	d406      	bmi.n	8004eea <HAL_RCC_OscConfig+0x4d2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004edc:	f7fd ffc6 	bl	8002e6c <HAL_GetTick>
 8004ee0:	1b00      	subs	r0, r0, r4
 8004ee2:	2802      	cmp	r0, #2
 8004ee4:	d9f6      	bls.n	8004ed4 <HAL_RCC_OscConfig+0x4bc>
            return HAL_TIMEOUT;
 8004ee6:	2003      	movs	r0, #3
 8004ee8:	e01c      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        }
      }
    }
  }

  return HAL_OK;
 8004eea:	2000      	movs	r0, #0
 8004eec:	e01a      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
 8004eee:	2000      	movs	r0, #0
 8004ef0:	e018      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d020      	beq.n	8004f38 <HAL_RCC_OscConfig+0x520>
        pll_config  = RCC->CFGR;
 8004ef6:	4b14      	ldr	r3, [pc, #80]	@ (8004f48 <HAL_RCC_OscConfig+0x530>)
 8004ef8:	685a      	ldr	r2, [r3, #4]
        pll_config2 = RCC->CFGR2;
 8004efa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004efc:	23c0      	movs	r3, #192	@ 0xc0
 8004efe:	025b      	lsls	r3, r3, #9
 8004f00:	4013      	ands	r3, r2
 8004f02:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004f04:	428b      	cmp	r3, r1
 8004f06:	d119      	bne.n	8004f3c <HAL_RCC_OscConfig+0x524>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004f08:	230f      	movs	r3, #15
 8004f0a:	4003      	ands	r3, r0
 8004f0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f0e:	428b      	cmp	r3, r1
 8004f10:	d116      	bne.n	8004f40 <HAL_RCC_OscConfig+0x528>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004f12:	23f0      	movs	r3, #240	@ 0xf0
 8004f14:	039b      	lsls	r3, r3, #14
 8004f16:	401a      	ands	r2, r3
 8004f18:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d112      	bne.n	8004f44 <HAL_RCC_OscConfig+0x52c>
  return HAL_OK;
 8004f1e:	2000      	movs	r0, #0
 8004f20:	e000      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
    return HAL_ERROR;
 8004f22:	2001      	movs	r0, #1
}
 8004f24:	b002      	add	sp, #8
 8004f26:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8004f28:	2001      	movs	r0, #1
 8004f2a:	e7fb      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        return HAL_ERROR;
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	e7f9      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        return HAL_ERROR;
 8004f30:	2001      	movs	r0, #1
 8004f32:	e7f7      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
  return HAL_OK;
 8004f34:	2000      	movs	r0, #0
 8004f36:	e7f5      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
        return HAL_ERROR;
 8004f38:	2001      	movs	r0, #1
 8004f3a:	e7f3      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
          return HAL_ERROR;
 8004f3c:	2001      	movs	r0, #1
 8004f3e:	e7f1      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
 8004f40:	2001      	movs	r0, #1
 8004f42:	e7ef      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
 8004f44:	2001      	movs	r0, #1
 8004f46:	e7ed      	b.n	8004f24 <HAL_RCC_OscConfig+0x50c>
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	efffffff 	.word	0xefffffff
 8004f50:	feffffff 	.word	0xfeffffff
 8004f54:	fffeffff 	.word	0xfffeffff
 8004f58:	ffc27fff 	.word	0xffc27fff

08004f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f5c:	b510      	push	{r4, lr}
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8004f5e:	4b18      	ldr	r3, [pc, #96]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x64>)
 8004f60:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f62:	230c      	movs	r3, #12
 8004f64:	4013      	ands	r3, r2
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d003      	beq.n	8004f72 <HAL_RCC_GetSysClockFreq+0x16>
 8004f6a:	2b0c      	cmp	r3, #12
 8004f6c:	d125      	bne.n	8004fba <HAL_RCC_GetSysClockFreq+0x5e>
      break;
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004f6e:	4815      	ldr	r0, [pc, #84]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004f70:	bd10      	pop	{r4, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004f72:	0c91      	lsrs	r1, r2, #18
 8004f74:	230f      	movs	r3, #15
 8004f76:	4019      	ands	r1, r3
 8004f78:	4813      	ldr	r0, [pc, #76]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8004f7a:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004f7c:	4910      	ldr	r1, [pc, #64]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x64>)
 8004f7e:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 8004f80:	400b      	ands	r3, r1
 8004f82:	4912      	ldr	r1, [pc, #72]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0x70>)
 8004f84:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004f86:	23c0      	movs	r3, #192	@ 0xc0
 8004f88:	025b      	lsls	r3, r3, #9
 8004f8a:	401a      	ands	r2, r3
 8004f8c:	2380      	movs	r3, #128	@ 0x80
 8004f8e:	025b      	lsls	r3, r3, #9
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d008      	beq.n	8004fa6 <HAL_RCC_GetSysClockFreq+0x4a>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8004f94:	23c0      	movs	r3, #192	@ 0xc0
 8004f96:	025b      	lsls	r3, r3, #9
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d009      	beq.n	8004fb0 <HAL_RCC_GetSysClockFreq+0x54>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f9c:	480c      	ldr	r0, [pc, #48]	@ (8004fd0 <HAL_RCC_GetSysClockFreq+0x74>)
 8004f9e:	f7fb f8b3 	bl	8000108 <__udivsi3>
 8004fa2:	4360      	muls	r0, r4
 8004fa4:	e7e4      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0x14>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004fa6:	480a      	ldr	r0, [pc, #40]	@ (8004fd0 <HAL_RCC_GetSysClockFreq+0x74>)
 8004fa8:	f7fb f8ae 	bl	8000108 <__udivsi3>
 8004fac:	4360      	muls	r0, r4
 8004fae:	e7df      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0x14>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004fb0:	4804      	ldr	r0, [pc, #16]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x68>)
 8004fb2:	f7fb f8a9 	bl	8000108 <__udivsi3>
 8004fb6:	4360      	muls	r0, r4
 8004fb8:	e7da      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0x14>
  switch (tmpreg & RCC_CFGR_SWS)
 8004fba:	4805      	ldr	r0, [pc, #20]	@ (8004fd0 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8004fbc:	e7d8      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0x14>
 8004fbe:	46c0      	nop			@ (mov r8, r8)
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	02dc6c00 	.word	0x02dc6c00
 8004fc8:	08008418 	.word	0x08008418
 8004fcc:	08008408 	.word	0x08008408
 8004fd0:	007a1200 	.word	0x007a1200

08004fd4 <HAL_RCC_ClockConfig>:
{
 8004fd4:	b570      	push	{r4, r5, r6, lr}
 8004fd6:	0004      	movs	r4, r0
 8004fd8:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8004fda:	2800      	cmp	r0, #0
 8004fdc:	d100      	bne.n	8004fe0 <HAL_RCC_ClockConfig+0xc>
 8004fde:	e086      	b.n	80050ee <HAL_RCC_ClockConfig+0x11a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fe0:	4b47      	ldr	r3, [pc, #284]	@ (8005100 <HAL_RCC_ClockConfig+0x12c>)
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	428b      	cmp	r3, r1
 8004fea:	d20a      	bcs.n	8005002 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fec:	4944      	ldr	r1, [pc, #272]	@ (8005100 <HAL_RCC_ClockConfig+0x12c>)
 8004fee:	680b      	ldr	r3, [r1, #0]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	4393      	bics	r3, r2
 8004ff4:	432b      	orrs	r3, r5
 8004ff6:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff8:	680b      	ldr	r3, [r1, #0]
 8004ffa:	401a      	ands	r2, r3
 8004ffc:	42aa      	cmp	r2, r5
 8004ffe:	d000      	beq.n	8005002 <HAL_RCC_ClockConfig+0x2e>
 8005000:	e077      	b.n	80050f2 <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005002:	6823      	ldr	r3, [r4, #0]
 8005004:	079a      	lsls	r2, r3, #30
 8005006:	d50e      	bpl.n	8005026 <HAL_RCC_ClockConfig+0x52>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005008:	075b      	lsls	r3, r3, #29
 800500a:	d505      	bpl.n	8005018 <HAL_RCC_ClockConfig+0x44>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800500c:	4a3d      	ldr	r2, [pc, #244]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 800500e:	6851      	ldr	r1, [r2, #4]
 8005010:	23e0      	movs	r3, #224	@ 0xe0
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	430b      	orrs	r3, r1
 8005016:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005018:	4a3a      	ldr	r2, [pc, #232]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 800501a:	6853      	ldr	r3, [r2, #4]
 800501c:	21f0      	movs	r1, #240	@ 0xf0
 800501e:	438b      	bics	r3, r1
 8005020:	68a1      	ldr	r1, [r4, #8]
 8005022:	430b      	orrs	r3, r1
 8005024:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005026:	6823      	ldr	r3, [r4, #0]
 8005028:	07db      	lsls	r3, r3, #31
 800502a:	d535      	bpl.n	8005098 <HAL_RCC_ClockConfig+0xc4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800502c:	6863      	ldr	r3, [r4, #4]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d009      	beq.n	8005046 <HAL_RCC_ClockConfig+0x72>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005032:	2b02      	cmp	r3, #2
 8005034:	d024      	beq.n	8005080 <HAL_RCC_ClockConfig+0xac>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8005036:	2b03      	cmp	r3, #3
 8005038:	d028      	beq.n	800508c <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800503a:	4a32      	ldr	r2, [pc, #200]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 800503c:	6812      	ldr	r2, [r2, #0]
 800503e:	0792      	lsls	r2, r2, #30
 8005040:	d405      	bmi.n	800504e <HAL_RCC_ClockConfig+0x7a>
        return HAL_ERROR;
 8005042:	2001      	movs	r0, #1
 8005044:	e052      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005046:	4a2f      	ldr	r2, [pc, #188]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	0392      	lsls	r2, r2, #14
 800504c:	d553      	bpl.n	80050f6 <HAL_RCC_ClockConfig+0x122>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800504e:	492d      	ldr	r1, [pc, #180]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 8005050:	684a      	ldr	r2, [r1, #4]
 8005052:	2003      	movs	r0, #3
 8005054:	4382      	bics	r2, r0
 8005056:	4313      	orrs	r3, r2
 8005058:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800505a:	f7fd ff07 	bl	8002e6c <HAL_GetTick>
 800505e:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005060:	4b28      	ldr	r3, [pc, #160]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	220c      	movs	r2, #12
 8005066:	401a      	ands	r2, r3
 8005068:	6863      	ldr	r3, [r4, #4]
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	429a      	cmp	r2, r3
 800506e:	d013      	beq.n	8005098 <HAL_RCC_ClockConfig+0xc4>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005070:	f7fd fefc 	bl	8002e6c <HAL_GetTick>
 8005074:	1b80      	subs	r0, r0, r6
 8005076:	4b24      	ldr	r3, [pc, #144]	@ (8005108 <HAL_RCC_ClockConfig+0x134>)
 8005078:	4298      	cmp	r0, r3
 800507a:	d9f1      	bls.n	8005060 <HAL_RCC_ClockConfig+0x8c>
        return HAL_TIMEOUT;
 800507c:	2003      	movs	r0, #3
 800507e:	e035      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005080:	4a20      	ldr	r2, [pc, #128]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 8005082:	6812      	ldr	r2, [r2, #0]
 8005084:	0192      	lsls	r2, r2, #6
 8005086:	d4e2      	bmi.n	800504e <HAL_RCC_ClockConfig+0x7a>
        return HAL_ERROR;
 8005088:	2001      	movs	r0, #1
 800508a:	e02f      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800508c:	4a1d      	ldr	r2, [pc, #116]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 800508e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005090:	0392      	lsls	r2, r2, #14
 8005092:	d4dc      	bmi.n	800504e <HAL_RCC_ClockConfig+0x7a>
        return HAL_ERROR;
 8005094:	2001      	movs	r0, #1
 8005096:	e029      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005098:	4b19      	ldr	r3, [pc, #100]	@ (8005100 <HAL_RCC_ClockConfig+0x12c>)
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	2301      	movs	r3, #1
 800509e:	4013      	ands	r3, r2
 80050a0:	42ab      	cmp	r3, r5
 80050a2:	d909      	bls.n	80050b8 <HAL_RCC_ClockConfig+0xe4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050a4:	4916      	ldr	r1, [pc, #88]	@ (8005100 <HAL_RCC_ClockConfig+0x12c>)
 80050a6:	680b      	ldr	r3, [r1, #0]
 80050a8:	2201      	movs	r2, #1
 80050aa:	4393      	bics	r3, r2
 80050ac:	432b      	orrs	r3, r5
 80050ae:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050b0:	680b      	ldr	r3, [r1, #0]
 80050b2:	401a      	ands	r2, r3
 80050b4:	42aa      	cmp	r2, r5
 80050b6:	d120      	bne.n	80050fa <HAL_RCC_ClockConfig+0x126>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050b8:	6823      	ldr	r3, [r4, #0]
 80050ba:	075b      	lsls	r3, r3, #29
 80050bc:	d506      	bpl.n	80050cc <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80050be:	4a11      	ldr	r2, [pc, #68]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 80050c0:	6853      	ldr	r3, [r2, #4]
 80050c2:	4912      	ldr	r1, [pc, #72]	@ (800510c <HAL_RCC_ClockConfig+0x138>)
 80050c4:	400b      	ands	r3, r1
 80050c6:	68e1      	ldr	r1, [r4, #12]
 80050c8:	430b      	orrs	r3, r1
 80050ca:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80050cc:	f7ff ff46 	bl	8004f5c <HAL_RCC_GetSysClockFreq>
 80050d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005104 <HAL_RCC_ClockConfig+0x130>)
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	0912      	lsrs	r2, r2, #4
 80050d6:	230f      	movs	r3, #15
 80050d8:	4013      	ands	r3, r2
 80050da:	4a0d      	ldr	r2, [pc, #52]	@ (8005110 <HAL_RCC_ClockConfig+0x13c>)
 80050dc:	5cd3      	ldrb	r3, [r2, r3]
 80050de:	40d8      	lsrs	r0, r3
 80050e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005114 <HAL_RCC_ClockConfig+0x140>)
 80050e2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80050e4:	2003      	movs	r0, #3
 80050e6:	f7fd fe8d 	bl	8002e04 <HAL_InitTick>
  return HAL_OK;
 80050ea:	2000      	movs	r0, #0
}
 80050ec:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80050ee:	2001      	movs	r0, #1
 80050f0:	e7fc      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
      return HAL_ERROR;
 80050f2:	2001      	movs	r0, #1
 80050f4:	e7fa      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
        return HAL_ERROR;
 80050f6:	2001      	movs	r0, #1
 80050f8:	e7f8      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
      return HAL_ERROR;
 80050fa:	2001      	movs	r0, #1
 80050fc:	e7f6      	b.n	80050ec <HAL_RCC_ClockConfig+0x118>
 80050fe:	46c0      	nop			@ (mov r8, r8)
 8005100:	40022000 	.word	0x40022000
 8005104:	40021000 	.word	0x40021000
 8005108:	00001388 	.word	0x00001388
 800510c:	fffff8ff 	.word	0xfffff8ff
 8005110:	080083f8 	.word	0x080083f8
 8005114:	20000000 	.word	0x20000000

08005118 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8005118:	4b01      	ldr	r3, [pc, #4]	@ (8005120 <HAL_RCC_GetHCLKFreq+0x8>)
 800511a:	6818      	ldr	r0, [r3, #0]
}
 800511c:	4770      	bx	lr
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	20000000 	.word	0x20000000

08005124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005124:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005126:	f7ff fff7 	bl	8005118 <HAL_RCC_GetHCLKFreq>
 800512a:	4b04      	ldr	r3, [pc, #16]	@ (800513c <HAL_RCC_GetPCLK1Freq+0x18>)
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	0a12      	lsrs	r2, r2, #8
 8005130:	2307      	movs	r3, #7
 8005132:	4013      	ands	r3, r2
 8005134:	4a02      	ldr	r2, [pc, #8]	@ (8005140 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005136:	5cd3      	ldrb	r3, [r2, r3]
 8005138:	40d8      	lsrs	r0, r3
}    
 800513a:	bd10      	pop	{r4, pc}
 800513c:	40021000 	.word	0x40021000
 8005140:	080083f0 	.word	0x080083f0

08005144 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005144:	b570      	push	{r4, r5, r6, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800514a:	6803      	ldr	r3, [r0, #0]
 800514c:	03db      	lsls	r3, r3, #15
 800514e:	d539      	bpl.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005150:	4b4d      	ldr	r3, [pc, #308]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	00db      	lsls	r3, r3, #3
 8005156:	d469      	bmi.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005158:	4b4b      	ldr	r3, [pc, #300]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800515a:	69da      	ldr	r2, [r3, #28]
 800515c:	2180      	movs	r1, #128	@ 0x80
 800515e:	0549      	lsls	r1, r1, #21
 8005160:	430a      	orrs	r2, r1
 8005162:	61da      	str	r2, [r3, #28]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	400b      	ands	r3, r1
 8005168:	9301      	str	r3, [sp, #4]
 800516a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800516c:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800516e:	4b47      	ldr	r3, [pc, #284]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	05db      	lsls	r3, r3, #23
 8005174:	d55c      	bpl.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xec>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005176:	4b44      	ldr	r3, [pc, #272]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8005178:	6a1a      	ldr	r2, [r3, #32]
 800517a:	23c0      	movs	r3, #192	@ 0xc0
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	0011      	movs	r1, r2
 8005180:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005182:	421a      	tst	r2, r3
 8005184:	d015      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005186:	6863      	ldr	r3, [r4, #4]
 8005188:	22c0      	movs	r2, #192	@ 0xc0
 800518a:	0092      	lsls	r2, r2, #2
 800518c:	4013      	ands	r3, r2
 800518e:	428b      	cmp	r3, r1
 8005190:	d00f      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005192:	4b3d      	ldr	r3, [pc, #244]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8005194:	6a1a      	ldr	r2, [r3, #32]
 8005196:	493e      	ldr	r1, [pc, #248]	@ (8005290 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005198:	4011      	ands	r1, r2
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800519a:	6a1e      	ldr	r6, [r3, #32]
 800519c:	2080      	movs	r0, #128	@ 0x80
 800519e:	0240      	lsls	r0, r0, #9
 80051a0:	4330      	orrs	r0, r6
 80051a2:	6218      	str	r0, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051a4:	6a18      	ldr	r0, [r3, #32]
 80051a6:	4e3b      	ldr	r6, [pc, #236]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80051a8:	4030      	ands	r0, r6
 80051aa:	6218      	str	r0, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80051ac:	6219      	str	r1, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80051ae:	07d2      	lsls	r2, r2, #31
 80051b0:	d452      	bmi.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x114>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051b2:	4a35      	ldr	r2, [pc, #212]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80051b4:	6a13      	ldr	r3, [r2, #32]
 80051b6:	4936      	ldr	r1, [pc, #216]	@ (8005290 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051b8:	400b      	ands	r3, r1
 80051ba:	6861      	ldr	r1, [r4, #4]
 80051bc:	430b      	orrs	r3, r1
 80051be:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80051c0:	2d01      	cmp	r5, #1
 80051c2:	d058      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x132>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	07db      	lsls	r3, r3, #31
 80051c8:	d506      	bpl.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051ca:	4a2f      	ldr	r2, [pc, #188]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80051cc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80051ce:	2103      	movs	r1, #3
 80051d0:	438b      	bics	r3, r1
 80051d2:	68a1      	ldr	r1, [r4, #8]
 80051d4:	430b      	orrs	r3, r1
 80051d6:	6313      	str	r3, [r2, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	079b      	lsls	r3, r3, #30
 80051dc:	d506      	bpl.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051de:	4a2a      	ldr	r2, [pc, #168]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80051e0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80051e2:	492d      	ldr	r1, [pc, #180]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80051e4:	400b      	ands	r3, r1
 80051e6:	68e1      	ldr	r1, [r4, #12]
 80051e8:	430b      	orrs	r3, r1
 80051ea:	6313      	str	r3, [r2, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	069b      	lsls	r3, r3, #26
 80051f0:	d506      	bpl.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80051f2:	4a25      	ldr	r2, [pc, #148]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80051f4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80051f6:	2110      	movs	r1, #16
 80051f8:	438b      	bics	r3, r1
 80051fa:	6921      	ldr	r1, [r4, #16]
 80051fc:	430b      	orrs	r3, r1
 80051fe:	6313      	str	r3, [r2, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005200:	6823      	ldr	r3, [r4, #0]
 8005202:	039b      	lsls	r3, r3, #14
 8005204:	d506      	bpl.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005206:	4a20      	ldr	r2, [pc, #128]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8005208:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800520a:	2180      	movs	r1, #128	@ 0x80
 800520c:	438b      	bics	r3, r1
 800520e:	69a1      	ldr	r1, [r4, #24]
 8005210:	430b      	orrs	r3, r1
 8005212:	6313      	str	r3, [r2, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	055b      	lsls	r3, r3, #21
 8005218:	d532      	bpl.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800521a:	4a1b      	ldr	r2, [pc, #108]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800521c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800521e:	2140      	movs	r1, #64	@ 0x40
 8005220:	438b      	bics	r3, r1
 8005222:	6961      	ldr	r1, [r4, #20]
 8005224:	430b      	orrs	r3, r1
 8005226:	6313      	str	r3, [r2, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005228:	2000      	movs	r0, #0
 800522a:	e02a      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    FlagStatus       pwrclkchanged = RESET;
 800522c:	2500      	movs	r5, #0
 800522e:	e79e      	b.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005230:	4a16      	ldr	r2, [pc, #88]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8005232:	6811      	ldr	r1, [r2, #0]
 8005234:	2380      	movs	r3, #128	@ 0x80
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	430b      	orrs	r3, r1
 800523a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800523c:	f7fd fe16 	bl	8002e6c <HAL_GetTick>
 8005240:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005242:	4b12      	ldr	r3, [pc, #72]	@ (800528c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	05db      	lsls	r3, r3, #23
 8005248:	d495      	bmi.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800524a:	f7fd fe0f 	bl	8002e6c <HAL_GetTick>
 800524e:	1b80      	subs	r0, r0, r6
 8005250:	2864      	cmp	r0, #100	@ 0x64
 8005252:	d9f6      	bls.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          return HAL_TIMEOUT;
 8005254:	2003      	movs	r0, #3
 8005256:	e014      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x13e>
        tickstart = HAL_GetTick();
 8005258:	f7fd fe08 	bl	8002e6c <HAL_GetTick>
 800525c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800525e:	4b0a      	ldr	r3, [pc, #40]	@ (8005288 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	079b      	lsls	r3, r3, #30
 8005264:	d4a5      	bmi.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005266:	f7fd fe01 	bl	8002e6c <HAL_GetTick>
 800526a:	1b80      	subs	r0, r0, r6
 800526c:	4b0b      	ldr	r3, [pc, #44]	@ (800529c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800526e:	4298      	cmp	r0, r3
 8005270:	d9f5      	bls.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x11a>
            return HAL_TIMEOUT;
 8005272:	2003      	movs	r0, #3
 8005274:	e005      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005276:	69d3      	ldr	r3, [r2, #28]
 8005278:	4909      	ldr	r1, [pc, #36]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800527a:	400b      	ands	r3, r1
 800527c:	61d3      	str	r3, [r2, #28]
 800527e:	e7a1      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  return HAL_OK;
 8005280:	2000      	movs	r0, #0
}
 8005282:	b002      	add	sp, #8
 8005284:	bd70      	pop	{r4, r5, r6, pc}
 8005286:	46c0      	nop			@ (mov r8, r8)
 8005288:	40021000 	.word	0x40021000
 800528c:	40007000 	.word	0x40007000
 8005290:	fffffcff 	.word	0xfffffcff
 8005294:	fffeffff 	.word	0xfffeffff
 8005298:	fffcffff 	.word	0xfffcffff
 800529c:	00001388 	.word	0x00001388
 80052a0:	efffffff 	.word	0xefffffff

080052a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	1e04      	subs	r4, r0, #0
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052a8:	d100      	bne.n	80052ac <HAL_SPI_Init+0x8>
 80052aa:	e078      	b.n	800539e <HAL_SPI_Init+0xfa>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052ac:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d107      	bne.n	80052c2 <HAL_SPI_Init+0x1e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052b2:	6842      	ldr	r2, [r0, #4]
 80052b4:	3305      	adds	r3, #5
 80052b6:	33ff      	adds	r3, #255	@ 0xff
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d005      	beq.n	80052c8 <HAL_SPI_Init+0x24>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052bc:	2300      	movs	r3, #0
 80052be:	61c3      	str	r3, [r0, #28]
 80052c0:	e002      	b.n	80052c8 <HAL_SPI_Init+0x24>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052c2:	2300      	movs	r3, #0
 80052c4:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052c6:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052c8:	2300      	movs	r3, #0
 80052ca:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052cc:	335d      	adds	r3, #93	@ 0x5d
 80052ce:	5ce3      	ldrb	r3, [r4, r3]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d05a      	beq.n	800538a <HAL_SPI_Init+0xe6>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052d4:	235d      	movs	r3, #93	@ 0x5d
 80052d6:	2202      	movs	r2, #2
 80052d8:	54e2      	strb	r2, [r4, r3]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	6813      	ldr	r3, [r2, #0]
 80052de:	2140      	movs	r1, #64	@ 0x40
 80052e0:	438b      	bics	r3, r1
 80052e2:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052e4:	68e3      	ldr	r3, [r4, #12]
 80052e6:	22e0      	movs	r2, #224	@ 0xe0
 80052e8:	00d2      	lsls	r2, r2, #3
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d954      	bls.n	8005398 <HAL_SPI_Init+0xf4>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052ee:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80052f0:	21f0      	movs	r1, #240	@ 0xf0
 80052f2:	0109      	lsls	r1, r1, #4
 80052f4:	428b      	cmp	r3, r1
 80052f6:	d005      	beq.n	8005304 <HAL_SPI_Init+0x60>
 80052f8:	21e0      	movs	r1, #224	@ 0xe0
 80052fa:	00c9      	lsls	r1, r1, #3
 80052fc:	428b      	cmp	r3, r1
 80052fe:	d001      	beq.n	8005304 <HAL_SPI_Init+0x60>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005300:	2300      	movs	r3, #0
 8005302:	62a3      	str	r3, [r4, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005304:	6863      	ldr	r3, [r4, #4]
 8005306:	2182      	movs	r1, #130	@ 0x82
 8005308:	0049      	lsls	r1, r1, #1
 800530a:	400b      	ands	r3, r1
 800530c:	68a1      	ldr	r1, [r4, #8]
 800530e:	2084      	movs	r0, #132	@ 0x84
 8005310:	0200      	lsls	r0, r0, #8
 8005312:	4001      	ands	r1, r0
 8005314:	430b      	orrs	r3, r1
 8005316:	6920      	ldr	r0, [r4, #16]
 8005318:	2102      	movs	r1, #2
 800531a:	4001      	ands	r1, r0
 800531c:	430b      	orrs	r3, r1
 800531e:	6960      	ldr	r0, [r4, #20]
 8005320:	2101      	movs	r1, #1
 8005322:	4008      	ands	r0, r1
 8005324:	4303      	orrs	r3, r0
 8005326:	69a0      	ldr	r0, [r4, #24]
 8005328:	2580      	movs	r5, #128	@ 0x80
 800532a:	00ad      	lsls	r5, r5, #2
 800532c:	4028      	ands	r0, r5
 800532e:	4303      	orrs	r3, r0
 8005330:	69e5      	ldr	r5, [r4, #28]
 8005332:	2038      	movs	r0, #56	@ 0x38
 8005334:	4028      	ands	r0, r5
 8005336:	4303      	orrs	r3, r0
 8005338:	6a25      	ldr	r5, [r4, #32]
 800533a:	2080      	movs	r0, #128	@ 0x80
 800533c:	4028      	ands	r0, r5
 800533e:	4303      	orrs	r3, r0
 8005340:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005342:	2580      	movs	r5, #128	@ 0x80
 8005344:	01ad      	lsls	r5, r5, #6
 8005346:	4028      	ands	r0, r5
 8005348:	6825      	ldr	r5, [r4, #0]
 800534a:	4303      	orrs	r3, r0
 800534c:	602b      	str	r3, [r5, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800534e:	8b60      	ldrh	r0, [r4, #26]
 8005350:	2304      	movs	r3, #4
 8005352:	4003      	ands	r3, r0
 8005354:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8005356:	2010      	movs	r0, #16
 8005358:	4028      	ands	r0, r5
 800535a:	4303      	orrs	r3, r0
 800535c:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 800535e:	2008      	movs	r0, #8
 8005360:	4028      	ands	r0, r5
 8005362:	4303      	orrs	r3, r0
 8005364:	68e0      	ldr	r0, [r4, #12]
 8005366:	25f0      	movs	r5, #240	@ 0xf0
 8005368:	012d      	lsls	r5, r5, #4
 800536a:	4028      	ands	r0, r5
 800536c:	4303      	orrs	r3, r0
 800536e:	6820      	ldr	r0, [r4, #0]
 8005370:	4313      	orrs	r3, r2
 8005372:	6043      	str	r3, [r0, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005374:	6822      	ldr	r2, [r4, #0]
 8005376:	69d3      	ldr	r3, [r2, #28]
 8005378:	480a      	ldr	r0, [pc, #40]	@ (80053a4 <HAL_SPI_Init+0x100>)
 800537a:	4003      	ands	r3, r0
 800537c:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800537e:	2300      	movs	r3, #0
 8005380:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005382:	335d      	adds	r3, #93	@ 0x5d
 8005384:	54e1      	strb	r1, [r4, r3]

  return HAL_OK;
 8005386:	2000      	movs	r0, #0
}
 8005388:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 800538a:	335c      	adds	r3, #92	@ 0x5c
 800538c:	2200      	movs	r2, #0
 800538e:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8005390:	0020      	movs	r0, r4
 8005392:	f7fd faeb 	bl	800296c <HAL_SPI_MspInit>
 8005396:	e79d      	b.n	80052d4 <HAL_SPI_Init+0x30>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005398:	2280      	movs	r2, #128	@ 0x80
 800539a:	0152      	lsls	r2, r2, #5
 800539c:	e7a8      	b.n	80052f0 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 800539e:	2001      	movs	r0, #1
 80053a0:	e7f2      	b.n	8005388 <HAL_SPI_Init+0xe4>
 80053a2:	46c0      	nop			@ (mov r8, r8)
 80053a4:	fffff7ff 	.word	0xfffff7ff

080053a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053a8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053aa:	6a05      	ldr	r5, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053ac:	6a03      	ldr	r3, [r0, #32]
 80053ae:	2201      	movs	r2, #1
 80053b0:	4393      	bics	r3, r2
 80053b2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053b6:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053b8:	2473      	movs	r4, #115	@ 0x73
 80053ba:	43a3      	bics	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053bc:	680c      	ldr	r4, [r1, #0]
 80053be:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053c0:	2302      	movs	r3, #2
 80053c2:	439d      	bics	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053c4:	688b      	ldr	r3, [r1, #8]
 80053c6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053c8:	4d15      	ldr	r5, [pc, #84]	@ (8005420 <TIM_OC1_SetConfig+0x78>)
 80053ca:	42a8      	cmp	r0, r5
 80053cc:	d008      	beq.n	80053e0 <TIM_OC1_SetConfig+0x38>
 80053ce:	4d15      	ldr	r5, [pc, #84]	@ (8005424 <TIM_OC1_SetConfig+0x7c>)
 80053d0:	42a8      	cmp	r0, r5
 80053d2:	d005      	beq.n	80053e0 <TIM_OC1_SetConfig+0x38>
 80053d4:	4d14      	ldr	r5, [pc, #80]	@ (8005428 <TIM_OC1_SetConfig+0x80>)
 80053d6:	42a8      	cmp	r0, r5
 80053d8:	d002      	beq.n	80053e0 <TIM_OC1_SetConfig+0x38>
 80053da:	4d14      	ldr	r5, [pc, #80]	@ (800542c <TIM_OC1_SetConfig+0x84>)
 80053dc:	42a8      	cmp	r0, r5
 80053de:	d106      	bne.n	80053ee <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053e0:	2508      	movs	r5, #8
 80053e2:	43ab      	bics	r3, r5
 80053e4:	001d      	movs	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053e6:	68cb      	ldr	r3, [r1, #12]
 80053e8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053ea:	2504      	movs	r5, #4
 80053ec:	43ab      	bics	r3, r5
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ee:	4d0c      	ldr	r5, [pc, #48]	@ (8005420 <TIM_OC1_SetConfig+0x78>)
 80053f0:	42a8      	cmp	r0, r5
 80053f2:	d008      	beq.n	8005406 <TIM_OC1_SetConfig+0x5e>
 80053f4:	4d0b      	ldr	r5, [pc, #44]	@ (8005424 <TIM_OC1_SetConfig+0x7c>)
 80053f6:	42a8      	cmp	r0, r5
 80053f8:	d005      	beq.n	8005406 <TIM_OC1_SetConfig+0x5e>
 80053fa:	4d0b      	ldr	r5, [pc, #44]	@ (8005428 <TIM_OC1_SetConfig+0x80>)
 80053fc:	42a8      	cmp	r0, r5
 80053fe:	d002      	beq.n	8005406 <TIM_OC1_SetConfig+0x5e>
 8005400:	4d0a      	ldr	r5, [pc, #40]	@ (800542c <TIM_OC1_SetConfig+0x84>)
 8005402:	42a8      	cmp	r0, r5
 8005404:	d105      	bne.n	8005412 <TIM_OC1_SetConfig+0x6a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005406:	4d0a      	ldr	r5, [pc, #40]	@ (8005430 <TIM_OC1_SetConfig+0x88>)
 8005408:	402a      	ands	r2, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800540a:	694d      	ldr	r5, [r1, #20]
 800540c:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800540e:	698a      	ldr	r2, [r1, #24]
 8005410:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005412:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005414:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005416:	684a      	ldr	r2, [r1, #4]
 8005418:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800541a:	6203      	str	r3, [r0, #32]
}
 800541c:	bd30      	pop	{r4, r5, pc}
 800541e:	46c0      	nop			@ (mov r8, r8)
 8005420:	40012c00 	.word	0x40012c00
 8005424:	40014000 	.word	0x40014000
 8005428:	40014400 	.word	0x40014400
 800542c:	40014800 	.word	0x40014800
 8005430:	fffffcff 	.word	0xfffffcff

08005434 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005434:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005436:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005438:	6a03      	ldr	r3, [r0, #32]
 800543a:	4a18      	ldr	r2, [pc, #96]	@ (800549c <TIM_OC3_SetConfig+0x68>)
 800543c:	4013      	ands	r3, r2
 800543e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005440:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005442:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005444:	2573      	movs	r5, #115	@ 0x73
 8005446:	43ab      	bics	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005448:	680d      	ldr	r5, [r1, #0]
 800544a:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800544c:	4b14      	ldr	r3, [pc, #80]	@ (80054a0 <TIM_OC3_SetConfig+0x6c>)
 800544e:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005450:	688b      	ldr	r3, [r1, #8]
 8005452:	021b      	lsls	r3, r3, #8
 8005454:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005456:	4c13      	ldr	r4, [pc, #76]	@ (80054a4 <TIM_OC3_SetConfig+0x70>)
 8005458:	42a0      	cmp	r0, r4
 800545a:	d009      	beq.n	8005470 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800545c:	4c12      	ldr	r4, [pc, #72]	@ (80054a8 <TIM_OC3_SetConfig+0x74>)
 800545e:	42a0      	cmp	r0, r4
 8005460:	d00d      	beq.n	800547e <TIM_OC3_SetConfig+0x4a>
 8005462:	4c12      	ldr	r4, [pc, #72]	@ (80054ac <TIM_OC3_SetConfig+0x78>)
 8005464:	42a0      	cmp	r0, r4
 8005466:	d00a      	beq.n	800547e <TIM_OC3_SetConfig+0x4a>
 8005468:	4c11      	ldr	r4, [pc, #68]	@ (80054b0 <TIM_OC3_SetConfig+0x7c>)
 800546a:	42a0      	cmp	r0, r4
 800546c:	d10f      	bne.n	800548e <TIM_OC3_SetConfig+0x5a>
 800546e:	e006      	b.n	800547e <TIM_OC3_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC3NP;
 8005470:	4c10      	ldr	r4, [pc, #64]	@ (80054b4 <TIM_OC3_SetConfig+0x80>)
 8005472:	401c      	ands	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005474:	68cb      	ldr	r3, [r1, #12]
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 800547a:	4c0f      	ldr	r4, [pc, #60]	@ (80054b8 <TIM_OC3_SetConfig+0x84>)
 800547c:	4023      	ands	r3, r4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800547e:	4c0f      	ldr	r4, [pc, #60]	@ (80054bc <TIM_OC3_SetConfig+0x88>)
 8005480:	4022      	ands	r2, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005482:	694c      	ldr	r4, [r1, #20]
 8005484:	0124      	lsls	r4, r4, #4
 8005486:	4314      	orrs	r4, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005488:	698a      	ldr	r2, [r1, #24]
 800548a:	0112      	lsls	r2, r2, #4
 800548c:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800548e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005490:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005492:	684a      	ldr	r2, [r1, #4]
 8005494:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005496:	6203      	str	r3, [r0, #32]
}
 8005498:	bd30      	pop	{r4, r5, pc}
 800549a:	46c0      	nop			@ (mov r8, r8)
 800549c:	fffffeff 	.word	0xfffffeff
 80054a0:	fffffdff 	.word	0xfffffdff
 80054a4:	40012c00 	.word	0x40012c00
 80054a8:	40014000 	.word	0x40014000
 80054ac:	40014400 	.word	0x40014400
 80054b0:	40014800 	.word	0x40014800
 80054b4:	fffff7ff 	.word	0xfffff7ff
 80054b8:	fffffbff 	.word	0xfffffbff
 80054bc:	ffffcfff 	.word	0xffffcfff

080054c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054c0:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054c2:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054c4:	6a03      	ldr	r3, [r0, #32]
 80054c6:	4a13      	ldr	r2, [pc, #76]	@ (8005514 <TIM_OC4_SetConfig+0x54>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054cc:	6843      	ldr	r3, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ce:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054d0:	4d11      	ldr	r5, [pc, #68]	@ (8005518 <TIM_OC4_SetConfig+0x58>)
 80054d2:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054d4:	680d      	ldr	r5, [r1, #0]
 80054d6:	022d      	lsls	r5, r5, #8
 80054d8:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054da:	4a10      	ldr	r2, [pc, #64]	@ (800551c <TIM_OC4_SetConfig+0x5c>)
 80054dc:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054de:	688a      	ldr	r2, [r1, #8]
 80054e0:	0312      	lsls	r2, r2, #12
 80054e2:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e4:	4c0e      	ldr	r4, [pc, #56]	@ (8005520 <TIM_OC4_SetConfig+0x60>)
 80054e6:	42a0      	cmp	r0, r4
 80054e8:	d008      	beq.n	80054fc <TIM_OC4_SetConfig+0x3c>
 80054ea:	4c0e      	ldr	r4, [pc, #56]	@ (8005524 <TIM_OC4_SetConfig+0x64>)
 80054ec:	42a0      	cmp	r0, r4
 80054ee:	d005      	beq.n	80054fc <TIM_OC4_SetConfig+0x3c>
 80054f0:	4c0d      	ldr	r4, [pc, #52]	@ (8005528 <TIM_OC4_SetConfig+0x68>)
 80054f2:	42a0      	cmp	r0, r4
 80054f4:	d002      	beq.n	80054fc <TIM_OC4_SetConfig+0x3c>
 80054f6:	4c0d      	ldr	r4, [pc, #52]	@ (800552c <TIM_OC4_SetConfig+0x6c>)
 80054f8:	42a0      	cmp	r0, r4
 80054fa:	d104      	bne.n	8005506 <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054fc:	4c0c      	ldr	r4, [pc, #48]	@ (8005530 <TIM_OC4_SetConfig+0x70>)
 80054fe:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005500:	694b      	ldr	r3, [r1, #20]
 8005502:	019b      	lsls	r3, r3, #6
 8005504:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005506:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005508:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800550a:	684b      	ldr	r3, [r1, #4]
 800550c:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800550e:	6202      	str	r2, [r0, #32]
}
 8005510:	bd30      	pop	{r4, r5, pc}
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	ffffefff 	.word	0xffffefff
 8005518:	ffff8cff 	.word	0xffff8cff
 800551c:	ffffdfff 	.word	0xffffdfff
 8005520:	40012c00 	.word	0x40012c00
 8005524:	40014000 	.word	0x40014000
 8005528:	40014400 	.word	0x40014400
 800552c:	40014800 	.word	0x40014800
 8005530:	ffffbfff 	.word	0xffffbfff

08005534 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005534:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005536:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005538:	6a04      	ldr	r4, [r0, #32]
 800553a:	2501      	movs	r5, #1
 800553c:	43ac      	bics	r4, r5
 800553e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005540:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005542:	35ef      	adds	r5, #239	@ 0xef
 8005544:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005546:	0112      	lsls	r2, r2, #4
 8005548:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800554a:	240a      	movs	r4, #10
 800554c:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 800554e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005550:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005552:	6203      	str	r3, [r0, #32]
}
 8005554:	bd30      	pop	{r4, r5, pc}
	...

08005558 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005558:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800555a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800555c:	6a04      	ldr	r4, [r0, #32]
 800555e:	2510      	movs	r5, #16
 8005560:	43ac      	bics	r4, r5
 8005562:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005564:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005566:	4d05      	ldr	r5, [pc, #20]	@ (800557c <TIM_TI2_ConfigInputStage+0x24>)
 8005568:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800556a:	0312      	lsls	r2, r2, #12
 800556c:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800556e:	24a0      	movs	r4, #160	@ 0xa0
 8005570:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8005572:	0109      	lsls	r1, r1, #4
 8005574:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005576:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005578:	6201      	str	r1, [r0, #32]
}
 800557a:	bd30      	pop	{r4, r5, pc}
 800557c:	ffff0fff 	.word	0xffff0fff

08005580 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005580:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005582:	2270      	movs	r2, #112	@ 0x70
 8005584:	4393      	bics	r3, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005586:	430b      	orrs	r3, r1
 8005588:	3a69      	subs	r2, #105	@ 0x69
 800558a:	4313      	orrs	r3, r2
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800558c:	6083      	str	r3, [r0, #8]
}
 800558e:	4770      	bx	lr

08005590 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005590:	233d      	movs	r3, #61	@ 0x3d
 8005592:	5cc3      	ldrb	r3, [r0, r3]
 8005594:	2b01      	cmp	r3, #1
 8005596:	d121      	bne.n	80055dc <HAL_TIM_Base_Start+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 8005598:	333c      	adds	r3, #60	@ 0x3c
 800559a:	2202      	movs	r2, #2
 800559c:	54c2      	strb	r2, [r0, r3]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800559e:	6803      	ldr	r3, [r0, #0]
 80055a0:	4a10      	ldr	r2, [pc, #64]	@ (80055e4 <HAL_TIM_Base_Start+0x54>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d00f      	beq.n	80055c6 <HAL_TIM_Base_Start+0x36>
 80055a6:	2280      	movs	r2, #128	@ 0x80
 80055a8:	05d2      	lsls	r2, r2, #23
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d00b      	beq.n	80055c6 <HAL_TIM_Base_Start+0x36>
 80055ae:	4a0e      	ldr	r2, [pc, #56]	@ (80055e8 <HAL_TIM_Base_Start+0x58>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d008      	beq.n	80055c6 <HAL_TIM_Base_Start+0x36>
 80055b4:	4a0d      	ldr	r2, [pc, #52]	@ (80055ec <HAL_TIM_Base_Start+0x5c>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d005      	beq.n	80055c6 <HAL_TIM_Base_Start+0x36>
    __HAL_TIM_ENABLE(htim);
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	2101      	movs	r1, #1
 80055be:	430a      	orrs	r2, r1
 80055c0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80055c2:	2000      	movs	r0, #0
 80055c4:	e00b      	b.n	80055de <HAL_TIM_Base_Start+0x4e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055c6:	6899      	ldr	r1, [r3, #8]
 80055c8:	2207      	movs	r2, #7
 80055ca:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055cc:	2a06      	cmp	r2, #6
 80055ce:	d007      	beq.n	80055e0 <HAL_TIM_Base_Start+0x50>
      __HAL_TIM_ENABLE(htim);
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	2101      	movs	r1, #1
 80055d4:	430a      	orrs	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80055d8:	2000      	movs	r0, #0
 80055da:	e000      	b.n	80055de <HAL_TIM_Base_Start+0x4e>
    return HAL_ERROR;
 80055dc:	2001      	movs	r0, #1
}
 80055de:	4770      	bx	lr
  return HAL_OK;
 80055e0:	2000      	movs	r0, #0
 80055e2:	e7fc      	b.n	80055de <HAL_TIM_Base_Start+0x4e>
 80055e4:	40012c00 	.word	0x40012c00
 80055e8:	40000400 	.word	0x40000400
 80055ec:	40014000 	.word	0x40014000

080055f0 <HAL_TIM_PWM_MspInit>:
}
 80055f0:	4770      	bx	lr
	...

080055f4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80055f4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055f6:	4a24      	ldr	r2, [pc, #144]	@ (8005688 <TIM_Base_SetConfig+0x94>)
 80055f8:	4290      	cmp	r0, r2
 80055fa:	d006      	beq.n	800560a <TIM_Base_SetConfig+0x16>
 80055fc:	2280      	movs	r2, #128	@ 0x80
 80055fe:	05d2      	lsls	r2, r2, #23
 8005600:	4290      	cmp	r0, r2
 8005602:	d002      	beq.n	800560a <TIM_Base_SetConfig+0x16>
 8005604:	4a21      	ldr	r2, [pc, #132]	@ (800568c <TIM_Base_SetConfig+0x98>)
 8005606:	4290      	cmp	r0, r2
 8005608:	d103      	bne.n	8005612 <TIM_Base_SetConfig+0x1e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800560a:	2270      	movs	r2, #112	@ 0x70
 800560c:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800560e:	684a      	ldr	r2, [r1, #4]
 8005610:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005612:	4a1d      	ldr	r2, [pc, #116]	@ (8005688 <TIM_Base_SetConfig+0x94>)
 8005614:	4290      	cmp	r0, r2
 8005616:	d012      	beq.n	800563e <TIM_Base_SetConfig+0x4a>
 8005618:	2280      	movs	r2, #128	@ 0x80
 800561a:	05d2      	lsls	r2, r2, #23
 800561c:	4290      	cmp	r0, r2
 800561e:	d00e      	beq.n	800563e <TIM_Base_SetConfig+0x4a>
 8005620:	4a1a      	ldr	r2, [pc, #104]	@ (800568c <TIM_Base_SetConfig+0x98>)
 8005622:	4290      	cmp	r0, r2
 8005624:	d00b      	beq.n	800563e <TIM_Base_SetConfig+0x4a>
 8005626:	4a1a      	ldr	r2, [pc, #104]	@ (8005690 <TIM_Base_SetConfig+0x9c>)
 8005628:	4290      	cmp	r0, r2
 800562a:	d008      	beq.n	800563e <TIM_Base_SetConfig+0x4a>
 800562c:	4a19      	ldr	r2, [pc, #100]	@ (8005694 <TIM_Base_SetConfig+0xa0>)
 800562e:	4290      	cmp	r0, r2
 8005630:	d005      	beq.n	800563e <TIM_Base_SetConfig+0x4a>
 8005632:	4a19      	ldr	r2, [pc, #100]	@ (8005698 <TIM_Base_SetConfig+0xa4>)
 8005634:	4290      	cmp	r0, r2
 8005636:	d002      	beq.n	800563e <TIM_Base_SetConfig+0x4a>
 8005638:	4a18      	ldr	r2, [pc, #96]	@ (800569c <TIM_Base_SetConfig+0xa8>)
 800563a:	4290      	cmp	r0, r2
 800563c:	d103      	bne.n	8005646 <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 800563e:	4a18      	ldr	r2, [pc, #96]	@ (80056a0 <TIM_Base_SetConfig+0xac>)
 8005640:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005642:	68cb      	ldr	r3, [r1, #12]
 8005644:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005646:	2280      	movs	r2, #128	@ 0x80
 8005648:	4393      	bics	r3, r2
 800564a:	694a      	ldr	r2, [r1, #20]
 800564c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800564e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005650:	688b      	ldr	r3, [r1, #8]
 8005652:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005654:	680b      	ldr	r3, [r1, #0]
 8005656:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005658:	4b0b      	ldr	r3, [pc, #44]	@ (8005688 <TIM_Base_SetConfig+0x94>)
 800565a:	4298      	cmp	r0, r3
 800565c:	d008      	beq.n	8005670 <TIM_Base_SetConfig+0x7c>
 800565e:	4b0d      	ldr	r3, [pc, #52]	@ (8005694 <TIM_Base_SetConfig+0xa0>)
 8005660:	4298      	cmp	r0, r3
 8005662:	d005      	beq.n	8005670 <TIM_Base_SetConfig+0x7c>
 8005664:	4b0c      	ldr	r3, [pc, #48]	@ (8005698 <TIM_Base_SetConfig+0xa4>)
 8005666:	4298      	cmp	r0, r3
 8005668:	d002      	beq.n	8005670 <TIM_Base_SetConfig+0x7c>
 800566a:	4b0c      	ldr	r3, [pc, #48]	@ (800569c <TIM_Base_SetConfig+0xa8>)
 800566c:	4298      	cmp	r0, r3
 800566e:	d101      	bne.n	8005674 <TIM_Base_SetConfig+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 8005670:	690b      	ldr	r3, [r1, #16]
 8005672:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005674:	2301      	movs	r3, #1
 8005676:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005678:	6902      	ldr	r2, [r0, #16]
 800567a:	4213      	tst	r3, r2
 800567c:	d003      	beq.n	8005686 <TIM_Base_SetConfig+0x92>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800567e:	6903      	ldr	r3, [r0, #16]
 8005680:	2201      	movs	r2, #1
 8005682:	4393      	bics	r3, r2
 8005684:	6103      	str	r3, [r0, #16]
}
 8005686:	4770      	bx	lr
 8005688:	40012c00 	.word	0x40012c00
 800568c:	40000400 	.word	0x40000400
 8005690:	40002000 	.word	0x40002000
 8005694:	40014000 	.word	0x40014000
 8005698:	40014400 	.word	0x40014400
 800569c:	40014800 	.word	0x40014800
 80056a0:	fffffcff 	.word	0xfffffcff

080056a4 <HAL_TIM_Base_Init>:
{
 80056a4:	b570      	push	{r4, r5, r6, lr}
 80056a6:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80056a8:	d026      	beq.n	80056f8 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80056aa:	233d      	movs	r3, #61	@ 0x3d
 80056ac:	5cc3      	ldrb	r3, [r0, r3]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d01c      	beq.n	80056ec <HAL_TIM_Base_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80056b2:	253d      	movs	r5, #61	@ 0x3d
 80056b4:	2302      	movs	r3, #2
 80056b6:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056b8:	0021      	movs	r1, r4
 80056ba:	c901      	ldmia	r1!, {r0}
 80056bc:	f7ff ff9a 	bl	80055f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056c0:	2301      	movs	r3, #1
 80056c2:	2246      	movs	r2, #70	@ 0x46
 80056c4:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c6:	3a08      	subs	r2, #8
 80056c8:	54a3      	strb	r3, [r4, r2]
 80056ca:	3201      	adds	r2, #1
 80056cc:	54a3      	strb	r3, [r4, r2]
 80056ce:	3201      	adds	r2, #1
 80056d0:	54a3      	strb	r3, [r4, r2]
 80056d2:	3201      	adds	r2, #1
 80056d4:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056d6:	3201      	adds	r2, #1
 80056d8:	54a3      	strb	r3, [r4, r2]
 80056da:	3201      	adds	r2, #1
 80056dc:	54a3      	strb	r3, [r4, r2]
 80056de:	3201      	adds	r2, #1
 80056e0:	54a3      	strb	r3, [r4, r2]
 80056e2:	3201      	adds	r2, #1
 80056e4:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80056e6:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80056e8:	2000      	movs	r0, #0
}
 80056ea:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80056ec:	333c      	adds	r3, #60	@ 0x3c
 80056ee:	2200      	movs	r2, #0
 80056f0:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80056f2:	f7fd fa1f 	bl	8002b34 <HAL_TIM_Base_MspInit>
 80056f6:	e7dc      	b.n	80056b2 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80056f8:	2001      	movs	r0, #1
 80056fa:	e7f6      	b.n	80056ea <HAL_TIM_Base_Init+0x46>

080056fc <HAL_TIM_PWM_Init>:
{
 80056fc:	b570      	push	{r4, r5, r6, lr}
 80056fe:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8005700:	d026      	beq.n	8005750 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005702:	233d      	movs	r3, #61	@ 0x3d
 8005704:	5cc3      	ldrb	r3, [r0, r3]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d01c      	beq.n	8005744 <HAL_TIM_PWM_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800570a:	253d      	movs	r5, #61	@ 0x3d
 800570c:	2302      	movs	r3, #2
 800570e:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005710:	0021      	movs	r1, r4
 8005712:	c901      	ldmia	r1!, {r0}
 8005714:	f7ff ff6e 	bl	80055f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005718:	2301      	movs	r3, #1
 800571a:	2246      	movs	r2, #70	@ 0x46
 800571c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800571e:	3a08      	subs	r2, #8
 8005720:	54a3      	strb	r3, [r4, r2]
 8005722:	3201      	adds	r2, #1
 8005724:	54a3      	strb	r3, [r4, r2]
 8005726:	3201      	adds	r2, #1
 8005728:	54a3      	strb	r3, [r4, r2]
 800572a:	3201      	adds	r2, #1
 800572c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800572e:	3201      	adds	r2, #1
 8005730:	54a3      	strb	r3, [r4, r2]
 8005732:	3201      	adds	r2, #1
 8005734:	54a3      	strb	r3, [r4, r2]
 8005736:	3201      	adds	r2, #1
 8005738:	54a3      	strb	r3, [r4, r2]
 800573a:	3201      	adds	r2, #1
 800573c:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800573e:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8005740:	2000      	movs	r0, #0
}
 8005742:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005744:	333c      	adds	r3, #60	@ 0x3c
 8005746:	2200      	movs	r2, #0
 8005748:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 800574a:	f7ff ff51 	bl	80055f0 <HAL_TIM_PWM_MspInit>
 800574e:	e7dc      	b.n	800570a <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8005750:	2001      	movs	r0, #1
 8005752:	e7f6      	b.n	8005742 <HAL_TIM_PWM_Init+0x46>

08005754 <TIM_OC2_SetConfig>:
{
 8005754:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8005756:	6a02      	ldr	r2, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005758:	6a03      	ldr	r3, [r0, #32]
 800575a:	2410      	movs	r4, #16
 800575c:	43a3      	bics	r3, r4
 800575e:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005760:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005762:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005764:	4d16      	ldr	r5, [pc, #88]	@ (80057c0 <TIM_OC2_SetConfig+0x6c>)
 8005766:	402b      	ands	r3, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005768:	680d      	ldr	r5, [r1, #0]
 800576a:	022d      	lsls	r5, r5, #8
 800576c:	431d      	orrs	r5, r3
  tmpccer &= ~TIM_CCER_CC2P;
 800576e:	2320      	movs	r3, #32
 8005770:	439a      	bics	r2, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005772:	688b      	ldr	r3, [r1, #8]
 8005774:	011b      	lsls	r3, r3, #4
 8005776:	4313      	orrs	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005778:	4a12      	ldr	r2, [pc, #72]	@ (80057c4 <TIM_OC2_SetConfig+0x70>)
 800577a:	4290      	cmp	r0, r2
 800577c:	d009      	beq.n	8005792 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800577e:	4a12      	ldr	r2, [pc, #72]	@ (80057c8 <TIM_OC2_SetConfig+0x74>)
 8005780:	4290      	cmp	r0, r2
 8005782:	d00e      	beq.n	80057a2 <TIM_OC2_SetConfig+0x4e>
 8005784:	4a11      	ldr	r2, [pc, #68]	@ (80057cc <TIM_OC2_SetConfig+0x78>)
 8005786:	4290      	cmp	r0, r2
 8005788:	d00b      	beq.n	80057a2 <TIM_OC2_SetConfig+0x4e>
 800578a:	4a11      	ldr	r2, [pc, #68]	@ (80057d0 <TIM_OC2_SetConfig+0x7c>)
 800578c:	4290      	cmp	r0, r2
 800578e:	d110      	bne.n	80057b2 <TIM_OC2_SetConfig+0x5e>
 8005790:	e007      	b.n	80057a2 <TIM_OC2_SetConfig+0x4e>
    tmpccer &= ~TIM_CCER_CC2NP;
 8005792:	2280      	movs	r2, #128	@ 0x80
 8005794:	4393      	bics	r3, r2
 8005796:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005798:	68cb      	ldr	r3, [r1, #12]
 800579a:	011b      	lsls	r3, r3, #4
 800579c:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800579e:	3a40      	subs	r2, #64	@ 0x40
 80057a0:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057a2:	4a0c      	ldr	r2, [pc, #48]	@ (80057d4 <TIM_OC2_SetConfig+0x80>)
 80057a4:	4014      	ands	r4, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057a6:	694a      	ldr	r2, [r1, #20]
 80057a8:	0092      	lsls	r2, r2, #2
 80057aa:	4322      	orrs	r2, r4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057ac:	698c      	ldr	r4, [r1, #24]
 80057ae:	00a4      	lsls	r4, r4, #2
 80057b0:	4314      	orrs	r4, r2
  TIMx->CR2 = tmpcr2;
 80057b2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80057b4:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80057b6:	684a      	ldr	r2, [r1, #4]
 80057b8:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80057ba:	6203      	str	r3, [r0, #32]
}
 80057bc:	bd70      	pop	{r4, r5, r6, pc}
 80057be:	46c0      	nop			@ (mov r8, r8)
 80057c0:	ffff8cff 	.word	0xffff8cff
 80057c4:	40012c00 	.word	0x40012c00
 80057c8:	40014000 	.word	0x40014000
 80057cc:	40014400 	.word	0x40014400
 80057d0:	40014800 	.word	0x40014800
 80057d4:	fffff3ff 	.word	0xfffff3ff

080057d8 <HAL_TIM_PWM_ConfigChannel>:
{
 80057d8:	b570      	push	{r4, r5, r6, lr}
 80057da:	0004      	movs	r4, r0
 80057dc:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 80057de:	233c      	movs	r3, #60	@ 0x3c
 80057e0:	5cc3      	ldrb	r3, [r0, r3]
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d100      	bne.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x10>
 80057e6:	e06a      	b.n	80058be <HAL_TIM_PWM_ConfigChannel+0xe6>
 80057e8:	233c      	movs	r3, #60	@ 0x3c
 80057ea:	2101      	movs	r1, #1
 80057ec:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 80057ee:	2a08      	cmp	r2, #8
 80057f0:	d050      	beq.n	8005894 <HAL_TIM_PWM_ConfigChannel+0xbc>
 80057f2:	d81c      	bhi.n	800582e <HAL_TIM_PWM_ConfigChannel+0x56>
 80057f4:	2a00      	cmp	r2, #0
 80057f6:	d035      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80057f8:	2a04      	cmp	r2, #4
 80057fa:	d116      	bne.n	800582a <HAL_TIM_PWM_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057fc:	6800      	ldr	r0, [r0, #0]
 80057fe:	0029      	movs	r1, r5
 8005800:	f7ff ffa8 	bl	8005754 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005804:	6822      	ldr	r2, [r4, #0]
 8005806:	6991      	ldr	r1, [r2, #24]
 8005808:	2380      	movs	r3, #128	@ 0x80
 800580a:	011b      	lsls	r3, r3, #4
 800580c:	430b      	orrs	r3, r1
 800580e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005810:	6822      	ldr	r2, [r4, #0]
 8005812:	6993      	ldr	r3, [r2, #24]
 8005814:	492b      	ldr	r1, [pc, #172]	@ (80058c4 <HAL_TIM_PWM_ConfigChannel+0xec>)
 8005816:	400b      	ands	r3, r1
 8005818:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800581a:	6821      	ldr	r1, [r4, #0]
 800581c:	698b      	ldr	r3, [r1, #24]
 800581e:	692a      	ldr	r2, [r5, #16]
 8005820:	0212      	lsls	r2, r2, #8
 8005822:	4313      	orrs	r3, r2
 8005824:	618b      	str	r3, [r1, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005826:	2000      	movs	r0, #0
      break;
 8005828:	e030      	b.n	800588c <HAL_TIM_PWM_ConfigChannel+0xb4>
  switch (Channel)
 800582a:	2001      	movs	r0, #1
 800582c:	e02e      	b.n	800588c <HAL_TIM_PWM_ConfigChannel+0xb4>
 800582e:	2a0c      	cmp	r2, #12
 8005830:	d116      	bne.n	8005860 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005832:	6800      	ldr	r0, [r0, #0]
 8005834:	0029      	movs	r1, r5
 8005836:	f7ff fe43 	bl	80054c0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800583a:	6822      	ldr	r2, [r4, #0]
 800583c:	69d1      	ldr	r1, [r2, #28]
 800583e:	2380      	movs	r3, #128	@ 0x80
 8005840:	011b      	lsls	r3, r3, #4
 8005842:	430b      	orrs	r3, r1
 8005844:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005846:	6822      	ldr	r2, [r4, #0]
 8005848:	69d3      	ldr	r3, [r2, #28]
 800584a:	491e      	ldr	r1, [pc, #120]	@ (80058c4 <HAL_TIM_PWM_ConfigChannel+0xec>)
 800584c:	400b      	ands	r3, r1
 800584e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005850:	6821      	ldr	r1, [r4, #0]
 8005852:	69cb      	ldr	r3, [r1, #28]
 8005854:	692a      	ldr	r2, [r5, #16]
 8005856:	0212      	lsls	r2, r2, #8
 8005858:	4313      	orrs	r3, r2
 800585a:	61cb      	str	r3, [r1, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800585c:	2000      	movs	r0, #0
      break;
 800585e:	e015      	b.n	800588c <HAL_TIM_PWM_ConfigChannel+0xb4>
  switch (Channel)
 8005860:	2001      	movs	r0, #1
 8005862:	e013      	b.n	800588c <HAL_TIM_PWM_ConfigChannel+0xb4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005864:	6800      	ldr	r0, [r0, #0]
 8005866:	0029      	movs	r1, r5
 8005868:	f7ff fd9e 	bl	80053a8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800586c:	6822      	ldr	r2, [r4, #0]
 800586e:	6993      	ldr	r3, [r2, #24]
 8005870:	2108      	movs	r1, #8
 8005872:	430b      	orrs	r3, r1
 8005874:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005876:	6822      	ldr	r2, [r4, #0]
 8005878:	6993      	ldr	r3, [r2, #24]
 800587a:	3904      	subs	r1, #4
 800587c:	438b      	bics	r3, r1
 800587e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005880:	6822      	ldr	r2, [r4, #0]
 8005882:	6993      	ldr	r3, [r2, #24]
 8005884:	6929      	ldr	r1, [r5, #16]
 8005886:	430b      	orrs	r3, r1
 8005888:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800588a:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 800588c:	233c      	movs	r3, #60	@ 0x3c
 800588e:	2200      	movs	r2, #0
 8005890:	54e2      	strb	r2, [r4, r3]
}
 8005892:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005894:	6800      	ldr	r0, [r0, #0]
 8005896:	0029      	movs	r1, r5
 8005898:	f7ff fdcc 	bl	8005434 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800589c:	6822      	ldr	r2, [r4, #0]
 800589e:	69d3      	ldr	r3, [r2, #28]
 80058a0:	2108      	movs	r1, #8
 80058a2:	430b      	orrs	r3, r1
 80058a4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058a6:	6822      	ldr	r2, [r4, #0]
 80058a8:	69d3      	ldr	r3, [r2, #28]
 80058aa:	3904      	subs	r1, #4
 80058ac:	438b      	bics	r3, r1
 80058ae:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058b0:	6822      	ldr	r2, [r4, #0]
 80058b2:	69d3      	ldr	r3, [r2, #28]
 80058b4:	6929      	ldr	r1, [r5, #16]
 80058b6:	430b      	orrs	r3, r1
 80058b8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80058ba:	2000      	movs	r0, #0
      break;
 80058bc:	e7e6      	b.n	800588c <HAL_TIM_PWM_ConfigChannel+0xb4>
  __HAL_LOCK(htim);
 80058be:	2002      	movs	r0, #2
 80058c0:	e7e7      	b.n	8005892 <HAL_TIM_PWM_ConfigChannel+0xba>
 80058c2:	46c0      	nop			@ (mov r8, r8)
 80058c4:	fffffbff 	.word	0xfffffbff

080058c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058c8:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058ca:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058cc:	4d03      	ldr	r5, [pc, #12]	@ (80058dc <TIM_ETR_SetConfig+0x14>)
 80058ce:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058d0:	021b      	lsls	r3, r3, #8
 80058d2:	4313      	orrs	r3, r2
 80058d4:	430b      	orrs	r3, r1
 80058d6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058d8:	6083      	str	r3, [r0, #8]
}
 80058da:	bd30      	pop	{r4, r5, pc}
 80058dc:	ffff00ff 	.word	0xffff00ff

080058e0 <HAL_TIM_ConfigClockSource>:
{
 80058e0:	b510      	push	{r4, lr}
 80058e2:	0004      	movs	r4, r0
 80058e4:	000b      	movs	r3, r1
  __HAL_LOCK(htim);
 80058e6:	223c      	movs	r2, #60	@ 0x3c
 80058e8:	5c82      	ldrb	r2, [r0, r2]
 80058ea:	2a01      	cmp	r2, #1
 80058ec:	d100      	bne.n	80058f0 <HAL_TIM_ConfigClockSource+0x10>
 80058ee:	e077      	b.n	80059e0 <HAL_TIM_ConfigClockSource+0x100>
 80058f0:	223c      	movs	r2, #60	@ 0x3c
 80058f2:	2101      	movs	r1, #1
 80058f4:	5481      	strb	r1, [r0, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 80058f6:	3201      	adds	r2, #1
 80058f8:	3101      	adds	r1, #1
 80058fa:	5481      	strb	r1, [r0, r2]
  tmpsmcr = htim->Instance->SMCR;
 80058fc:	6801      	ldr	r1, [r0, #0]
 80058fe:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005900:	4838      	ldr	r0, [pc, #224]	@ (80059e4 <HAL_TIM_ConfigClockSource+0x104>)
 8005902:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 8005904:	608a      	str	r2, [r1, #8]
  switch (sClockSourceConfig->ClockSource)
 8005906:	6819      	ldr	r1, [r3, #0]
 8005908:	2960      	cmp	r1, #96	@ 0x60
 800590a:	d04f      	beq.n	80059ac <HAL_TIM_ConfigClockSource+0xcc>
 800590c:	d823      	bhi.n	8005956 <HAL_TIM_ConfigClockSource+0x76>
 800590e:	2940      	cmp	r1, #64	@ 0x40
 8005910:	d057      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0xe2>
 8005912:	d811      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x58>
 8005914:	2920      	cmp	r1, #32
 8005916:	d004      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x42>
 8005918:	d80a      	bhi.n	8005930 <HAL_TIM_ConfigClockSource+0x50>
 800591a:	2900      	cmp	r1, #0
 800591c:	d001      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x42>
 800591e:	2910      	cmp	r1, #16
 8005920:	d104      	bne.n	800592c <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005922:	6820      	ldr	r0, [r4, #0]
 8005924:	f7ff fe2c 	bl	8005580 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005928:	2000      	movs	r0, #0
      break;
 800592a:	e02a      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 800592c:	2001      	movs	r0, #1
 800592e:	e028      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8005930:	2930      	cmp	r1, #48	@ 0x30
 8005932:	d0f6      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x42>
      status = HAL_ERROR;
 8005934:	2001      	movs	r0, #1
 8005936:	e024      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8005938:	2950      	cmp	r1, #80	@ 0x50
 800593a:	d10a      	bne.n	8005952 <HAL_TIM_ConfigClockSource+0x72>
                               sClockSourceConfig->ClockPolarity,
 800593c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800593e:	68da      	ldr	r2, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005940:	6820      	ldr	r0, [r4, #0]
 8005942:	f7ff fdf7 	bl	8005534 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005946:	6820      	ldr	r0, [r4, #0]
 8005948:	2150      	movs	r1, #80	@ 0x50
 800594a:	f7ff fe19 	bl	8005580 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800594e:	2000      	movs	r0, #0
      break;
 8005950:	e017      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 8005952:	2001      	movs	r0, #1
 8005954:	e015      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8005956:	2280      	movs	r2, #128	@ 0x80
 8005958:	0152      	lsls	r2, r2, #5
 800595a:	4291      	cmp	r1, r2
 800595c:	d03c      	beq.n	80059d8 <HAL_TIM_ConfigClockSource+0xf8>
 800595e:	2280      	movs	r2, #128	@ 0x80
 8005960:	0192      	lsls	r2, r2, #6
 8005962:	4291      	cmp	r1, r2
 8005964:	d014      	beq.n	8005990 <HAL_TIM_ConfigClockSource+0xb0>
 8005966:	2970      	cmp	r1, #112	@ 0x70
 8005968:	d138      	bne.n	80059dc <HAL_TIM_ConfigClockSource+0xfc>
                        sClockSourceConfig->ClockPrescaler,
 800596a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800596c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800596e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005970:	6820      	ldr	r0, [r4, #0]
 8005972:	f7ff ffa9 	bl	80058c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005976:	6822      	ldr	r2, [r4, #0]
 8005978:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800597a:	2177      	movs	r1, #119	@ 0x77
 800597c:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 800597e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005980:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005982:	233d      	movs	r3, #61	@ 0x3d
 8005984:	2201      	movs	r2, #1
 8005986:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8005988:	3b01      	subs	r3, #1
 800598a:	2200      	movs	r2, #0
 800598c:	54e2      	strb	r2, [r4, r3]
}
 800598e:	bd10      	pop	{r4, pc}
                        sClockSourceConfig->ClockPrescaler,
 8005990:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005992:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005994:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005996:	6820      	ldr	r0, [r4, #0]
 8005998:	f7ff ff96 	bl	80058c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800599c:	6822      	ldr	r2, [r4, #0]
 800599e:	6891      	ldr	r1, [r2, #8]
 80059a0:	2380      	movs	r3, #128	@ 0x80
 80059a2:	01db      	lsls	r3, r3, #7
 80059a4:	430b      	orrs	r3, r1
 80059a6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80059a8:	2000      	movs	r0, #0
      break;
 80059aa:	e7ea      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
                               sClockSourceConfig->ClockPolarity,
 80059ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059ae:	68da      	ldr	r2, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059b0:	6820      	ldr	r0, [r4, #0]
 80059b2:	f7ff fdd1 	bl	8005558 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059b6:	6820      	ldr	r0, [r4, #0]
 80059b8:	2160      	movs	r1, #96	@ 0x60
 80059ba:	f7ff fde1 	bl	8005580 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80059be:	2000      	movs	r0, #0
      break;
 80059c0:	e7df      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
                               sClockSourceConfig->ClockPolarity,
 80059c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059c4:	68da      	ldr	r2, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c6:	6820      	ldr	r0, [r4, #0]
 80059c8:	f7ff fdb4 	bl	8005534 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059cc:	6820      	ldr	r0, [r4, #0]
 80059ce:	2140      	movs	r1, #64	@ 0x40
 80059d0:	f7ff fdd6 	bl	8005580 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80059d4:	2000      	movs	r0, #0
      break;
 80059d6:	e7d4      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80059d8:	2000      	movs	r0, #0
 80059da:	e7d2      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 80059dc:	2001      	movs	r0, #1
 80059de:	e7d0      	b.n	8005982 <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 80059e0:	2002      	movs	r0, #2
 80059e2:	e7d4      	b.n	800598e <HAL_TIM_ConfigClockSource+0xae>
 80059e4:	ffff0088 	.word	0xffff0088

080059e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059e8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059ea:	231f      	movs	r3, #31
 80059ec:	4019      	ands	r1, r3
 80059ee:	2401      	movs	r4, #1
 80059f0:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059f2:	6a03      	ldr	r3, [r0, #32]
 80059f4:	43a3      	bics	r3, r4
 80059f6:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059f8:	6a03      	ldr	r3, [r0, #32]
 80059fa:	408a      	lsls	r2, r1
 80059fc:	4313      	orrs	r3, r2
 80059fe:	6203      	str	r3, [r0, #32]
}
 8005a00:	bd10      	pop	{r4, pc}
	...

08005a04 <HAL_TIM_PWM_Start>:
{
 8005a04:	b510      	push	{r4, lr}
 8005a06:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a08:	2900      	cmp	r1, #0
 8005a0a:	d136      	bne.n	8005a7a <HAL_TIM_PWM_Start+0x76>
 8005a0c:	233e      	movs	r3, #62	@ 0x3e
 8005a0e:	5cc3      	ldrb	r3, [r0, r3]
 8005a10:	3b01      	subs	r3, #1
 8005a12:	1e5a      	subs	r2, r3, #1
 8005a14:	4193      	sbcs	r3, r2
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d162      	bne.n	8005ae2 <HAL_TIM_PWM_Start+0xde>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a1c:	2900      	cmp	r1, #0
 8005a1e:	d145      	bne.n	8005aac <HAL_TIM_PWM_Start+0xa8>
 8005a20:	333e      	adds	r3, #62	@ 0x3e
 8005a22:	2202      	movs	r2, #2
 8005a24:	54e2      	strb	r2, [r4, r3]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a26:	6820      	ldr	r0, [r4, #0]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f7ff ffdd 	bl	80059e8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	4a2e      	ldr	r2, [pc, #184]	@ (8005aec <HAL_TIM_PWM_Start+0xe8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d008      	beq.n	8005a48 <HAL_TIM_PWM_Start+0x44>
 8005a36:	4a2e      	ldr	r2, [pc, #184]	@ (8005af0 <HAL_TIM_PWM_Start+0xec>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d005      	beq.n	8005a48 <HAL_TIM_PWM_Start+0x44>
 8005a3c:	4a2d      	ldr	r2, [pc, #180]	@ (8005af4 <HAL_TIM_PWM_Start+0xf0>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d002      	beq.n	8005a48 <HAL_TIM_PWM_Start+0x44>
 8005a42:	4a2d      	ldr	r2, [pc, #180]	@ (8005af8 <HAL_TIM_PWM_Start+0xf4>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d104      	bne.n	8005a52 <HAL_TIM_PWM_Start+0x4e>
    __HAL_TIM_MOE_ENABLE(htim);
 8005a48:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8005a4a:	2280      	movs	r2, #128	@ 0x80
 8005a4c:	0212      	lsls	r2, r2, #8
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	4a25      	ldr	r2, [pc, #148]	@ (8005aec <HAL_TIM_PWM_Start+0xe8>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d038      	beq.n	8005acc <HAL_TIM_PWM_Start+0xc8>
 8005a5a:	2280      	movs	r2, #128	@ 0x80
 8005a5c:	05d2      	lsls	r2, r2, #23
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d034      	beq.n	8005acc <HAL_TIM_PWM_Start+0xc8>
 8005a62:	4a26      	ldr	r2, [pc, #152]	@ (8005afc <HAL_TIM_PWM_Start+0xf8>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d031      	beq.n	8005acc <HAL_TIM_PWM_Start+0xc8>
 8005a68:	4a21      	ldr	r2, [pc, #132]	@ (8005af0 <HAL_TIM_PWM_Start+0xec>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d02e      	beq.n	8005acc <HAL_TIM_PWM_Start+0xc8>
    __HAL_TIM_ENABLE(htim);
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	2101      	movs	r1, #1
 8005a72:	430a      	orrs	r2, r1
 8005a74:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005a76:	2000      	movs	r0, #0
 8005a78:	e034      	b.n	8005ae4 <HAL_TIM_PWM_Start+0xe0>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a7a:	2904      	cmp	r1, #4
 8005a7c:	d008      	beq.n	8005a90 <HAL_TIM_PWM_Start+0x8c>
 8005a7e:	2908      	cmp	r1, #8
 8005a80:	d00d      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x9a>
 8005a82:	2341      	movs	r3, #65	@ 0x41
 8005a84:	5cc3      	ldrb	r3, [r0, r3]
 8005a86:	3b01      	subs	r3, #1
 8005a88:	1e5a      	subs	r2, r3, #1
 8005a8a:	4193      	sbcs	r3, r2
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	e7c3      	b.n	8005a18 <HAL_TIM_PWM_Start+0x14>
 8005a90:	233f      	movs	r3, #63	@ 0x3f
 8005a92:	5cc3      	ldrb	r3, [r0, r3]
 8005a94:	3b01      	subs	r3, #1
 8005a96:	1e5a      	subs	r2, r3, #1
 8005a98:	4193      	sbcs	r3, r2
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	e7bc      	b.n	8005a18 <HAL_TIM_PWM_Start+0x14>
 8005a9e:	2340      	movs	r3, #64	@ 0x40
 8005aa0:	5cc3      	ldrb	r3, [r0, r3]
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	1e5a      	subs	r2, r3, #1
 8005aa6:	4193      	sbcs	r3, r2
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	e7b5      	b.n	8005a18 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aac:	2904      	cmp	r1, #4
 8005aae:	d005      	beq.n	8005abc <HAL_TIM_PWM_Start+0xb8>
 8005ab0:	2908      	cmp	r1, #8
 8005ab2:	d007      	beq.n	8005ac4 <HAL_TIM_PWM_Start+0xc0>
 8005ab4:	2341      	movs	r3, #65	@ 0x41
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	54e2      	strb	r2, [r4, r3]
 8005aba:	e7b4      	b.n	8005a26 <HAL_TIM_PWM_Start+0x22>
 8005abc:	233f      	movs	r3, #63	@ 0x3f
 8005abe:	2202      	movs	r2, #2
 8005ac0:	54e2      	strb	r2, [r4, r3]
 8005ac2:	e7b0      	b.n	8005a26 <HAL_TIM_PWM_Start+0x22>
 8005ac4:	2340      	movs	r3, #64	@ 0x40
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	54e2      	strb	r2, [r4, r3]
 8005aca:	e7ac      	b.n	8005a26 <HAL_TIM_PWM_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005acc:	6899      	ldr	r1, [r3, #8]
 8005ace:	2207      	movs	r2, #7
 8005ad0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ad2:	2a06      	cmp	r2, #6
 8005ad4:	d007      	beq.n	8005ae6 <HAL_TIM_PWM_Start+0xe2>
      __HAL_TIM_ENABLE(htim);
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	2101      	movs	r1, #1
 8005ada:	430a      	orrs	r2, r1
 8005adc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005ade:	2000      	movs	r0, #0
 8005ae0:	e000      	b.n	8005ae4 <HAL_TIM_PWM_Start+0xe0>
    return HAL_ERROR;
 8005ae2:	2001      	movs	r0, #1
}
 8005ae4:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	e7fc      	b.n	8005ae4 <HAL_TIM_PWM_Start+0xe0>
 8005aea:	46c0      	nop			@ (mov r8, r8)
 8005aec:	40012c00 	.word	0x40012c00
 8005af0:	40014000 	.word	0x40014000
 8005af4:	40014400 	.word	0x40014400
 8005af8:	40014800 	.word	0x40014800
 8005afc:	40000400 	.word	0x40000400

08005b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b00:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b02:	233c      	movs	r3, #60	@ 0x3c
 8005b04:	5cc3      	ldrb	r3, [r0, r3]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d028      	beq.n	8005b5c <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 8005b0a:	233c      	movs	r3, #60	@ 0x3c
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b10:	3301      	adds	r3, #1
 8005b12:	3201      	adds	r2, #1
 8005b14:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b16:	6803      	ldr	r3, [r0, #0]
 8005b18:	685c      	ldr	r4, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b1a:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b1c:	326e      	adds	r2, #110	@ 0x6e
 8005b1e:	4394      	bics	r4, r2
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b20:	680a      	ldr	r2, [r1, #0]
 8005b22:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b26:	6803      	ldr	r3, [r0, #0]
 8005b28:	4a0d      	ldr	r2, [pc, #52]	@ (8005b60 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d009      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005b2e:	2280      	movs	r2, #128	@ 0x80
 8005b30:	05d2      	lsls	r2, r2, #23
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d005      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005b36:	4a0b      	ldr	r2, [pc, #44]	@ (8005b64 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d002      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b68 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d104      	bne.n	8005b4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b42:	2280      	movs	r2, #128	@ 0x80
 8005b44:	4395      	bics	r5, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b46:	684a      	ldr	r2, [r1, #4]
 8005b48:	432a      	orrs	r2, r5

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b4c:	233d      	movs	r3, #61	@ 0x3d
 8005b4e:	2201      	movs	r2, #1
 8005b50:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8005b52:	3b01      	subs	r3, #1
 8005b54:	2200      	movs	r2, #0
 8005b56:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8005b58:	2000      	movs	r0, #0
}
 8005b5a:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8005b5c:	2002      	movs	r0, #2
 8005b5e:	e7fc      	b.n	8005b5a <HAL_TIMEx_MasterConfigSynchronization+0x5a>
 8005b60:	40012c00 	.word	0x40012c00
 8005b64:	40000400 	.word	0x40000400
 8005b68:	40014000 	.word	0x40014000

08005b6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b6c:	b510      	push	{r4, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b6e:	f3ef 8c10 	mrs	ip, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b72:	2201      	movs	r2, #1
 8005b74:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b78:	6801      	ldr	r1, [r0, #0]
 8005b7a:	680b      	ldr	r3, [r1, #0]
 8005b7c:	4c12      	ldr	r4, [pc, #72]	@ (8005bc8 <UART_EndRxTransfer+0x5c>)
 8005b7e:	4023      	ands	r3, r4
 8005b80:	600b      	str	r3, [r1, #0]
 8005b82:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b86:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b8a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b8e:	6801      	ldr	r1, [r0, #0]
 8005b90:	688b      	ldr	r3, [r1, #8]
 8005b92:	4393      	bics	r3, r2
 8005b94:	608b      	str	r3, [r1, #8]
 8005b96:	f38c 8810 	msr	PRIMASK, ip

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b9a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d006      	beq.n	8005bae <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ba0:	2380      	movs	r3, #128	@ 0x80
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005baa:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8005bac:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bae:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bb2:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb6:	6802      	ldr	r2, [r0, #0]
 8005bb8:	6813      	ldr	r3, [r2, #0]
 8005bba:	3432      	adds	r4, #50	@ 0x32
 8005bbc:	34ff      	adds	r4, #255	@ 0xff
 8005bbe:	43a3      	bics	r3, r4
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	f381 8810 	msr	PRIMASK, r1
}
 8005bc6:	e7eb      	b.n	8005ba0 <UART_EndRxTransfer+0x34>
 8005bc8:	fffffedf 	.word	0xfffffedf

08005bcc <UART_SetConfig>:
{
 8005bcc:	b510      	push	{r4, lr}
 8005bce:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bd0:	6883      	ldr	r3, [r0, #8]
 8005bd2:	6902      	ldr	r2, [r0, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	6942      	ldr	r2, [r0, #20]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	69c2      	ldr	r2, [r0, #28]
 8005bdc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bde:	6801      	ldr	r1, [r0, #0]
 8005be0:	680a      	ldr	r2, [r1, #0]
 8005be2:	4862      	ldr	r0, [pc, #392]	@ (8005d6c <UART_SetConfig+0x1a0>)
 8005be4:	4002      	ands	r2, r0
 8005be6:	4313      	orrs	r3, r2
 8005be8:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bea:	6822      	ldr	r2, [r4, #0]
 8005bec:	6853      	ldr	r3, [r2, #4]
 8005bee:	4960      	ldr	r1, [pc, #384]	@ (8005d70 <UART_SetConfig+0x1a4>)
 8005bf0:	400b      	ands	r3, r1
 8005bf2:	68e1      	ldr	r1, [r4, #12]
 8005bf4:	430b      	orrs	r3, r1
 8005bf6:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bf8:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8005bfa:	6a22      	ldr	r2, [r4, #32]
 8005bfc:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bfe:	6821      	ldr	r1, [r4, #0]
 8005c00:	688b      	ldr	r3, [r1, #8]
 8005c02:	485c      	ldr	r0, [pc, #368]	@ (8005d74 <UART_SetConfig+0x1a8>)
 8005c04:	4003      	ands	r3, r0
 8005c06:	4313      	orrs	r3, r2
 8005c08:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c0a:	6823      	ldr	r3, [r4, #0]
 8005c0c:	4a5a      	ldr	r2, [pc, #360]	@ (8005d78 <UART_SetConfig+0x1ac>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d018      	beq.n	8005c44 <UART_SetConfig+0x78>
 8005c12:	4a5a      	ldr	r2, [pc, #360]	@ (8005d7c <UART_SetConfig+0x1b0>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d026      	beq.n	8005c66 <UART_SetConfig+0x9a>
 8005c18:	4a59      	ldr	r2, [pc, #356]	@ (8005d80 <UART_SetConfig+0x1b4>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d04d      	beq.n	8005cba <UART_SetConfig+0xee>
 8005c1e:	4a59      	ldr	r2, [pc, #356]	@ (8005d84 <UART_SetConfig+0x1b8>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d038      	beq.n	8005c96 <UART_SetConfig+0xca>
 8005c24:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c26:	69e0      	ldr	r0, [r4, #28]
 8005c28:	2280      	movs	r2, #128	@ 0x80
 8005c2a:	0212      	lsls	r2, r2, #8
 8005c2c:	4290      	cmp	r0, r2
 8005c2e:	d046      	beq.n	8005cbe <UART_SetConfig+0xf2>
    switch (clocksource)
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d100      	bne.n	8005c36 <UART_SetConfig+0x6a>
 8005c34:	e08c      	b.n	8005d50 <UART_SetConfig+0x184>
 8005c36:	d870      	bhi.n	8005d1a <UART_SetConfig+0x14e>
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d075      	beq.n	8005d28 <UART_SetConfig+0x15c>
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d16a      	bne.n	8005d16 <UART_SetConfig+0x14a>
 8005c40:	4851      	ldr	r0, [pc, #324]	@ (8005d88 <UART_SetConfig+0x1bc>)
 8005c42:	e075      	b.n	8005d30 <UART_SetConfig+0x164>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c44:	4b51      	ldr	r3, [pc, #324]	@ (8005d8c <UART_SetConfig+0x1c0>)
 8005c46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c48:	2303      	movs	r3, #3
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d024      	beq.n	8005c9a <UART_SetConfig+0xce>
 8005c50:	d805      	bhi.n	8005c5e <UART_SetConfig+0x92>
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d023      	beq.n	8005c9e <UART_SetConfig+0xd2>
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d123      	bne.n	8005ca2 <UART_SetConfig+0xd6>
 8005c5a:	3303      	adds	r3, #3
 8005c5c:	e7e3      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005c5e:	2b03      	cmp	r3, #3
 8005c60:	d121      	bne.n	8005ca6 <UART_SetConfig+0xda>
 8005c62:	3b01      	subs	r3, #1
 8005c64:	e7df      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005c66:	4b49      	ldr	r3, [pc, #292]	@ (8005d8c <UART_SetConfig+0x1c0>)
 8005c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6a:	22c0      	movs	r2, #192	@ 0xc0
 8005c6c:	0292      	lsls	r2, r2, #10
 8005c6e:	4013      	ands	r3, r2
 8005c70:	2280      	movs	r2, #128	@ 0x80
 8005c72:	0292      	lsls	r2, r2, #10
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d018      	beq.n	8005caa <UART_SetConfig+0xde>
 8005c78:	d807      	bhi.n	8005c8a <UART_SetConfig+0xbe>
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d017      	beq.n	8005cae <UART_SetConfig+0xe2>
 8005c7e:	2280      	movs	r2, #128	@ 0x80
 8005c80:	0252      	lsls	r2, r2, #9
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d115      	bne.n	8005cb2 <UART_SetConfig+0xe6>
 8005c86:	2304      	movs	r3, #4
 8005c88:	e7cd      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005c8a:	22c0      	movs	r2, #192	@ 0xc0
 8005c8c:	0292      	lsls	r2, r2, #10
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d111      	bne.n	8005cb6 <UART_SetConfig+0xea>
 8005c92:	2302      	movs	r3, #2
 8005c94:	e7c7      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005c96:	2300      	movs	r3, #0
 8005c98:	e7c5      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005c9a:	2308      	movs	r3, #8
 8005c9c:	e7c3      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	e7c1      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005ca2:	2310      	movs	r3, #16
 8005ca4:	e7bf      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005ca6:	2310      	movs	r3, #16
 8005ca8:	e7bd      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005caa:	2308      	movs	r3, #8
 8005cac:	e7bb      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	e7b9      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005cb2:	2310      	movs	r3, #16
 8005cb4:	e7b7      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005cb6:	2310      	movs	r3, #16
 8005cb8:	e7b5      	b.n	8005c26 <UART_SetConfig+0x5a>
 8005cba:	2300      	movs	r3, #0
 8005cbc:	e7b3      	b.n	8005c26 <UART_SetConfig+0x5a>
    switch (clocksource)
 8005cbe:	2b04      	cmp	r3, #4
 8005cc0:	d026      	beq.n	8005d10 <UART_SetConfig+0x144>
 8005cc2:	d807      	bhi.n	8005cd4 <UART_SetConfig+0x108>
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d009      	beq.n	8005cdc <UART_SetConfig+0x110>
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d101      	bne.n	8005cd0 <UART_SetConfig+0x104>
        pclk = (uint32_t) HSI_VALUE;
 8005ccc:	482e      	ldr	r0, [pc, #184]	@ (8005d88 <UART_SetConfig+0x1bc>)
 8005cce:	e009      	b.n	8005ce4 <UART_SetConfig+0x118>
    switch (clocksource)
 8005cd0:	2001      	movs	r0, #1
 8005cd2:	e047      	b.n	8005d64 <UART_SetConfig+0x198>
 8005cd4:	2b08      	cmp	r3, #8
 8005cd6:	d005      	beq.n	8005ce4 <UART_SetConfig+0x118>
 8005cd8:	2001      	movs	r0, #1
 8005cda:	e043      	b.n	8005d64 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cdc:	f7ff fa22 	bl	8005124 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005ce0:	2800      	cmp	r0, #0
 8005ce2:	d038      	beq.n	8005d56 <UART_SetConfig+0x18a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ce4:	0040      	lsls	r0, r0, #1
 8005ce6:	6861      	ldr	r1, [r4, #4]
 8005ce8:	084b      	lsrs	r3, r1, #1
 8005cea:	18c0      	adds	r0, r0, r3
 8005cec:	f7fa fa0c 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cf0:	0002      	movs	r2, r0
 8005cf2:	3a10      	subs	r2, #16
 8005cf4:	4b26      	ldr	r3, [pc, #152]	@ (8005d90 <UART_SetConfig+0x1c4>)
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d82f      	bhi.n	8005d5a <UART_SetConfig+0x18e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005cfa:	b282      	uxth	r2, r0
 8005cfc:	230f      	movs	r3, #15
 8005cfe:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d00:	0840      	lsrs	r0, r0, #1
 8005d02:	3b08      	subs	r3, #8
 8005d04:	4003      	ands	r3, r0
 8005d06:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8005d08:	6822      	ldr	r2, [r4, #0]
 8005d0a:	60d3      	str	r3, [r2, #12]
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	e029      	b.n	8005d64 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetSysClockFreq();
 8005d10:	f7ff f924 	bl	8004f5c <HAL_RCC_GetSysClockFreq>
        break;
 8005d14:	e7e4      	b.n	8005ce0 <UART_SetConfig+0x114>
    switch (clocksource)
 8005d16:	2001      	movs	r0, #1
 8005d18:	e024      	b.n	8005d64 <UART_SetConfig+0x198>
 8005d1a:	2b08      	cmp	r3, #8
 8005d1c:	d102      	bne.n	8005d24 <UART_SetConfig+0x158>
        pclk = (uint32_t) LSE_VALUE;
 8005d1e:	2080      	movs	r0, #128	@ 0x80
 8005d20:	0200      	lsls	r0, r0, #8
 8005d22:	e005      	b.n	8005d30 <UART_SetConfig+0x164>
    switch (clocksource)
 8005d24:	2001      	movs	r0, #1
 8005d26:	e01d      	b.n	8005d64 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d28:	f7ff f9fc 	bl	8005124 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d016      	beq.n	8005d5e <UART_SetConfig+0x192>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d30:	6861      	ldr	r1, [r4, #4]
 8005d32:	084b      	lsrs	r3, r1, #1
 8005d34:	1818      	adds	r0, r3, r0
 8005d36:	f7fa f9e7 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d3a:	0002      	movs	r2, r0
 8005d3c:	3a10      	subs	r2, #16
 8005d3e:	4b14      	ldr	r3, [pc, #80]	@ (8005d90 <UART_SetConfig+0x1c4>)
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d80e      	bhi.n	8005d62 <UART_SetConfig+0x196>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	0400      	lsls	r0, r0, #16
 8005d48:	0c00      	lsrs	r0, r0, #16
 8005d4a:	60d8      	str	r0, [r3, #12]
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	e009      	b.n	8005d64 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetSysClockFreq();
 8005d50:	f7ff f904 	bl	8004f5c <HAL_RCC_GetSysClockFreq>
        break;
 8005d54:	e7ea      	b.n	8005d2c <UART_SetConfig+0x160>
 8005d56:	2000      	movs	r0, #0
 8005d58:	e004      	b.n	8005d64 <UART_SetConfig+0x198>
        ret = HAL_ERROR;
 8005d5a:	2001      	movs	r0, #1
 8005d5c:	e002      	b.n	8005d64 <UART_SetConfig+0x198>
 8005d5e:	2000      	movs	r0, #0
 8005d60:	e000      	b.n	8005d64 <UART_SetConfig+0x198>
        ret = HAL_ERROR;
 8005d62:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8005d64:	2300      	movs	r3, #0
 8005d66:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8005d68:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 8005d6a:	bd10      	pop	{r4, pc}
 8005d6c:	efff69f3 	.word	0xefff69f3
 8005d70:	ffffcfff 	.word	0xffffcfff
 8005d74:	fffff4ff 	.word	0xfffff4ff
 8005d78:	40013800 	.word	0x40013800
 8005d7c:	40004400 	.word	0x40004400
 8005d80:	40004800 	.word	0x40004800
 8005d84:	40004c00 	.word	0x40004c00
 8005d88:	007a1200 	.word	0x007a1200
 8005d8c:	40021000 	.word	0x40021000
 8005d90:	0000ffef 	.word	0x0000ffef

08005d94 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d94:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005d96:	071b      	lsls	r3, r3, #28
 8005d98:	d506      	bpl.n	8005da8 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d9a:	6802      	ldr	r2, [r0, #0]
 8005d9c:	6853      	ldr	r3, [r2, #4]
 8005d9e:	492c      	ldr	r1, [pc, #176]	@ (8005e50 <UART_AdvFeatureConfig+0xbc>)
 8005da0:	400b      	ands	r3, r1
 8005da2:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8005da4:	430b      	orrs	r3, r1
 8005da6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005da8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005daa:	07db      	lsls	r3, r3, #31
 8005dac:	d506      	bpl.n	8005dbc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dae:	6802      	ldr	r2, [r0, #0]
 8005db0:	6853      	ldr	r3, [r2, #4]
 8005db2:	4928      	ldr	r1, [pc, #160]	@ (8005e54 <UART_AdvFeatureConfig+0xc0>)
 8005db4:	400b      	ands	r3, r1
 8005db6:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8005db8:	430b      	orrs	r3, r1
 8005dba:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005dbc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005dbe:	079b      	lsls	r3, r3, #30
 8005dc0:	d506      	bpl.n	8005dd0 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005dc2:	6802      	ldr	r2, [r0, #0]
 8005dc4:	6853      	ldr	r3, [r2, #4]
 8005dc6:	4924      	ldr	r1, [pc, #144]	@ (8005e58 <UART_AdvFeatureConfig+0xc4>)
 8005dc8:	400b      	ands	r3, r1
 8005dca:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005dcc:	430b      	orrs	r3, r1
 8005dce:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005dd0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005dd2:	075b      	lsls	r3, r3, #29
 8005dd4:	d506      	bpl.n	8005de4 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005dd6:	6802      	ldr	r2, [r0, #0]
 8005dd8:	6853      	ldr	r3, [r2, #4]
 8005dda:	4920      	ldr	r1, [pc, #128]	@ (8005e5c <UART_AdvFeatureConfig+0xc8>)
 8005ddc:	400b      	ands	r3, r1
 8005dde:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8005de0:	430b      	orrs	r3, r1
 8005de2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005de4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005de6:	06db      	lsls	r3, r3, #27
 8005de8:	d506      	bpl.n	8005df8 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005dea:	6802      	ldr	r2, [r0, #0]
 8005dec:	6893      	ldr	r3, [r2, #8]
 8005dee:	491c      	ldr	r1, [pc, #112]	@ (8005e60 <UART_AdvFeatureConfig+0xcc>)
 8005df0:	400b      	ands	r3, r1
 8005df2:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005df4:	430b      	orrs	r3, r1
 8005df6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005df8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005dfa:	069b      	lsls	r3, r3, #26
 8005dfc:	d506      	bpl.n	8005e0c <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dfe:	6802      	ldr	r2, [r0, #0]
 8005e00:	6893      	ldr	r3, [r2, #8]
 8005e02:	4918      	ldr	r1, [pc, #96]	@ (8005e64 <UART_AdvFeatureConfig+0xd0>)
 8005e04:	400b      	ands	r3, r1
 8005e06:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8005e08:	430b      	orrs	r3, r1
 8005e0a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e0c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005e0e:	065b      	lsls	r3, r3, #25
 8005e10:	d50b      	bpl.n	8005e2a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e12:	6802      	ldr	r2, [r0, #0]
 8005e14:	6853      	ldr	r3, [r2, #4]
 8005e16:	4914      	ldr	r1, [pc, #80]	@ (8005e68 <UART_AdvFeatureConfig+0xd4>)
 8005e18:	400b      	ands	r3, r1
 8005e1a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8005e1c:	430b      	orrs	r3, r1
 8005e1e:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e20:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8005e22:	2380      	movs	r3, #128	@ 0x80
 8005e24:	035b      	lsls	r3, r3, #13
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d00a      	beq.n	8005e40 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e2a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005e2c:	061b      	lsls	r3, r3, #24
 8005e2e:	d506      	bpl.n	8005e3e <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e30:	6802      	ldr	r2, [r0, #0]
 8005e32:	6853      	ldr	r3, [r2, #4]
 8005e34:	490d      	ldr	r1, [pc, #52]	@ (8005e6c <UART_AdvFeatureConfig+0xd8>)
 8005e36:	400b      	ands	r3, r1
 8005e38:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005e3a:	430b      	orrs	r3, r1
 8005e3c:	6053      	str	r3, [r2, #4]
}
 8005e3e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e40:	6802      	ldr	r2, [r0, #0]
 8005e42:	6853      	ldr	r3, [r2, #4]
 8005e44:	490a      	ldr	r1, [pc, #40]	@ (8005e70 <UART_AdvFeatureConfig+0xdc>)
 8005e46:	400b      	ands	r3, r1
 8005e48:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8005e4a:	430b      	orrs	r3, r1
 8005e4c:	6053      	str	r3, [r2, #4]
 8005e4e:	e7ec      	b.n	8005e2a <UART_AdvFeatureConfig+0x96>
 8005e50:	ffff7fff 	.word	0xffff7fff
 8005e54:	fffdffff 	.word	0xfffdffff
 8005e58:	fffeffff 	.word	0xfffeffff
 8005e5c:	fffbffff 	.word	0xfffbffff
 8005e60:	ffffefff 	.word	0xffffefff
 8005e64:	ffffdfff 	.word	0xffffdfff
 8005e68:	ffefffff 	.word	0xffefffff
 8005e6c:	fff7ffff 	.word	0xfff7ffff
 8005e70:	ff9fffff 	.word	0xff9fffff

08005e74 <UART_WaitOnFlagUntilTimeout>:
{
 8005e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e76:	46ce      	mov	lr, r9
 8005e78:	4647      	mov	r7, r8
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	0006      	movs	r6, r0
 8005e7e:	000d      	movs	r5, r1
 8005e80:	0017      	movs	r7, r2
 8005e82:	4699      	mov	r9, r3
 8005e84:	9b08      	ldr	r3, [sp, #32]
 8005e86:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e88:	6833      	ldr	r3, [r6, #0]
 8005e8a:	69dc      	ldr	r4, [r3, #28]
 8005e8c:	402c      	ands	r4, r5
 8005e8e:	1b64      	subs	r4, r4, r5
 8005e90:	4263      	negs	r3, r4
 8005e92:	415c      	adcs	r4, r3
 8005e94:	42bc      	cmp	r4, r7
 8005e96:	d133      	bne.n	8005f00 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8005e98:	4643      	mov	r3, r8
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	d0f4      	beq.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e9e:	f7fc ffe5 	bl	8002e6c <HAL_GetTick>
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	1ac0      	subs	r0, r0, r3
 8005ea6:	4540      	cmp	r0, r8
 8005ea8:	d82f      	bhi.n	8005f0a <UART_WaitOnFlagUntilTimeout+0x96>
 8005eaa:	4643      	mov	r3, r8
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d02e      	beq.n	8005f0e <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005eb0:	6832      	ldr	r2, [r6, #0]
 8005eb2:	6813      	ldr	r3, [r2, #0]
 8005eb4:	075b      	lsls	r3, r3, #29
 8005eb6:	d5e7      	bpl.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x14>
 8005eb8:	2d80      	cmp	r5, #128	@ 0x80
 8005eba:	d0e5      	beq.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x14>
 8005ebc:	2d40      	cmp	r5, #64	@ 0x40
 8005ebe:	d0e3      	beq.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ec0:	69d3      	ldr	r3, [r2, #28]
 8005ec2:	071b      	lsls	r3, r3, #28
 8005ec4:	d410      	bmi.n	8005ee8 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ec6:	69d3      	ldr	r3, [r2, #28]
 8005ec8:	051b      	lsls	r3, r3, #20
 8005eca:	d5dd      	bpl.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ecc:	2380      	movs	r3, #128	@ 0x80
 8005ece:	011b      	lsls	r3, r3, #4
 8005ed0:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 8005ed2:	0030      	movs	r0, r6
 8005ed4:	f7ff fe4a 	bl	8005b6c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ed8:	2384      	movs	r3, #132	@ 0x84
 8005eda:	2220      	movs	r2, #32
 8005edc:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8005ede:	3b0c      	subs	r3, #12
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8005ee4:	2003      	movs	r0, #3
 8005ee6:	e00c      	b.n	8005f02 <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ee8:	2408      	movs	r4, #8
 8005eea:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 8005eec:	0030      	movs	r0, r6
 8005eee:	f7ff fe3d 	bl	8005b6c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ef2:	2384      	movs	r3, #132	@ 0x84
 8005ef4:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 8005ef6:	3b0c      	subs	r3, #12
 8005ef8:	2200      	movs	r2, #0
 8005efa:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8005efc:	2001      	movs	r0, #1
 8005efe:	e000      	b.n	8005f02 <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8005f00:	2000      	movs	r0, #0
}
 8005f02:	bcc0      	pop	{r6, r7}
 8005f04:	46b9      	mov	r9, r7
 8005f06:	46b0      	mov	r8, r6
 8005f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8005f0a:	2003      	movs	r0, #3
 8005f0c:	e7f9      	b.n	8005f02 <UART_WaitOnFlagUntilTimeout+0x8e>
 8005f0e:	2003      	movs	r0, #3
 8005f10:	e7f7      	b.n	8005f02 <UART_WaitOnFlagUntilTimeout+0x8e>
	...

08005f14 <UART_CheckIdleState>:
{
 8005f14:	b530      	push	{r4, r5, lr}
 8005f16:	b083      	sub	sp, #12
 8005f18:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f1a:	2384      	movs	r3, #132	@ 0x84
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8005f20:	f7fc ffa4 	bl	8002e6c <HAL_GetTick>
 8005f24:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	071b      	lsls	r3, r3, #28
 8005f2c:	d40f      	bmi.n	8005f4e <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f2e:	6823      	ldr	r3, [r4, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	075b      	lsls	r3, r3, #29
 8005f34:	d429      	bmi.n	8005f8a <UART_CheckIdleState+0x76>
  huart->gState = HAL_UART_STATE_READY;
 8005f36:	2320      	movs	r3, #32
 8005f38:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f3a:	2280      	movs	r2, #128	@ 0x80
 8005f3c:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f42:	6663      	str	r3, [r4, #100]	@ 0x64
  __HAL_UNLOCK(huart);
 8005f44:	3a08      	subs	r2, #8
 8005f46:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8005f48:	2000      	movs	r0, #0
}
 8005f4a:	b003      	add	sp, #12
 8005f4c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f4e:	2180      	movs	r1, #128	@ 0x80
 8005f50:	4b22      	ldr	r3, [pc, #136]	@ (8005fdc <UART_CheckIdleState+0xc8>)
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	0003      	movs	r3, r0
 8005f56:	2200      	movs	r2, #0
 8005f58:	0389      	lsls	r1, r1, #14
 8005f5a:	0020      	movs	r0, r4
 8005f5c:	f7ff ff8a 	bl	8005e74 <UART_WaitOnFlagUntilTimeout>
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d0e4      	beq.n	8005f2e <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f64:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f68:	2301      	movs	r3, #1
 8005f6a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005f6e:	6822      	ldr	r2, [r4, #0]
 8005f70:	6813      	ldr	r3, [r2, #0]
 8005f72:	2080      	movs	r0, #128	@ 0x80
 8005f74:	4383      	bics	r3, r0
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8005f7c:	2320      	movs	r3, #32
 8005f7e:	67e3      	str	r3, [r4, #124]	@ 0x7c
      __HAL_UNLOCK(huart);
 8005f80:	3358      	adds	r3, #88	@ 0x58
 8005f82:	2200      	movs	r2, #0
 8005f84:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8005f86:	387d      	subs	r0, #125	@ 0x7d
 8005f88:	e7df      	b.n	8005f4a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f8a:	2180      	movs	r1, #128	@ 0x80
 8005f8c:	4b13      	ldr	r3, [pc, #76]	@ (8005fdc <UART_CheckIdleState+0xc8>)
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	002b      	movs	r3, r5
 8005f92:	2200      	movs	r2, #0
 8005f94:	03c9      	lsls	r1, r1, #15
 8005f96:	0020      	movs	r0, r4
 8005f98:	f7ff ff6c 	bl	8005e74 <UART_WaitOnFlagUntilTimeout>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	d0ca      	beq.n	8005f36 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fa0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005faa:	6821      	ldr	r1, [r4, #0]
 8005fac:	680b      	ldr	r3, [r1, #0]
 8005fae:	4d0c      	ldr	r5, [pc, #48]	@ (8005fe0 <UART_CheckIdleState+0xcc>)
 8005fb0:	402b      	ands	r3, r5
 8005fb2:	600b      	str	r3, [r1, #0]
 8005fb4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fb8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fbc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fc0:	6821      	ldr	r1, [r4, #0]
 8005fc2:	688b      	ldr	r3, [r1, #8]
 8005fc4:	4393      	bics	r3, r2
 8005fc6:	608b      	str	r3, [r1, #8]
 8005fc8:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8005fcc:	2380      	movs	r3, #128	@ 0x80
 8005fce:	321f      	adds	r2, #31
 8005fd0:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8005fd2:	3b08      	subs	r3, #8
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8005fd8:	2003      	movs	r0, #3
 8005fda:	e7b6      	b.n	8005f4a <UART_CheckIdleState+0x36>
 8005fdc:	01ffffff 	.word	0x01ffffff
 8005fe0:	fffffedf 	.word	0xfffffedf

08005fe4 <HAL_UART_Init>:
{
 8005fe4:	b510      	push	{r4, lr}
 8005fe6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005fe8:	d02e      	beq.n	8006048 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005fea:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d021      	beq.n	8006034 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8005ff0:	2324      	movs	r3, #36	@ 0x24
 8005ff2:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8005ff4:	6822      	ldr	r2, [r4, #0]
 8005ff6:	6813      	ldr	r3, [r2, #0]
 8005ff8:	2101      	movs	r1, #1
 8005ffa:	438b      	bics	r3, r1
 8005ffc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ffe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006000:	2b00      	cmp	r3, #0
 8006002:	d11d      	bne.n	8006040 <HAL_UART_Init+0x5c>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006004:	0020      	movs	r0, r4
 8006006:	f7ff fde1 	bl	8005bcc <UART_SetConfig>
 800600a:	2801      	cmp	r0, #1
 800600c:	d011      	beq.n	8006032 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800600e:	6822      	ldr	r2, [r4, #0]
 8006010:	6853      	ldr	r3, [r2, #4]
 8006012:	490e      	ldr	r1, [pc, #56]	@ (800604c <HAL_UART_Init+0x68>)
 8006014:	400b      	ands	r3, r1
 8006016:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006018:	6822      	ldr	r2, [r4, #0]
 800601a:	6893      	ldr	r3, [r2, #8]
 800601c:	212a      	movs	r1, #42	@ 0x2a
 800601e:	438b      	bics	r3, r1
 8006020:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006022:	6822      	ldr	r2, [r4, #0]
 8006024:	6813      	ldr	r3, [r2, #0]
 8006026:	3929      	subs	r1, #41	@ 0x29
 8006028:	430b      	orrs	r3, r1
 800602a:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800602c:	0020      	movs	r0, r4
 800602e:	f7ff ff71 	bl	8005f14 <UART_CheckIdleState>
}
 8006032:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006034:	3378      	adds	r3, #120	@ 0x78
 8006036:	2200      	movs	r2, #0
 8006038:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 800603a:	f7fc fe87 	bl	8002d4c <HAL_UART_MspInit>
 800603e:	e7d7      	b.n	8005ff0 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8006040:	0020      	movs	r0, r4
 8006042:	f7ff fea7 	bl	8005d94 <UART_AdvFeatureConfig>
 8006046:	e7dd      	b.n	8006004 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8006048:	2001      	movs	r0, #1
 800604a:	e7f2      	b.n	8006032 <HAL_UART_Init+0x4e>
 800604c:	ffffb7ff 	.word	0xffffb7ff

08006050 <USB_EnableGlobalInt>:
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006050:	2344      	movs	r3, #68	@ 0x44
 8006052:	2200      	movs	r2, #0
 8006054:	52c2      	strh	r2, [r0, r3]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006056:	3b04      	subs	r3, #4
 8006058:	4a01      	ldr	r2, [pc, #4]	@ (8006060 <USB_EnableGlobalInt+0x10>)
 800605a:	52c2      	strh	r2, [r0, r3]

  return HAL_OK;
}
 800605c:	2000      	movs	r0, #0
 800605e:	4770      	bx	lr
 8006060:	ffffbf80 	.word	0xffffbf80

08006064 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006064:	2240      	movs	r2, #64	@ 0x40
 8006066:	5a83      	ldrh	r3, [r0, r2]
 8006068:	4902      	ldr	r1, [pc, #8]	@ (8006074 <USB_DisableGlobalInt+0x10>)
 800606a:	400b      	ands	r3, r1
 800606c:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 800606e:	2000      	movs	r0, #0
 8006070:	4770      	bx	lr
 8006072:	46c0      	nop			@ (mov r8, r8)
 8006074:	0000407f 	.word	0x0000407f

08006078 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006078:	b082      	sub	sp, #8
 800607a:	9100      	str	r1, [sp, #0]
 800607c:	9201      	str	r2, [sp, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800607e:	2240      	movs	r2, #64	@ 0x40
 8006080:	2301      	movs	r3, #1
 8006082:	5283      	strh	r3, [r0, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006084:	2300      	movs	r3, #0
 8006086:	5283      	strh	r3, [r0, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006088:	3204      	adds	r2, #4
 800608a:	5283      	strh	r3, [r0, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800608c:	320c      	adds	r2, #12
 800608e:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8006090:	2000      	movs	r0, #0
 8006092:	b002      	add	sp, #8
 8006094:	4770      	bx	lr
	...

08006098 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006098:	b5f0      	push	{r4, r5, r6, r7, lr}
 800609a:	0003      	movs	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800609c:	780d      	ldrb	r5, [r1, #0]
 800609e:	00ad      	lsls	r5, r5, #2
 80060a0:	1945      	adds	r5, r0, r5
 80060a2:	882a      	ldrh	r2, [r5, #0]
 80060a4:	48b9      	ldr	r0, [pc, #740]	@ (800638c <USB_ActivateEndpoint+0x2f4>)
 80060a6:	4002      	ands	r2, r0

  /* initialize Endpoint */
  switch (ep->type)
 80060a8:	78c8      	ldrb	r0, [r1, #3]
 80060aa:	2802      	cmp	r0, #2
 80060ac:	d057      	beq.n	800615e <USB_ActivateEndpoint+0xc6>
 80060ae:	d80a      	bhi.n	80060c6 <USB_ActivateEndpoint+0x2e>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d011      	beq.n	80060d8 <USB_ActivateEndpoint+0x40>
 80060b4:	2801      	cmp	r0, #1
 80060b6:	d104      	bne.n	80060c2 <USB_ActivateEndpoint+0x2a>
    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
      break;

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80060b8:	2080      	movs	r0, #128	@ 0x80
 80060ba:	00c0      	lsls	r0, r0, #3
 80060bc:	4302      	orrs	r2, r0
  HAL_StatusTypeDef ret = HAL_OK;
 80060be:	2000      	movs	r0, #0
      break;
 80060c0:	e00d      	b.n	80060de <USB_ActivateEndpoint+0x46>

    default:
      ret = HAL_ERROR;
 80060c2:	2001      	movs	r0, #1
 80060c4:	e00b      	b.n	80060de <USB_ActivateEndpoint+0x46>
  switch (ep->type)
 80060c6:	2803      	cmp	r0, #3
 80060c8:	d104      	bne.n	80060d4 <USB_ActivateEndpoint+0x3c>
      wEpRegVal |= USB_EP_INTERRUPT;
 80060ca:	20c0      	movs	r0, #192	@ 0xc0
 80060cc:	00c0      	lsls	r0, r0, #3
 80060ce:	4302      	orrs	r2, r0
  HAL_StatusTypeDef ret = HAL_OK;
 80060d0:	2000      	movs	r0, #0
      break;
 80060d2:	e004      	b.n	80060de <USB_ActivateEndpoint+0x46>
      ret = HAL_ERROR;
 80060d4:	2001      	movs	r0, #1
 80060d6:	e002      	b.n	80060de <USB_ActivateEndpoint+0x46>
      wEpRegVal |= USB_EP_CONTROL;
 80060d8:	2480      	movs	r4, #128	@ 0x80
 80060da:	00a4      	lsls	r4, r4, #2
 80060dc:	4322      	orrs	r2, r4
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80060de:	4cac      	ldr	r4, [pc, #688]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 80060e0:	4322      	orrs	r2, r4
 80060e2:	b292      	uxth	r2, r2
 80060e4:	802a      	strh	r2, [r5, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80060e6:	780d      	ldrb	r5, [r1, #0]
 80060e8:	00aa      	lsls	r2, r5, #2
 80060ea:	189a      	adds	r2, r3, r2
 80060ec:	8816      	ldrh	r6, [r2, #0]
 80060ee:	4fa9      	ldr	r7, [pc, #676]	@ (8006394 <USB_ActivateEndpoint+0x2fc>)
 80060f0:	403e      	ands	r6, r7
 80060f2:	4335      	orrs	r5, r6
 80060f4:	432c      	orrs	r4, r5
 80060f6:	b2a4      	uxth	r4, r4
 80060f8:	8014      	strh	r4, [r2, #0]

  if (ep->doublebuffer == 0U)
 80060fa:	7b0a      	ldrb	r2, [r1, #12]
 80060fc:	2a00      	cmp	r2, #0
 80060fe:	d000      	beq.n	8006102 <USB_ActivateEndpoint+0x6a>
 8006100:	e09e      	b.n	8006240 <USB_ActivateEndpoint+0x1a8>
  {
    if (ep->is_in != 0U)
 8006102:	784a      	ldrb	r2, [r1, #1]
 8006104:	2a00      	cmp	r2, #0
 8006106:	d037      	beq.n	8006178 <USB_ActivateEndpoint+0xe0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006108:	2250      	movs	r2, #80	@ 0x50
 800610a:	5a9c      	ldrh	r4, [r3, r2]
 800610c:	191c      	adds	r4, r3, r4
 800610e:	780a      	ldrb	r2, [r1, #0]
 8006110:	00d2      	lsls	r2, r2, #3
 8006112:	1912      	adds	r2, r2, r4
 8006114:	2480      	movs	r4, #128	@ 0x80
 8006116:	00e4      	lsls	r4, r4, #3
 8006118:	46a4      	mov	ip, r4
 800611a:	4462      	add	r2, ip
 800611c:	88cc      	ldrh	r4, [r1, #6]
 800611e:	0864      	lsrs	r4, r4, #1
 8006120:	0064      	lsls	r4, r4, #1
 8006122:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006124:	780a      	ldrb	r2, [r1, #0]
 8006126:	0092      	lsls	r2, r2, #2
 8006128:	189a      	adds	r2, r3, r2
 800612a:	8814      	ldrh	r4, [r2, #0]
 800612c:	0664      	lsls	r4, r4, #25
 800612e:	d505      	bpl.n	800613c <USB_ActivateEndpoint+0xa4>
 8006130:	8815      	ldrh	r5, [r2, #0]
 8006132:	403d      	ands	r5, r7
 8006134:	4c98      	ldr	r4, [pc, #608]	@ (8006398 <USB_ActivateEndpoint+0x300>)
 8006136:	432c      	orrs	r4, r5
 8006138:	b2a4      	uxth	r4, r4
 800613a:	8014      	strh	r4, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800613c:	78ca      	ldrb	r2, [r1, #3]
 800613e:	2a01      	cmp	r2, #1
 8006140:	d00f      	beq.n	8006162 <USB_ActivateEndpoint+0xca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006142:	780a      	ldrb	r2, [r1, #0]
 8006144:	0092      	lsls	r2, r2, #2
 8006146:	189a      	adds	r2, r3, r2
 8006148:	8813      	ldrh	r3, [r2, #0]
 800614a:	4994      	ldr	r1, [pc, #592]	@ (800639c <USB_ActivateEndpoint+0x304>)
 800614c:	400b      	ands	r3, r1
 800614e:	2120      	movs	r1, #32
 8006150:	404b      	eors	r3, r1
 8006152:	b29b      	uxth	r3, r3
 8006154:	498e      	ldr	r1, [pc, #568]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 8006156:	430b      	orrs	r3, r1
 8006158:	b29b      	uxth	r3, r3
 800615a:	8013      	strh	r3, [r2, #0]
 800615c:	e0ca      	b.n	80062f4 <USB_ActivateEndpoint+0x25c>
  switch (ep->type)
 800615e:	2000      	movs	r0, #0
 8006160:	e7bd      	b.n	80060de <USB_ActivateEndpoint+0x46>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006162:	780a      	ldrb	r2, [r1, #0]
 8006164:	0092      	lsls	r2, r2, #2
 8006166:	189b      	adds	r3, r3, r2
 8006168:	8819      	ldrh	r1, [r3, #0]
 800616a:	4a8c      	ldr	r2, [pc, #560]	@ (800639c <USB_ActivateEndpoint+0x304>)
 800616c:	4011      	ands	r1, r2
 800616e:	4a88      	ldr	r2, [pc, #544]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 8006170:	430a      	orrs	r2, r1
 8006172:	b292      	uxth	r2, r2
 8006174:	801a      	strh	r2, [r3, #0]
 8006176:	e0bd      	b.n	80062f4 <USB_ActivateEndpoint+0x25c>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006178:	2550      	movs	r5, #80	@ 0x50
 800617a:	5b5c      	ldrh	r4, [r3, r5]
 800617c:	191c      	adds	r4, r3, r4
 800617e:	780a      	ldrb	r2, [r1, #0]
 8006180:	00d2      	lsls	r2, r2, #3
 8006182:	1912      	adds	r2, r2, r4
 8006184:	4c86      	ldr	r4, [pc, #536]	@ (80063a0 <USB_ActivateEndpoint+0x308>)
 8006186:	46a4      	mov	ip, r4
 8006188:	4462      	add	r2, ip
 800618a:	88cc      	ldrh	r4, [r1, #6]
 800618c:	0864      	lsrs	r4, r4, #1
 800618e:	0064      	lsls	r4, r4, #1
 8006190:	8014      	strh	r4, [r2, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006192:	5b5c      	ldrh	r4, [r3, r5]
 8006194:	191c      	adds	r4, r3, r4
 8006196:	780a      	ldrb	r2, [r1, #0]
 8006198:	00d2      	lsls	r2, r2, #3
 800619a:	1912      	adds	r2, r2, r4
 800619c:	4c81      	ldr	r4, [pc, #516]	@ (80063a4 <USB_ActivateEndpoint+0x30c>)
 800619e:	46a4      	mov	ip, r4
 80061a0:	4462      	add	r2, ip
 80061a2:	8814      	ldrh	r4, [r2, #0]
 80061a4:	05a4      	lsls	r4, r4, #22
 80061a6:	0da4      	lsrs	r4, r4, #22
 80061a8:	8014      	strh	r4, [r2, #0]
 80061aa:	690c      	ldr	r4, [r1, #16]
 80061ac:	2c00      	cmp	r4, #0
 80061ae:	d121      	bne.n	80061f4 <USB_ActivateEndpoint+0x15c>
 80061b0:	8814      	ldrh	r4, [r2, #0]
 80061b2:	4d7d      	ldr	r5, [pc, #500]	@ (80063a8 <USB_ActivateEndpoint+0x310>)
 80061b4:	432c      	orrs	r4, r5
 80061b6:	b2a4      	uxth	r4, r4
 80061b8:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80061ba:	780a      	ldrb	r2, [r1, #0]
 80061bc:	0092      	lsls	r2, r2, #2
 80061be:	189a      	adds	r2, r3, r2
 80061c0:	8814      	ldrh	r4, [r2, #0]
 80061c2:	0464      	lsls	r4, r4, #17
 80061c4:	d506      	bpl.n	80061d4 <USB_ActivateEndpoint+0x13c>
 80061c6:	8815      	ldrh	r5, [r2, #0]
 80061c8:	4c72      	ldr	r4, [pc, #456]	@ (8006394 <USB_ActivateEndpoint+0x2fc>)
 80061ca:	4025      	ands	r5, r4
 80061cc:	4c77      	ldr	r4, [pc, #476]	@ (80063ac <USB_ActivateEndpoint+0x314>)
 80061ce:	432c      	orrs	r4, r5
 80061d0:	b2a4      	uxth	r4, r4
 80061d2:	8014      	strh	r4, [r2, #0]

      if (ep->num == 0U)
 80061d4:	780a      	ldrb	r2, [r1, #0]
 80061d6:	2a00      	cmp	r2, #0
 80061d8:	d125      	bne.n	8006226 <USB_ActivateEndpoint+0x18e>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80061da:	0092      	lsls	r2, r2, #2
 80061dc:	189a      	adds	r2, r3, r2
 80061de:	8813      	ldrh	r3, [r2, #0]
 80061e0:	4973      	ldr	r1, [pc, #460]	@ (80063b0 <USB_ActivateEndpoint+0x318>)
 80061e2:	400b      	ands	r3, r1
 80061e4:	21c0      	movs	r1, #192	@ 0xc0
 80061e6:	0189      	lsls	r1, r1, #6
 80061e8:	4059      	eors	r1, r3
 80061ea:	4b69      	ldr	r3, [pc, #420]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 80061ec:	430b      	orrs	r3, r1
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	8013      	strh	r3, [r2, #0]
 80061f2:	e07f      	b.n	80062f4 <USB_ActivateEndpoint+0x25c>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80061f4:	2c3e      	cmp	r4, #62	@ 0x3e
 80061f6:	d809      	bhi.n	800620c <USB_ActivateEndpoint+0x174>
 80061f8:	0865      	lsrs	r5, r4, #1
 80061fa:	07e4      	lsls	r4, r4, #31
 80061fc:	d500      	bpl.n	8006200 <USB_ActivateEndpoint+0x168>
 80061fe:	3501      	adds	r5, #1
 8006200:	8814      	ldrh	r4, [r2, #0]
 8006202:	02ad      	lsls	r5, r5, #10
 8006204:	b2ad      	uxth	r5, r5
 8006206:	432c      	orrs	r4, r5
 8006208:	8014      	strh	r4, [r2, #0]
 800620a:	e7d6      	b.n	80061ba <USB_ActivateEndpoint+0x122>
 800620c:	0965      	lsrs	r5, r4, #5
 800620e:	06e4      	lsls	r4, r4, #27
 8006210:	d100      	bne.n	8006214 <USB_ActivateEndpoint+0x17c>
 8006212:	3d01      	subs	r5, #1
 8006214:	8814      	ldrh	r4, [r2, #0]
 8006216:	02ad      	lsls	r5, r5, #10
 8006218:	b2ad      	uxth	r5, r5
 800621a:	4325      	orrs	r5, r4
 800621c:	4c62      	ldr	r4, [pc, #392]	@ (80063a8 <USB_ActivateEndpoint+0x310>)
 800621e:	432c      	orrs	r4, r5
 8006220:	b2a4      	uxth	r4, r4
 8006222:	8014      	strh	r4, [r2, #0]
 8006224:	e7c9      	b.n	80061ba <USB_ActivateEndpoint+0x122>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006226:	0092      	lsls	r2, r2, #2
 8006228:	189a      	adds	r2, r3, r2
 800622a:	8813      	ldrh	r3, [r2, #0]
 800622c:	4960      	ldr	r1, [pc, #384]	@ (80063b0 <USB_ActivateEndpoint+0x318>)
 800622e:	400b      	ands	r3, r1
 8006230:	2180      	movs	r1, #128	@ 0x80
 8006232:	0189      	lsls	r1, r1, #6
 8006234:	4059      	eors	r1, r3
 8006236:	4b56      	ldr	r3, [pc, #344]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 8006238:	430b      	orrs	r3, r1
 800623a:	b29b      	uxth	r3, r3
 800623c:	8013      	strh	r3, [r2, #0]
 800623e:	e059      	b.n	80062f4 <USB_ActivateEndpoint+0x25c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006240:	78ca      	ldrb	r2, [r1, #3]
 8006242:	2a02      	cmp	r2, #2
 8006244:	d057      	beq.n	80062f6 <USB_ActivateEndpoint+0x25e>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006246:	780a      	ldrb	r2, [r1, #0]
 8006248:	0092      	lsls	r2, r2, #2
 800624a:	189a      	adds	r2, r3, r2
 800624c:	8815      	ldrh	r5, [r2, #0]
 800624e:	4c59      	ldr	r4, [pc, #356]	@ (80063b4 <USB_ActivateEndpoint+0x31c>)
 8006250:	4025      	ands	r5, r4
 8006252:	4c4f      	ldr	r4, [pc, #316]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 8006254:	432c      	orrs	r4, r5
 8006256:	b2a4      	uxth	r4, r4
 8006258:	8014      	strh	r4, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800625a:	2550      	movs	r5, #80	@ 0x50
 800625c:	5b5c      	ldrh	r4, [r3, r5]
 800625e:	191c      	adds	r4, r3, r4
 8006260:	780a      	ldrb	r2, [r1, #0]
 8006262:	00d2      	lsls	r2, r2, #3
 8006264:	1912      	adds	r2, r2, r4
 8006266:	2480      	movs	r4, #128	@ 0x80
 8006268:	00e4      	lsls	r4, r4, #3
 800626a:	46a4      	mov	ip, r4
 800626c:	4462      	add	r2, ip
 800626e:	890c      	ldrh	r4, [r1, #8]
 8006270:	0864      	lsrs	r4, r4, #1
 8006272:	0064      	lsls	r4, r4, #1
 8006274:	8014      	strh	r4, [r2, #0]
 8006276:	5b5c      	ldrh	r4, [r3, r5]
 8006278:	191c      	adds	r4, r3, r4
 800627a:	780a      	ldrb	r2, [r1, #0]
 800627c:	00d2      	lsls	r2, r2, #3
 800627e:	1912      	adds	r2, r2, r4
 8006280:	4c47      	ldr	r4, [pc, #284]	@ (80063a0 <USB_ActivateEndpoint+0x308>)
 8006282:	46a4      	mov	ip, r4
 8006284:	4462      	add	r2, ip
 8006286:	894c      	ldrh	r4, [r1, #10]
 8006288:	0864      	lsrs	r4, r4, #1
 800628a:	0064      	lsls	r4, r4, #1
 800628c:	8014      	strh	r4, [r2, #0]

    if (ep->is_in == 0U)
 800628e:	784a      	ldrb	r2, [r1, #1]
 8006290:	2a00      	cmp	r2, #0
 8006292:	d13b      	bne.n	800630c <USB_ActivateEndpoint+0x274>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006294:	780a      	ldrb	r2, [r1, #0]
 8006296:	0092      	lsls	r2, r2, #2
 8006298:	189a      	adds	r2, r3, r2
 800629a:	8814      	ldrh	r4, [r2, #0]
 800629c:	0464      	lsls	r4, r4, #17
 800629e:	d506      	bpl.n	80062ae <USB_ActivateEndpoint+0x216>
 80062a0:	8815      	ldrh	r5, [r2, #0]
 80062a2:	4c3c      	ldr	r4, [pc, #240]	@ (8006394 <USB_ActivateEndpoint+0x2fc>)
 80062a4:	4025      	ands	r5, r4
 80062a6:	4c41      	ldr	r4, [pc, #260]	@ (80063ac <USB_ActivateEndpoint+0x314>)
 80062a8:	432c      	orrs	r4, r5
 80062aa:	b2a4      	uxth	r4, r4
 80062ac:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80062ae:	780a      	ldrb	r2, [r1, #0]
 80062b0:	0092      	lsls	r2, r2, #2
 80062b2:	189a      	adds	r2, r3, r2
 80062b4:	8814      	ldrh	r4, [r2, #0]
 80062b6:	0664      	lsls	r4, r4, #25
 80062b8:	d506      	bpl.n	80062c8 <USB_ActivateEndpoint+0x230>
 80062ba:	8815      	ldrh	r5, [r2, #0]
 80062bc:	4c35      	ldr	r4, [pc, #212]	@ (8006394 <USB_ActivateEndpoint+0x2fc>)
 80062be:	4025      	ands	r5, r4
 80062c0:	4c35      	ldr	r4, [pc, #212]	@ (8006398 <USB_ActivateEndpoint+0x300>)
 80062c2:	432c      	orrs	r4, r5
 80062c4:	b2a4      	uxth	r4, r4
 80062c6:	8014      	strh	r4, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80062c8:	780c      	ldrb	r4, [r1, #0]
 80062ca:	00a4      	lsls	r4, r4, #2
 80062cc:	191c      	adds	r4, r3, r4
 80062ce:	8825      	ldrh	r5, [r4, #0]
 80062d0:	4a37      	ldr	r2, [pc, #220]	@ (80063b0 <USB_ActivateEndpoint+0x318>)
 80062d2:	4015      	ands	r5, r2
 80062d4:	22c0      	movs	r2, #192	@ 0xc0
 80062d6:	0192      	lsls	r2, r2, #6
 80062d8:	406a      	eors	r2, r5
 80062da:	4d2d      	ldr	r5, [pc, #180]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 80062dc:	432a      	orrs	r2, r5
 80062de:	b292      	uxth	r2, r2
 80062e0:	8022      	strh	r2, [r4, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80062e2:	780a      	ldrb	r2, [r1, #0]
 80062e4:	0092      	lsls	r2, r2, #2
 80062e6:	189b      	adds	r3, r3, r2
 80062e8:	881a      	ldrh	r2, [r3, #0]
 80062ea:	492c      	ldr	r1, [pc, #176]	@ (800639c <USB_ActivateEndpoint+0x304>)
 80062ec:	400a      	ands	r2, r1
 80062ee:	432a      	orrs	r2, r5
 80062f0:	b292      	uxth	r2, r2
 80062f2:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 80062f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80062f6:	780a      	ldrb	r2, [r1, #0]
 80062f8:	0092      	lsls	r2, r2, #2
 80062fa:	189a      	adds	r2, r3, r2
 80062fc:	8815      	ldrh	r5, [r2, #0]
 80062fe:	4c25      	ldr	r4, [pc, #148]	@ (8006394 <USB_ActivateEndpoint+0x2fc>)
 8006300:	4025      	ands	r5, r4
 8006302:	4c2d      	ldr	r4, [pc, #180]	@ (80063b8 <USB_ActivateEndpoint+0x320>)
 8006304:	432c      	orrs	r4, r5
 8006306:	b2a4      	uxth	r4, r4
 8006308:	8014      	strh	r4, [r2, #0]
 800630a:	e7a6      	b.n	800625a <USB_ActivateEndpoint+0x1c2>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800630c:	780a      	ldrb	r2, [r1, #0]
 800630e:	0092      	lsls	r2, r2, #2
 8006310:	189a      	adds	r2, r3, r2
 8006312:	8814      	ldrh	r4, [r2, #0]
 8006314:	0464      	lsls	r4, r4, #17
 8006316:	d506      	bpl.n	8006326 <USB_ActivateEndpoint+0x28e>
 8006318:	8815      	ldrh	r5, [r2, #0]
 800631a:	4c1e      	ldr	r4, [pc, #120]	@ (8006394 <USB_ActivateEndpoint+0x2fc>)
 800631c:	4025      	ands	r5, r4
 800631e:	4c23      	ldr	r4, [pc, #140]	@ (80063ac <USB_ActivateEndpoint+0x314>)
 8006320:	432c      	orrs	r4, r5
 8006322:	b2a4      	uxth	r4, r4
 8006324:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006326:	780a      	ldrb	r2, [r1, #0]
 8006328:	0092      	lsls	r2, r2, #2
 800632a:	189a      	adds	r2, r3, r2
 800632c:	8814      	ldrh	r4, [r2, #0]
 800632e:	0664      	lsls	r4, r4, #25
 8006330:	d506      	bpl.n	8006340 <USB_ActivateEndpoint+0x2a8>
 8006332:	8815      	ldrh	r5, [r2, #0]
 8006334:	4c17      	ldr	r4, [pc, #92]	@ (8006394 <USB_ActivateEndpoint+0x2fc>)
 8006336:	4025      	ands	r5, r4
 8006338:	4c17      	ldr	r4, [pc, #92]	@ (8006398 <USB_ActivateEndpoint+0x300>)
 800633a:	432c      	orrs	r4, r5
 800633c:	b2a4      	uxth	r4, r4
 800633e:	8014      	strh	r4, [r2, #0]
      if (ep->type != EP_TYPE_ISOC)
 8006340:	78ca      	ldrb	r2, [r1, #3]
 8006342:	2a01      	cmp	r2, #1
 8006344:	d017      	beq.n	8006376 <USB_ActivateEndpoint+0x2de>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006346:	780c      	ldrb	r4, [r1, #0]
 8006348:	00a4      	lsls	r4, r4, #2
 800634a:	191c      	adds	r4, r3, r4
 800634c:	8822      	ldrh	r2, [r4, #0]
 800634e:	4d13      	ldr	r5, [pc, #76]	@ (800639c <USB_ActivateEndpoint+0x304>)
 8006350:	402a      	ands	r2, r5
 8006352:	2520      	movs	r5, #32
 8006354:	406a      	eors	r2, r5
 8006356:	b292      	uxth	r2, r2
 8006358:	4d0d      	ldr	r5, [pc, #52]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 800635a:	432a      	orrs	r2, r5
 800635c:	b292      	uxth	r2, r2
 800635e:	8022      	strh	r2, [r4, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006360:	780a      	ldrb	r2, [r1, #0]
 8006362:	0092      	lsls	r2, r2, #2
 8006364:	189b      	adds	r3, r3, r2
 8006366:	8819      	ldrh	r1, [r3, #0]
 8006368:	4a11      	ldr	r2, [pc, #68]	@ (80063b0 <USB_ActivateEndpoint+0x318>)
 800636a:	4011      	ands	r1, r2
 800636c:	4a08      	ldr	r2, [pc, #32]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 800636e:	430a      	orrs	r2, r1
 8006370:	b292      	uxth	r2, r2
 8006372:	801a      	strh	r2, [r3, #0]
 8006374:	e7be      	b.n	80062f4 <USB_ActivateEndpoint+0x25c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006376:	780a      	ldrb	r2, [r1, #0]
 8006378:	0092      	lsls	r2, r2, #2
 800637a:	189a      	adds	r2, r3, r2
 800637c:	8815      	ldrh	r5, [r2, #0]
 800637e:	4c07      	ldr	r4, [pc, #28]	@ (800639c <USB_ActivateEndpoint+0x304>)
 8006380:	4025      	ands	r5, r4
 8006382:	4c03      	ldr	r4, [pc, #12]	@ (8006390 <USB_ActivateEndpoint+0x2f8>)
 8006384:	432c      	orrs	r4, r5
 8006386:	b2a4      	uxth	r4, r4
 8006388:	8014      	strh	r4, [r2, #0]
 800638a:	e7e9      	b.n	8006360 <USB_ActivateEndpoint+0x2c8>
 800638c:	ffff898f 	.word	0xffff898f
 8006390:	ffff8080 	.word	0xffff8080
 8006394:	ffff8f8f 	.word	0xffff8f8f
 8006398:	ffff80c0 	.word	0xffff80c0
 800639c:	ffff8fbf 	.word	0xffff8fbf
 80063a0:	00000404 	.word	0x00000404
 80063a4:	00000406 	.word	0x00000406
 80063a8:	ffff8000 	.word	0xffff8000
 80063ac:	ffffc080 	.word	0xffffc080
 80063b0:	ffffbf8f 	.word	0xffffbf8f
 80063b4:	ffff8e8f 	.word	0xffff8e8f
 80063b8:	ffff8180 	.word	0xffff8180

080063bc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80063bc:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0U)
 80063be:	7b0b      	ldrb	r3, [r1, #12]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d133      	bne.n	800642c <USB_DeactivateEndpoint+0x70>
  {
    if (ep->is_in != 0U)
 80063c4:	784b      	ldrb	r3, [r1, #1]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d018      	beq.n	80063fc <USB_DeactivateEndpoint+0x40>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80063ca:	780b      	ldrb	r3, [r1, #0]
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	18c3      	adds	r3, r0, r3
 80063d0:	881a      	ldrh	r2, [r3, #0]
 80063d2:	0652      	lsls	r2, r2, #25
 80063d4:	d506      	bpl.n	80063e4 <USB_DeactivateEndpoint+0x28>
 80063d6:	881c      	ldrh	r4, [r3, #0]
 80063d8:	4a4e      	ldr	r2, [pc, #312]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 80063da:	4014      	ands	r4, r2
 80063dc:	4a4e      	ldr	r2, [pc, #312]	@ (8006518 <USB_DeactivateEndpoint+0x15c>)
 80063de:	4322      	orrs	r2, r4
 80063e0:	b292      	uxth	r2, r2
 80063e2:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063e4:	780b      	ldrb	r3, [r1, #0]
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	18c3      	adds	r3, r0, r3
 80063ea:	8819      	ldrh	r1, [r3, #0]
 80063ec:	4a4b      	ldr	r2, [pc, #300]	@ (800651c <USB_DeactivateEndpoint+0x160>)
 80063ee:	4011      	ands	r1, r2
 80063f0:	4a4b      	ldr	r2, [pc, #300]	@ (8006520 <USB_DeactivateEndpoint+0x164>)
 80063f2:	430a      	orrs	r2, r1
 80063f4:	b292      	uxth	r2, r2
 80063f6:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80063f8:	2000      	movs	r0, #0
 80063fa:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80063fc:	780b      	ldrb	r3, [r1, #0]
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	18c3      	adds	r3, r0, r3
 8006402:	881a      	ldrh	r2, [r3, #0]
 8006404:	0452      	lsls	r2, r2, #17
 8006406:	d506      	bpl.n	8006416 <USB_DeactivateEndpoint+0x5a>
 8006408:	881c      	ldrh	r4, [r3, #0]
 800640a:	4a42      	ldr	r2, [pc, #264]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 800640c:	4014      	ands	r4, r2
 800640e:	4a45      	ldr	r2, [pc, #276]	@ (8006524 <USB_DeactivateEndpoint+0x168>)
 8006410:	4322      	orrs	r2, r4
 8006412:	b292      	uxth	r2, r2
 8006414:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006416:	780b      	ldrb	r3, [r1, #0]
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	18c3      	adds	r3, r0, r3
 800641c:	8819      	ldrh	r1, [r3, #0]
 800641e:	4a42      	ldr	r2, [pc, #264]	@ (8006528 <USB_DeactivateEndpoint+0x16c>)
 8006420:	4011      	ands	r1, r2
 8006422:	4a3f      	ldr	r2, [pc, #252]	@ (8006520 <USB_DeactivateEndpoint+0x164>)
 8006424:	430a      	orrs	r2, r1
 8006426:	b292      	uxth	r2, r2
 8006428:	801a      	strh	r2, [r3, #0]
 800642a:	e7e5      	b.n	80063f8 <USB_DeactivateEndpoint+0x3c>
    if (ep->is_in == 0U)
 800642c:	784b      	ldrb	r3, [r1, #1]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d137      	bne.n	80064a2 <USB_DeactivateEndpoint+0xe6>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006432:	780b      	ldrb	r3, [r1, #0]
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	18c3      	adds	r3, r0, r3
 8006438:	881a      	ldrh	r2, [r3, #0]
 800643a:	0452      	lsls	r2, r2, #17
 800643c:	d506      	bpl.n	800644c <USB_DeactivateEndpoint+0x90>
 800643e:	881c      	ldrh	r4, [r3, #0]
 8006440:	4a34      	ldr	r2, [pc, #208]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 8006442:	4014      	ands	r4, r2
 8006444:	4a37      	ldr	r2, [pc, #220]	@ (8006524 <USB_DeactivateEndpoint+0x168>)
 8006446:	4322      	orrs	r2, r4
 8006448:	b292      	uxth	r2, r2
 800644a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800644c:	780b      	ldrb	r3, [r1, #0]
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	18c3      	adds	r3, r0, r3
 8006452:	881a      	ldrh	r2, [r3, #0]
 8006454:	0652      	lsls	r2, r2, #25
 8006456:	d506      	bpl.n	8006466 <USB_DeactivateEndpoint+0xaa>
 8006458:	881c      	ldrh	r4, [r3, #0]
 800645a:	4a2e      	ldr	r2, [pc, #184]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 800645c:	4014      	ands	r4, r2
 800645e:	4a2e      	ldr	r2, [pc, #184]	@ (8006518 <USB_DeactivateEndpoint+0x15c>)
 8006460:	4322      	orrs	r2, r4
 8006462:	b292      	uxth	r2, r2
 8006464:	801a      	strh	r2, [r3, #0]
      PCD_TX_DTOG(USBx, ep->num);
 8006466:	780b      	ldrb	r3, [r1, #0]
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	18c3      	adds	r3, r0, r3
 800646c:	881c      	ldrh	r4, [r3, #0]
 800646e:	4a29      	ldr	r2, [pc, #164]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 8006470:	4014      	ands	r4, r2
 8006472:	4a29      	ldr	r2, [pc, #164]	@ (8006518 <USB_DeactivateEndpoint+0x15c>)
 8006474:	4322      	orrs	r2, r4
 8006476:	b292      	uxth	r2, r2
 8006478:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800647a:	780c      	ldrb	r4, [r1, #0]
 800647c:	00a4      	lsls	r4, r4, #2
 800647e:	1904      	adds	r4, r0, r4
 8006480:	8823      	ldrh	r3, [r4, #0]
 8006482:	4a29      	ldr	r2, [pc, #164]	@ (8006528 <USB_DeactivateEndpoint+0x16c>)
 8006484:	4013      	ands	r3, r2
 8006486:	4a26      	ldr	r2, [pc, #152]	@ (8006520 <USB_DeactivateEndpoint+0x164>)
 8006488:	4313      	orrs	r3, r2
 800648a:	b29b      	uxth	r3, r3
 800648c:	8023      	strh	r3, [r4, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800648e:	780b      	ldrb	r3, [r1, #0]
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	18c3      	adds	r3, r0, r3
 8006494:	8819      	ldrh	r1, [r3, #0]
 8006496:	4821      	ldr	r0, [pc, #132]	@ (800651c <USB_DeactivateEndpoint+0x160>)
 8006498:	4001      	ands	r1, r0
 800649a:	430a      	orrs	r2, r1
 800649c:	b292      	uxth	r2, r2
 800649e:	801a      	strh	r2, [r3, #0]
 80064a0:	e7aa      	b.n	80063f8 <USB_DeactivateEndpoint+0x3c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80064a2:	780b      	ldrb	r3, [r1, #0]
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	18c3      	adds	r3, r0, r3
 80064a8:	881a      	ldrh	r2, [r3, #0]
 80064aa:	0452      	lsls	r2, r2, #17
 80064ac:	d506      	bpl.n	80064bc <USB_DeactivateEndpoint+0x100>
 80064ae:	881c      	ldrh	r4, [r3, #0]
 80064b0:	4a18      	ldr	r2, [pc, #96]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 80064b2:	4014      	ands	r4, r2
 80064b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006524 <USB_DeactivateEndpoint+0x168>)
 80064b6:	4322      	orrs	r2, r4
 80064b8:	b292      	uxth	r2, r2
 80064ba:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80064bc:	780b      	ldrb	r3, [r1, #0]
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	18c3      	adds	r3, r0, r3
 80064c2:	881a      	ldrh	r2, [r3, #0]
 80064c4:	0652      	lsls	r2, r2, #25
 80064c6:	d506      	bpl.n	80064d6 <USB_DeactivateEndpoint+0x11a>
 80064c8:	881c      	ldrh	r4, [r3, #0]
 80064ca:	4a12      	ldr	r2, [pc, #72]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 80064cc:	4014      	ands	r4, r2
 80064ce:	4a12      	ldr	r2, [pc, #72]	@ (8006518 <USB_DeactivateEndpoint+0x15c>)
 80064d0:	4322      	orrs	r2, r4
 80064d2:	b292      	uxth	r2, r2
 80064d4:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80064d6:	780b      	ldrb	r3, [r1, #0]
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	18c3      	adds	r3, r0, r3
 80064dc:	881c      	ldrh	r4, [r3, #0]
 80064de:	4a0d      	ldr	r2, [pc, #52]	@ (8006514 <USB_DeactivateEndpoint+0x158>)
 80064e0:	4014      	ands	r4, r2
 80064e2:	4a10      	ldr	r2, [pc, #64]	@ (8006524 <USB_DeactivateEndpoint+0x168>)
 80064e4:	4322      	orrs	r2, r4
 80064e6:	b292      	uxth	r2, r2
 80064e8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80064ea:	780c      	ldrb	r4, [r1, #0]
 80064ec:	00a4      	lsls	r4, r4, #2
 80064ee:	1904      	adds	r4, r0, r4
 80064f0:	8823      	ldrh	r3, [r4, #0]
 80064f2:	4a0a      	ldr	r2, [pc, #40]	@ (800651c <USB_DeactivateEndpoint+0x160>)
 80064f4:	4013      	ands	r3, r2
 80064f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006520 <USB_DeactivateEndpoint+0x164>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	8023      	strh	r3, [r4, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80064fe:	780b      	ldrb	r3, [r1, #0]
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	18c0      	adds	r0, r0, r3
 8006504:	8803      	ldrh	r3, [r0, #0]
 8006506:	4908      	ldr	r1, [pc, #32]	@ (8006528 <USB_DeactivateEndpoint+0x16c>)
 8006508:	400b      	ands	r3, r1
 800650a:	431a      	orrs	r2, r3
 800650c:	b292      	uxth	r2, r2
 800650e:	8002      	strh	r2, [r0, #0]
 8006510:	e772      	b.n	80063f8 <USB_DeactivateEndpoint+0x3c>
 8006512:	46c0      	nop			@ (mov r8, r8)
 8006514:	ffff8f8f 	.word	0xffff8f8f
 8006518:	ffff80c0 	.word	0xffff80c0
 800651c:	ffff8fbf 	.word	0xffff8fbf
 8006520:	ffff8080 	.word	0xffff8080
 8006524:	ffffc080 	.word	0xffffc080
 8006528:	ffffbf8f 	.word	0xffffbf8f

0800652c <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800652c:	784b      	ldrb	r3, [r1, #1]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00e      	beq.n	8006550 <USB_EPSetStall+0x24>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006532:	780b      	ldrb	r3, [r1, #0]
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	18c0      	adds	r0, r0, r3
 8006538:	8803      	ldrh	r3, [r0, #0]
 800653a:	4a0c      	ldr	r2, [pc, #48]	@ (800656c <USB_EPSetStall+0x40>)
 800653c:	4013      	ands	r3, r2
 800653e:	2210      	movs	r2, #16
 8006540:	4053      	eors	r3, r2
 8006542:	b29b      	uxth	r3, r3
 8006544:	4a0a      	ldr	r2, [pc, #40]	@ (8006570 <USB_EPSetStall+0x44>)
 8006546:	4313      	orrs	r3, r2
 8006548:	b29b      	uxth	r3, r3
 800654a:	8003      	strh	r3, [r0, #0]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 800654c:	2000      	movs	r0, #0
 800654e:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006550:	780b      	ldrb	r3, [r1, #0]
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	18c0      	adds	r0, r0, r3
 8006556:	8803      	ldrh	r3, [r0, #0]
 8006558:	4a06      	ldr	r2, [pc, #24]	@ (8006574 <USB_EPSetStall+0x48>)
 800655a:	4013      	ands	r3, r2
 800655c:	2280      	movs	r2, #128	@ 0x80
 800655e:	0152      	lsls	r2, r2, #5
 8006560:	405a      	eors	r2, r3
 8006562:	4b03      	ldr	r3, [pc, #12]	@ (8006570 <USB_EPSetStall+0x44>)
 8006564:	4313      	orrs	r3, r2
 8006566:	b29b      	uxth	r3, r3
 8006568:	8003      	strh	r3, [r0, #0]
 800656a:	e7ef      	b.n	800654c <USB_EPSetStall+0x20>
 800656c:	ffff8fbf 	.word	0xffff8fbf
 8006570:	ffff8080 	.word	0xffff8080
 8006574:	ffffbf8f 	.word	0xffffbf8f

08006578 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006578:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0U)
 800657a:	7b0b      	ldrb	r3, [r1, #12]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d13a      	bne.n	80065f6 <USB_EPClearStall+0x7e>
  {
    if (ep->is_in != 0U)
 8006580:	784b      	ldrb	r3, [r1, #1]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d01d      	beq.n	80065c2 <USB_EPClearStall+0x4a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006586:	780b      	ldrb	r3, [r1, #0]
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	18c3      	adds	r3, r0, r3
 800658c:	881a      	ldrh	r2, [r3, #0]
 800658e:	0652      	lsls	r2, r2, #25
 8006590:	d506      	bpl.n	80065a0 <USB_EPClearStall+0x28>
 8006592:	881c      	ldrh	r4, [r3, #0]
 8006594:	4a19      	ldr	r2, [pc, #100]	@ (80065fc <USB_EPClearStall+0x84>)
 8006596:	4014      	ands	r4, r2
 8006598:	4a19      	ldr	r2, [pc, #100]	@ (8006600 <USB_EPClearStall+0x88>)
 800659a:	4322      	orrs	r2, r4
 800659c:	b292      	uxth	r2, r2
 800659e:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80065a0:	78cb      	ldrb	r3, [r1, #3]
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d027      	beq.n	80065f6 <USB_EPClearStall+0x7e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80065a6:	780a      	ldrb	r2, [r1, #0]
 80065a8:	0092      	lsls	r2, r2, #2
 80065aa:	1882      	adds	r2, r0, r2
 80065ac:	8813      	ldrh	r3, [r2, #0]
 80065ae:	4915      	ldr	r1, [pc, #84]	@ (8006604 <USB_EPClearStall+0x8c>)
 80065b0:	400b      	ands	r3, r1
 80065b2:	2120      	movs	r1, #32
 80065b4:	404b      	eors	r3, r1
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	4913      	ldr	r1, [pc, #76]	@ (8006608 <USB_EPClearStall+0x90>)
 80065ba:	430b      	orrs	r3, r1
 80065bc:	b29b      	uxth	r3, r3
 80065be:	8013      	strh	r3, [r2, #0]
 80065c0:	e019      	b.n	80065f6 <USB_EPClearStall+0x7e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80065c2:	780b      	ldrb	r3, [r1, #0]
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	18c3      	adds	r3, r0, r3
 80065c8:	881a      	ldrh	r2, [r3, #0]
 80065ca:	0452      	lsls	r2, r2, #17
 80065cc:	d506      	bpl.n	80065dc <USB_EPClearStall+0x64>
 80065ce:	881c      	ldrh	r4, [r3, #0]
 80065d0:	4a0a      	ldr	r2, [pc, #40]	@ (80065fc <USB_EPClearStall+0x84>)
 80065d2:	4014      	ands	r4, r2
 80065d4:	4a0d      	ldr	r2, [pc, #52]	@ (800660c <USB_EPClearStall+0x94>)
 80065d6:	4322      	orrs	r2, r4
 80065d8:	b292      	uxth	r2, r2
 80065da:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80065dc:	780b      	ldrb	r3, [r1, #0]
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	18c0      	adds	r0, r0, r3
 80065e2:	8803      	ldrh	r3, [r0, #0]
 80065e4:	4a0a      	ldr	r2, [pc, #40]	@ (8006610 <USB_EPClearStall+0x98>)
 80065e6:	4013      	ands	r3, r2
 80065e8:	22c0      	movs	r2, #192	@ 0xc0
 80065ea:	0192      	lsls	r2, r2, #6
 80065ec:	405a      	eors	r2, r3
 80065ee:	4b06      	ldr	r3, [pc, #24]	@ (8006608 <USB_EPClearStall+0x90>)
 80065f0:	4313      	orrs	r3, r2
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	8003      	strh	r3, [r0, #0]
    }
  }

  return HAL_OK;
}
 80065f6:	2000      	movs	r0, #0
 80065f8:	bd10      	pop	{r4, pc}
 80065fa:	46c0      	nop			@ (mov r8, r8)
 80065fc:	ffff8f8f 	.word	0xffff8f8f
 8006600:	ffff80c0 	.word	0xffff80c0
 8006604:	ffff8fbf 	.word	0xffff8fbf
 8006608:	ffff8080 	.word	0xffff8080
 800660c:	ffffc080 	.word	0xffffc080
 8006610:	ffffbf8f 	.word	0xffffbf8f

08006614 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8006614:	2900      	cmp	r1, #0
 8006616:	d102      	bne.n	800661e <USB_SetDevAddress+0xa>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006618:	234c      	movs	r3, #76	@ 0x4c
 800661a:	2280      	movs	r2, #128	@ 0x80
 800661c:	52c2      	strh	r2, [r0, r3]
  }

  return HAL_OK;
}
 800661e:	2000      	movs	r0, #0
 8006620:	4770      	bx	lr
	...

08006624 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8006624:	2258      	movs	r2, #88	@ 0x58
 8006626:	5a83      	ldrh	r3, [r0, r2]
 8006628:	4902      	ldr	r1, [pc, #8]	@ (8006634 <USB_DevConnect+0x10>)
 800662a:	430b      	orrs	r3, r1
 800662c:	b29b      	uxth	r3, r3
 800662e:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8006630:	2000      	movs	r0, #0
 8006632:	4770      	bx	lr
 8006634:	ffff8000 	.word	0xffff8000

08006638 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006638:	2344      	movs	r3, #68	@ 0x44
 800663a:	5ac0      	ldrh	r0, [r0, r3]
 800663c:	b280      	uxth	r0, r0
  return tmpreg;
}
 800663e:	4770      	bx	lr

08006640 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006640:	b510      	push	{r4, lr}
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006642:	3301      	adds	r3, #1
 8006644:	085b      	lsrs	r3, r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006646:	1812      	adds	r2, r2, r0
 8006648:	2080      	movs	r0, #128	@ 0x80
 800664a:	00c0      	lsls	r0, r0, #3
 800664c:	4684      	mov	ip, r0
 800664e:	4462      	add	r2, ip

  for (count = n; count != 0U; count--)
 8006650:	e007      	b.n	8006662 <USB_WritePMA+0x22>
  {
    WrVal = pBuf[0];
 8006652:	780c      	ldrb	r4, [r1, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006654:	7848      	ldrb	r0, [r1, #1]
 8006656:	0200      	lsls	r0, r0, #8
 8006658:	4320      	orrs	r0, r4
    *pdwVal = (WrVal & 0xFFFFU);
 800665a:	8010      	strh	r0, [r2, #0]
    pdwVal++;
 800665c:	3202      	adds	r2, #2
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 800665e:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8006660:	3b01      	subs	r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1f5      	bne.n	8006652 <USB_WritePMA+0x12>
  }
}
 8006666:	bd10      	pop	{r4, pc}

08006668 <USB_EPStartXfer>:
{
 8006668:	b570      	push	{r4, r5, r6, lr}
 800666a:	0005      	movs	r5, r0
 800666c:	000c      	movs	r4, r1
  if (ep->is_in == 1U)
 800666e:	784b      	ldrb	r3, [r1, #1]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d02e      	beq.n	80066d2 <USB_EPStartXfer+0x6a>
    if (ep->doublebuffer == 0U)
 8006674:	7b0a      	ldrb	r2, [r1, #12]
 8006676:	2a00      	cmp	r2, #0
 8006678:	d000      	beq.n	800667c <USB_EPStartXfer+0x14>
 800667a:	e26e      	b.n	8006b5a <USB_EPStartXfer+0x4f2>
      if (ep->xfer_len > ep->maxpacket)
 800667c:	698b      	ldr	r3, [r1, #24]
 800667e:	6909      	ldr	r1, [r1, #16]
 8006680:	428b      	cmp	r3, r1
 8006682:	d800      	bhi.n	8006686 <USB_EPStartXfer+0x1e>
 8006684:	e24c      	b.n	8006b20 <USB_EPStartXfer+0x4b8>
        ep->xfer_len -= len;
 8006686:	1a5b      	subs	r3, r3, r1
 8006688:	61a3      	str	r3, [r4, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800668a:	2350      	movs	r3, #80	@ 0x50
 800668c:	5aea      	ldrh	r2, [r5, r3]
 800668e:	18aa      	adds	r2, r5, r2
 8006690:	7823      	ldrb	r3, [r4, #0]
 8006692:	00db      	lsls	r3, r3, #3
 8006694:	189b      	adds	r3, r3, r2
 8006696:	4ab9      	ldr	r2, [pc, #740]	@ (800697c <USB_EPStartXfer+0x314>)
 8006698:	4694      	mov	ip, r2
 800669a:	4463      	add	r3, ip
 800669c:	881a      	ldrh	r2, [r3, #0]
 800669e:	0592      	lsls	r2, r2, #22
 80066a0:	0d92      	lsrs	r2, r2, #22
 80066a2:	801a      	strh	r2, [r3, #0]
 80066a4:	2900      	cmp	r1, #0
 80066a6:	d000      	beq.n	80066aa <USB_EPStartXfer+0x42>
 80066a8:	e23e      	b.n	8006b28 <USB_EPStartXfer+0x4c0>
 80066aa:	881a      	ldrh	r2, [r3, #0]
 80066ac:	49b4      	ldr	r1, [pc, #720]	@ (8006980 <USB_EPStartXfer+0x318>)
 80066ae:	430a      	orrs	r2, r1
 80066b0:	b292      	uxth	r2, r2
 80066b2:	801a      	strh	r2, [r3, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80066b4:	7823      	ldrb	r3, [r4, #0]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	18ed      	adds	r5, r5, r3
 80066ba:	882b      	ldrh	r3, [r5, #0]
 80066bc:	4ab1      	ldr	r2, [pc, #708]	@ (8006984 <USB_EPStartXfer+0x31c>)
 80066be:	4013      	ands	r3, r2
 80066c0:	22c0      	movs	r2, #192	@ 0xc0
 80066c2:	0192      	lsls	r2, r2, #6
 80066c4:	405a      	eors	r2, r3
 80066c6:	4bb0      	ldr	r3, [pc, #704]	@ (8006988 <USB_EPStartXfer+0x320>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	802b      	strh	r3, [r5, #0]
  return HAL_OK;
 80066ce:	2000      	movs	r0, #0
}
 80066d0:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 80066d2:	698e      	ldr	r6, [r1, #24]
 80066d4:	690a      	ldr	r2, [r1, #16]
 80066d6:	4296      	cmp	r6, r2
 80066d8:	d900      	bls.n	80066dc <USB_EPStartXfer+0x74>
      len = ep->maxpacket;
 80066da:	0016      	movs	r6, r2
    if (ep->doublebuffer == 0U)
 80066dc:	7b21      	ldrb	r1, [r4, #12]
 80066de:	2900      	cmp	r1, #0
 80066e0:	d024      	beq.n	800672c <USB_EPStartXfer+0xc4>
      if (ep->type == EP_TYPE_BULK)
 80066e2:	78e1      	ldrb	r1, [r4, #3]
 80066e4:	2902      	cmp	r1, #2
 80066e6:	d041      	beq.n	800676c <USB_EPStartXfer+0x104>
        ep->xfer_len_db -= len;
 80066e8:	6a22      	ldr	r2, [r4, #32]
 80066ea:	1b92      	subs	r2, r2, r6
 80066ec:	6222      	str	r2, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80066ee:	7822      	ldrb	r2, [r4, #0]
 80066f0:	0091      	lsls	r1, r2, #2
 80066f2:	1869      	adds	r1, r5, r1
 80066f4:	8809      	ldrh	r1, [r1, #0]
 80066f6:	0649      	lsls	r1, r1, #25
 80066f8:	d400      	bmi.n	80066fc <USB_EPStartXfer+0x94>
 80066fa:	e1d1      	b.n	8006aa0 <USB_EPStartXfer+0x438>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d000      	beq.n	8006702 <USB_EPStartXfer+0x9a>
 8006700:	e1bd      	b.n	8006a7e <USB_EPStartXfer+0x416>
 8006702:	3350      	adds	r3, #80	@ 0x50
 8006704:	5aeb      	ldrh	r3, [r5, r3]
 8006706:	18eb      	adds	r3, r5, r3
 8006708:	00d2      	lsls	r2, r2, #3
 800670a:	18d2      	adds	r2, r2, r3
 800670c:	4b9b      	ldr	r3, [pc, #620]	@ (800697c <USB_EPStartXfer+0x314>)
 800670e:	469c      	mov	ip, r3
 8006710:	4462      	add	r2, ip
 8006712:	8813      	ldrh	r3, [r2, #0]
 8006714:	059b      	lsls	r3, r3, #22
 8006716:	0d9b      	lsrs	r3, r3, #22
 8006718:	8013      	strh	r3, [r2, #0]
 800671a:	2e00      	cmp	r6, #0
 800671c:	d000      	beq.n	8006720 <USB_EPStartXfer+0xb8>
 800671e:	e195      	b.n	8006a4c <USB_EPStartXfer+0x3e4>
 8006720:	8813      	ldrh	r3, [r2, #0]
 8006722:	4997      	ldr	r1, [pc, #604]	@ (8006980 <USB_EPStartXfer+0x318>)
 8006724:	430b      	orrs	r3, r1
 8006726:	b29b      	uxth	r3, r3
 8006728:	8013      	strh	r3, [r2, #0]
 800672a:	e1b2      	b.n	8006a92 <USB_EPStartXfer+0x42a>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800672c:	b2b6      	uxth	r6, r6
 800672e:	88e2      	ldrh	r2, [r4, #6]
 8006730:	6961      	ldr	r1, [r4, #20]
 8006732:	0033      	movs	r3, r6
 8006734:	0028      	movs	r0, r5
 8006736:	f7ff ff83 	bl	8006640 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800673a:	2350      	movs	r3, #80	@ 0x50
 800673c:	5aea      	ldrh	r2, [r5, r3]
 800673e:	18aa      	adds	r2, r5, r2
 8006740:	7823      	ldrb	r3, [r4, #0]
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	189b      	adds	r3, r3, r2
 8006746:	4a91      	ldr	r2, [pc, #580]	@ (800698c <USB_EPStartXfer+0x324>)
 8006748:	4694      	mov	ip, r2
 800674a:	4463      	add	r3, ip
 800674c:	801e      	strh	r6, [r3, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800674e:	7822      	ldrb	r2, [r4, #0]
 8006750:	0092      	lsls	r2, r2, #2
 8006752:	18aa      	adds	r2, r5, r2
 8006754:	8813      	ldrh	r3, [r2, #0]
 8006756:	498e      	ldr	r1, [pc, #568]	@ (8006990 <USB_EPStartXfer+0x328>)
 8006758:	400b      	ands	r3, r1
 800675a:	2130      	movs	r1, #48	@ 0x30
 800675c:	404b      	eors	r3, r1
 800675e:	b29b      	uxth	r3, r3
 8006760:	4989      	ldr	r1, [pc, #548]	@ (8006988 <USB_EPStartXfer+0x320>)
 8006762:	430b      	orrs	r3, r1
 8006764:	b29b      	uxth	r3, r3
 8006766:	8013      	strh	r3, [r2, #0]
  return HAL_OK;
 8006768:	2000      	movs	r0, #0
 800676a:	e7b1      	b.n	80066d0 <USB_EPStartXfer+0x68>
        if (ep->xfer_len_db > ep->maxpacket)
 800676c:	6a23      	ldr	r3, [r4, #32]
 800676e:	429a      	cmp	r2, r3
 8006770:	d300      	bcc.n	8006774 <USB_EPStartXfer+0x10c>
 8006772:	e150      	b.n	8006a16 <USB_EPStartXfer+0x3ae>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006774:	7823      	ldrb	r3, [r4, #0]
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	18eb      	adds	r3, r5, r3
 800677a:	8819      	ldrh	r1, [r3, #0]
 800677c:	4a85      	ldr	r2, [pc, #532]	@ (8006994 <USB_EPStartXfer+0x32c>)
 800677e:	4011      	ands	r1, r2
 8006780:	4a85      	ldr	r2, [pc, #532]	@ (8006998 <USB_EPStartXfer+0x330>)
 8006782:	430a      	orrs	r2, r1
 8006784:	b292      	uxth	r2, r2
 8006786:	801a      	strh	r2, [r3, #0]
          ep->xfer_len_db -= len;
 8006788:	6a23      	ldr	r3, [r4, #32]
 800678a:	1b9b      	subs	r3, r3, r6
 800678c:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800678e:	7823      	ldrb	r3, [r4, #0]
 8006790:	009a      	lsls	r2, r3, #2
 8006792:	18aa      	adds	r2, r5, r2
 8006794:	8812      	ldrh	r2, [r2, #0]
 8006796:	0652      	lsls	r2, r2, #25
 8006798:	d400      	bmi.n	800679c <USB_EPStartXfer+0x134>
 800679a:	e095      	b.n	80068c8 <USB_EPStartXfer+0x260>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800679c:	7862      	ldrb	r2, [r4, #1]
 800679e:	2a00      	cmp	r2, #0
 80067a0:	d12c      	bne.n	80067fc <USB_EPStartXfer+0x194>
 80067a2:	3250      	adds	r2, #80	@ 0x50
 80067a4:	5aaa      	ldrh	r2, [r5, r2]
 80067a6:	18aa      	adds	r2, r5, r2
 80067a8:	00db      	lsls	r3, r3, #3
 80067aa:	189b      	adds	r3, r3, r2
 80067ac:	4a73      	ldr	r2, [pc, #460]	@ (800697c <USB_EPStartXfer+0x314>)
 80067ae:	4694      	mov	ip, r2
 80067b0:	4463      	add	r3, ip
 80067b2:	881a      	ldrh	r2, [r3, #0]
 80067b4:	0592      	lsls	r2, r2, #22
 80067b6:	0d92      	lsrs	r2, r2, #22
 80067b8:	801a      	strh	r2, [r3, #0]
 80067ba:	2e00      	cmp	r6, #0
 80067bc:	d105      	bne.n	80067ca <USB_EPStartXfer+0x162>
 80067be:	881a      	ldrh	r2, [r3, #0]
 80067c0:	496f      	ldr	r1, [pc, #444]	@ (8006980 <USB_EPStartXfer+0x318>)
 80067c2:	430a      	orrs	r2, r1
 80067c4:	b292      	uxth	r2, r2
 80067c6:	801a      	strh	r2, [r3, #0]
 80067c8:	e01a      	b.n	8006800 <USB_EPStartXfer+0x198>
 80067ca:	2e3e      	cmp	r6, #62	@ 0x3e
 80067cc:	d809      	bhi.n	80067e2 <USB_EPStartXfer+0x17a>
 80067ce:	0872      	lsrs	r2, r6, #1
 80067d0:	07f1      	lsls	r1, r6, #31
 80067d2:	d500      	bpl.n	80067d6 <USB_EPStartXfer+0x16e>
 80067d4:	3201      	adds	r2, #1
 80067d6:	8819      	ldrh	r1, [r3, #0]
 80067d8:	0292      	lsls	r2, r2, #10
 80067da:	b292      	uxth	r2, r2
 80067dc:	430a      	orrs	r2, r1
 80067de:	801a      	strh	r2, [r3, #0]
 80067e0:	e00e      	b.n	8006800 <USB_EPStartXfer+0x198>
 80067e2:	0972      	lsrs	r2, r6, #5
 80067e4:	06f1      	lsls	r1, r6, #27
 80067e6:	d100      	bne.n	80067ea <USB_EPStartXfer+0x182>
 80067e8:	3a01      	subs	r2, #1
 80067ea:	8819      	ldrh	r1, [r3, #0]
 80067ec:	0292      	lsls	r2, r2, #10
 80067ee:	b292      	uxth	r2, r2
 80067f0:	4311      	orrs	r1, r2
 80067f2:	4a63      	ldr	r2, [pc, #396]	@ (8006980 <USB_EPStartXfer+0x318>)
 80067f4:	430a      	orrs	r2, r1
 80067f6:	b292      	uxth	r2, r2
 80067f8:	801a      	strh	r2, [r3, #0]
 80067fa:	e001      	b.n	8006800 <USB_EPStartXfer+0x198>
 80067fc:	2a01      	cmp	r2, #1
 80067fe:	d026      	beq.n	800684e <USB_EPStartXfer+0x1e6>
            pmabuffer = ep->pmaaddr1;
 8006800:	8962      	ldrh	r2, [r4, #10]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006802:	b2b3      	uxth	r3, r6
 8006804:	6961      	ldr	r1, [r4, #20]
 8006806:	0028      	movs	r0, r5
 8006808:	f7ff ff1a 	bl	8006640 <USB_WritePMA>
            ep->xfer_buff += len;
 800680c:	6963      	ldr	r3, [r4, #20]
 800680e:	199b      	adds	r3, r3, r6
 8006810:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8006812:	6a23      	ldr	r3, [r4, #32]
 8006814:	6922      	ldr	r2, [r4, #16]
 8006816:	4293      	cmp	r3, r2
 8006818:	d924      	bls.n	8006864 <USB_EPStartXfer+0x1fc>
              ep->xfer_len_db -= len;
 800681a:	1b9b      	subs	r3, r3, r6
 800681c:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800681e:	7863      	ldrb	r3, [r4, #1]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d13c      	bne.n	800689e <USB_EPStartXfer+0x236>
 8006824:	3350      	adds	r3, #80	@ 0x50
 8006826:	5aea      	ldrh	r2, [r5, r3]
 8006828:	18aa      	adds	r2, r5, r2
 800682a:	7823      	ldrb	r3, [r4, #0]
 800682c:	00db      	lsls	r3, r3, #3
 800682e:	189b      	adds	r3, r3, r2
 8006830:	4a56      	ldr	r2, [pc, #344]	@ (800698c <USB_EPStartXfer+0x324>)
 8006832:	4694      	mov	ip, r2
 8006834:	4463      	add	r3, ip
 8006836:	881a      	ldrh	r2, [r3, #0]
 8006838:	0592      	lsls	r2, r2, #22
 800683a:	0d92      	lsrs	r2, r2, #22
 800683c:	801a      	strh	r2, [r3, #0]
 800683e:	2e00      	cmp	r6, #0
 8006840:	d114      	bne.n	800686c <USB_EPStartXfer+0x204>
 8006842:	881a      	ldrh	r2, [r3, #0]
 8006844:	494e      	ldr	r1, [pc, #312]	@ (8006980 <USB_EPStartXfer+0x318>)
 8006846:	430a      	orrs	r2, r1
 8006848:	b292      	uxth	r2, r2
 800684a:	801a      	strh	r2, [r3, #0]
 800684c:	e029      	b.n	80068a2 <USB_EPStartXfer+0x23a>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800684e:	324f      	adds	r2, #79	@ 0x4f
 8006850:	5aaa      	ldrh	r2, [r5, r2]
 8006852:	18aa      	adds	r2, r5, r2
 8006854:	00db      	lsls	r3, r3, #3
 8006856:	189b      	adds	r3, r3, r2
 8006858:	4a48      	ldr	r2, [pc, #288]	@ (800697c <USB_EPStartXfer+0x314>)
 800685a:	4694      	mov	ip, r2
 800685c:	4463      	add	r3, ip
 800685e:	b2b2      	uxth	r2, r6
 8006860:	801a      	strh	r2, [r3, #0]
 8006862:	e7cd      	b.n	8006800 <USB_EPStartXfer+0x198>
              ep->xfer_len_db = 0U;
 8006864:	2200      	movs	r2, #0
 8006866:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8006868:	001e      	movs	r6, r3
 800686a:	e7d8      	b.n	800681e <USB_EPStartXfer+0x1b6>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800686c:	2e3e      	cmp	r6, #62	@ 0x3e
 800686e:	d809      	bhi.n	8006884 <USB_EPStartXfer+0x21c>
 8006870:	0872      	lsrs	r2, r6, #1
 8006872:	07f1      	lsls	r1, r6, #31
 8006874:	d500      	bpl.n	8006878 <USB_EPStartXfer+0x210>
 8006876:	3201      	adds	r2, #1
 8006878:	8819      	ldrh	r1, [r3, #0]
 800687a:	0292      	lsls	r2, r2, #10
 800687c:	b292      	uxth	r2, r2
 800687e:	430a      	orrs	r2, r1
 8006880:	801a      	strh	r2, [r3, #0]
 8006882:	e00e      	b.n	80068a2 <USB_EPStartXfer+0x23a>
 8006884:	0972      	lsrs	r2, r6, #5
 8006886:	06f1      	lsls	r1, r6, #27
 8006888:	d100      	bne.n	800688c <USB_EPStartXfer+0x224>
 800688a:	3a01      	subs	r2, #1
 800688c:	8819      	ldrh	r1, [r3, #0]
 800688e:	0292      	lsls	r2, r2, #10
 8006890:	b292      	uxth	r2, r2
 8006892:	4311      	orrs	r1, r2
 8006894:	4a3a      	ldr	r2, [pc, #232]	@ (8006980 <USB_EPStartXfer+0x318>)
 8006896:	430a      	orrs	r2, r1
 8006898:	b292      	uxth	r2, r2
 800689a:	801a      	strh	r2, [r3, #0]
 800689c:	e001      	b.n	80068a2 <USB_EPStartXfer+0x23a>
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d006      	beq.n	80068b0 <USB_EPStartXfer+0x248>
            pmabuffer = ep->pmaaddr0;
 80068a2:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80068a4:	b2b3      	uxth	r3, r6
 80068a6:	6961      	ldr	r1, [r4, #20]
 80068a8:	0028      	movs	r0, r5
 80068aa:	f7ff fec9 	bl	8006640 <USB_WritePMA>
 80068ae:	e74e      	b.n	800674e <USB_EPStartXfer+0xe6>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80068b0:	334f      	adds	r3, #79	@ 0x4f
 80068b2:	5aea      	ldrh	r2, [r5, r3]
 80068b4:	18aa      	adds	r2, r5, r2
 80068b6:	7823      	ldrb	r3, [r4, #0]
 80068b8:	00db      	lsls	r3, r3, #3
 80068ba:	189b      	adds	r3, r3, r2
 80068bc:	4a33      	ldr	r2, [pc, #204]	@ (800698c <USB_EPStartXfer+0x324>)
 80068be:	4694      	mov	ip, r2
 80068c0:	4463      	add	r3, ip
 80068c2:	b2b2      	uxth	r2, r6
 80068c4:	801a      	strh	r2, [r3, #0]
 80068c6:	e7ec      	b.n	80068a2 <USB_EPStartXfer+0x23a>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80068c8:	7862      	ldrb	r2, [r4, #1]
 80068ca:	2a00      	cmp	r2, #0
 80068cc:	d12c      	bne.n	8006928 <USB_EPStartXfer+0x2c0>
 80068ce:	3250      	adds	r2, #80	@ 0x50
 80068d0:	5aa9      	ldrh	r1, [r5, r2]
 80068d2:	1869      	adds	r1, r5, r1
 80068d4:	00da      	lsls	r2, r3, #3
 80068d6:	1852      	adds	r2, r2, r1
 80068d8:	4b2c      	ldr	r3, [pc, #176]	@ (800698c <USB_EPStartXfer+0x324>)
 80068da:	469c      	mov	ip, r3
 80068dc:	4462      	add	r2, ip
 80068de:	8813      	ldrh	r3, [r2, #0]
 80068e0:	059b      	lsls	r3, r3, #22
 80068e2:	0d9b      	lsrs	r3, r3, #22
 80068e4:	8013      	strh	r3, [r2, #0]
 80068e6:	2e00      	cmp	r6, #0
 80068e8:	d105      	bne.n	80068f6 <USB_EPStartXfer+0x28e>
 80068ea:	8813      	ldrh	r3, [r2, #0]
 80068ec:	4924      	ldr	r1, [pc, #144]	@ (8006980 <USB_EPStartXfer+0x318>)
 80068ee:	430b      	orrs	r3, r1
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	8013      	strh	r3, [r2, #0]
 80068f4:	e01a      	b.n	800692c <USB_EPStartXfer+0x2c4>
 80068f6:	2e3e      	cmp	r6, #62	@ 0x3e
 80068f8:	d809      	bhi.n	800690e <USB_EPStartXfer+0x2a6>
 80068fa:	0873      	lsrs	r3, r6, #1
 80068fc:	07f1      	lsls	r1, r6, #31
 80068fe:	d500      	bpl.n	8006902 <USB_EPStartXfer+0x29a>
 8006900:	3301      	adds	r3, #1
 8006902:	8811      	ldrh	r1, [r2, #0]
 8006904:	029b      	lsls	r3, r3, #10
 8006906:	b29b      	uxth	r3, r3
 8006908:	430b      	orrs	r3, r1
 800690a:	8013      	strh	r3, [r2, #0]
 800690c:	e00e      	b.n	800692c <USB_EPStartXfer+0x2c4>
 800690e:	0973      	lsrs	r3, r6, #5
 8006910:	06f1      	lsls	r1, r6, #27
 8006912:	d100      	bne.n	8006916 <USB_EPStartXfer+0x2ae>
 8006914:	3b01      	subs	r3, #1
 8006916:	8811      	ldrh	r1, [r2, #0]
 8006918:	029b      	lsls	r3, r3, #10
 800691a:	b29b      	uxth	r3, r3
 800691c:	4319      	orrs	r1, r3
 800691e:	4b18      	ldr	r3, [pc, #96]	@ (8006980 <USB_EPStartXfer+0x318>)
 8006920:	430b      	orrs	r3, r1
 8006922:	b29b      	uxth	r3, r3
 8006924:	8013      	strh	r3, [r2, #0]
 8006926:	e001      	b.n	800692c <USB_EPStartXfer+0x2c4>
 8006928:	2a01      	cmp	r2, #1
 800692a:	d037      	beq.n	800699c <USB_EPStartXfer+0x334>
            pmabuffer = ep->pmaaddr0;
 800692c:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800692e:	b2b3      	uxth	r3, r6
 8006930:	6961      	ldr	r1, [r4, #20]
 8006932:	0028      	movs	r0, r5
 8006934:	f7ff fe84 	bl	8006640 <USB_WritePMA>
            ep->xfer_buff += len;
 8006938:	6963      	ldr	r3, [r4, #20]
 800693a:	199b      	adds	r3, r3, r6
 800693c:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800693e:	6a23      	ldr	r3, [r4, #32]
 8006940:	6922      	ldr	r2, [r4, #16]
 8006942:	4293      	cmp	r3, r2
 8006944:	d935      	bls.n	80069b2 <USB_EPStartXfer+0x34a>
              ep->xfer_len_db -= len;
 8006946:	1b9b      	subs	r3, r3, r6
 8006948:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800694a:	7863      	ldrb	r3, [r4, #1]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d14d      	bne.n	80069ec <USB_EPStartXfer+0x384>
 8006950:	3350      	adds	r3, #80	@ 0x50
 8006952:	5aea      	ldrh	r2, [r5, r3]
 8006954:	18aa      	adds	r2, r5, r2
 8006956:	7823      	ldrb	r3, [r4, #0]
 8006958:	00db      	lsls	r3, r3, #3
 800695a:	189b      	adds	r3, r3, r2
 800695c:	4a07      	ldr	r2, [pc, #28]	@ (800697c <USB_EPStartXfer+0x314>)
 800695e:	4694      	mov	ip, r2
 8006960:	4463      	add	r3, ip
 8006962:	881a      	ldrh	r2, [r3, #0]
 8006964:	0592      	lsls	r2, r2, #22
 8006966:	0d92      	lsrs	r2, r2, #22
 8006968:	801a      	strh	r2, [r3, #0]
 800696a:	2e00      	cmp	r6, #0
 800696c:	d125      	bne.n	80069ba <USB_EPStartXfer+0x352>
 800696e:	881a      	ldrh	r2, [r3, #0]
 8006970:	4903      	ldr	r1, [pc, #12]	@ (8006980 <USB_EPStartXfer+0x318>)
 8006972:	430a      	orrs	r2, r1
 8006974:	b292      	uxth	r2, r2
 8006976:	801a      	strh	r2, [r3, #0]
 8006978:	e03a      	b.n	80069f0 <USB_EPStartXfer+0x388>
 800697a:	46c0      	nop			@ (mov r8, r8)
 800697c:	00000406 	.word	0x00000406
 8006980:	ffff8000 	.word	0xffff8000
 8006984:	ffffbf8f 	.word	0xffffbf8f
 8006988:	ffff8080 	.word	0xffff8080
 800698c:	00000402 	.word	0x00000402
 8006990:	ffff8fbf 	.word	0xffff8fbf
 8006994:	ffff8f8f 	.word	0xffff8f8f
 8006998:	ffff8180 	.word	0xffff8180
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800699c:	324f      	adds	r2, #79	@ 0x4f
 800699e:	5aaa      	ldrh	r2, [r5, r2]
 80069a0:	18aa      	adds	r2, r5, r2
 80069a2:	00db      	lsls	r3, r3, #3
 80069a4:	189b      	adds	r3, r3, r2
 80069a6:	4abd      	ldr	r2, [pc, #756]	@ (8006c9c <USB_EPStartXfer+0x634>)
 80069a8:	4694      	mov	ip, r2
 80069aa:	4463      	add	r3, ip
 80069ac:	b2b2      	uxth	r2, r6
 80069ae:	801a      	strh	r2, [r3, #0]
 80069b0:	e7bc      	b.n	800692c <USB_EPStartXfer+0x2c4>
              ep->xfer_len_db = 0U;
 80069b2:	2200      	movs	r2, #0
 80069b4:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 80069b6:	001e      	movs	r6, r3
 80069b8:	e7c7      	b.n	800694a <USB_EPStartXfer+0x2e2>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80069ba:	2e3e      	cmp	r6, #62	@ 0x3e
 80069bc:	d809      	bhi.n	80069d2 <USB_EPStartXfer+0x36a>
 80069be:	0872      	lsrs	r2, r6, #1
 80069c0:	07f1      	lsls	r1, r6, #31
 80069c2:	d500      	bpl.n	80069c6 <USB_EPStartXfer+0x35e>
 80069c4:	3201      	adds	r2, #1
 80069c6:	8819      	ldrh	r1, [r3, #0]
 80069c8:	0292      	lsls	r2, r2, #10
 80069ca:	b292      	uxth	r2, r2
 80069cc:	430a      	orrs	r2, r1
 80069ce:	801a      	strh	r2, [r3, #0]
 80069d0:	e00e      	b.n	80069f0 <USB_EPStartXfer+0x388>
 80069d2:	0972      	lsrs	r2, r6, #5
 80069d4:	06f1      	lsls	r1, r6, #27
 80069d6:	d100      	bne.n	80069da <USB_EPStartXfer+0x372>
 80069d8:	3a01      	subs	r2, #1
 80069da:	8819      	ldrh	r1, [r3, #0]
 80069dc:	0292      	lsls	r2, r2, #10
 80069de:	b292      	uxth	r2, r2
 80069e0:	4311      	orrs	r1, r2
 80069e2:	4aaf      	ldr	r2, [pc, #700]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 80069e4:	430a      	orrs	r2, r1
 80069e6:	b292      	uxth	r2, r2
 80069e8:	801a      	strh	r2, [r3, #0]
 80069ea:	e001      	b.n	80069f0 <USB_EPStartXfer+0x388>
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d006      	beq.n	80069fe <USB_EPStartXfer+0x396>
            pmabuffer = ep->pmaaddr1;
 80069f0:	8962      	ldrh	r2, [r4, #10]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069f2:	b2b3      	uxth	r3, r6
 80069f4:	6961      	ldr	r1, [r4, #20]
 80069f6:	0028      	movs	r0, r5
 80069f8:	f7ff fe22 	bl	8006640 <USB_WritePMA>
 80069fc:	e6a7      	b.n	800674e <USB_EPStartXfer+0xe6>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80069fe:	334f      	adds	r3, #79	@ 0x4f
 8006a00:	5aea      	ldrh	r2, [r5, r3]
 8006a02:	18aa      	adds	r2, r5, r2
 8006a04:	7823      	ldrb	r3, [r4, #0]
 8006a06:	00db      	lsls	r3, r3, #3
 8006a08:	189b      	adds	r3, r3, r2
 8006a0a:	4aa6      	ldr	r2, [pc, #664]	@ (8006ca4 <USB_EPStartXfer+0x63c>)
 8006a0c:	4694      	mov	ip, r2
 8006a0e:	4463      	add	r3, ip
 8006a10:	b2b2      	uxth	r2, r6
 8006a12:	801a      	strh	r2, [r3, #0]
 8006a14:	e7ec      	b.n	80069f0 <USB_EPStartXfer+0x388>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006a16:	7822      	ldrb	r2, [r4, #0]
 8006a18:	0092      	lsls	r2, r2, #2
 8006a1a:	18aa      	adds	r2, r5, r2
 8006a1c:	8810      	ldrh	r0, [r2, #0]
 8006a1e:	49a2      	ldr	r1, [pc, #648]	@ (8006ca8 <USB_EPStartXfer+0x640>)
 8006a20:	4008      	ands	r0, r1
 8006a22:	49a2      	ldr	r1, [pc, #648]	@ (8006cac <USB_EPStartXfer+0x644>)
 8006a24:	4301      	orrs	r1, r0
 8006a26:	b289      	uxth	r1, r1
 8006a28:	8011      	strh	r1, [r2, #0]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006a2a:	2250      	movs	r2, #80	@ 0x50
 8006a2c:	5aa9      	ldrh	r1, [r5, r2]
 8006a2e:	1869      	adds	r1, r5, r1
 8006a30:	7822      	ldrb	r2, [r4, #0]
 8006a32:	00d2      	lsls	r2, r2, #3
 8006a34:	1852      	adds	r2, r2, r1
 8006a36:	4999      	ldr	r1, [pc, #612]	@ (8006c9c <USB_EPStartXfer+0x634>)
 8006a38:	468c      	mov	ip, r1
 8006a3a:	4462      	add	r2, ip
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	8013      	strh	r3, [r2, #0]
          pmabuffer = ep->pmaaddr0;
 8006a40:	8922      	ldrh	r2, [r4, #8]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a42:	6961      	ldr	r1, [r4, #20]
 8006a44:	0028      	movs	r0, r5
 8006a46:	f7ff fdfb 	bl	8006640 <USB_WritePMA>
 8006a4a:	e680      	b.n	800674e <USB_EPStartXfer+0xe6>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a4c:	2e3e      	cmp	r6, #62	@ 0x3e
 8006a4e:	d809      	bhi.n	8006a64 <USB_EPStartXfer+0x3fc>
 8006a50:	0873      	lsrs	r3, r6, #1
 8006a52:	07f1      	lsls	r1, r6, #31
 8006a54:	d500      	bpl.n	8006a58 <USB_EPStartXfer+0x3f0>
 8006a56:	3301      	adds	r3, #1
 8006a58:	8811      	ldrh	r1, [r2, #0]
 8006a5a:	029b      	lsls	r3, r3, #10
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	430b      	orrs	r3, r1
 8006a60:	8013      	strh	r3, [r2, #0]
 8006a62:	e016      	b.n	8006a92 <USB_EPStartXfer+0x42a>
 8006a64:	0973      	lsrs	r3, r6, #5
 8006a66:	06f1      	lsls	r1, r6, #27
 8006a68:	d100      	bne.n	8006a6c <USB_EPStartXfer+0x404>
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	8811      	ldrh	r1, [r2, #0]
 8006a6e:	029b      	lsls	r3, r3, #10
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	4319      	orrs	r1, r3
 8006a74:	4b8a      	ldr	r3, [pc, #552]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006a76:	430b      	orrs	r3, r1
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	8013      	strh	r3, [r2, #0]
 8006a7c:	e009      	b.n	8006a92 <USB_EPStartXfer+0x42a>
 8006a7e:	2350      	movs	r3, #80	@ 0x50
 8006a80:	5aeb      	ldrh	r3, [r5, r3]
 8006a82:	18eb      	adds	r3, r5, r3
 8006a84:	00d2      	lsls	r2, r2, #3
 8006a86:	18d2      	adds	r2, r2, r3
 8006a88:	4b86      	ldr	r3, [pc, #536]	@ (8006ca4 <USB_EPStartXfer+0x63c>)
 8006a8a:	469c      	mov	ip, r3
 8006a8c:	4462      	add	r2, ip
 8006a8e:	b2b3      	uxth	r3, r6
 8006a90:	8013      	strh	r3, [r2, #0]
          pmabuffer = ep->pmaaddr1;
 8006a92:	8962      	ldrh	r2, [r4, #10]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a94:	b2b3      	uxth	r3, r6
 8006a96:	6961      	ldr	r1, [r4, #20]
 8006a98:	0028      	movs	r0, r5
 8006a9a:	f7ff fdd1 	bl	8006640 <USB_WritePMA>
 8006a9e:	e656      	b.n	800674e <USB_EPStartXfer+0xe6>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d12c      	bne.n	8006afe <USB_EPStartXfer+0x496>
 8006aa4:	3350      	adds	r3, #80	@ 0x50
 8006aa6:	5aeb      	ldrh	r3, [r5, r3]
 8006aa8:	18eb      	adds	r3, r5, r3
 8006aaa:	00d2      	lsls	r2, r2, #3
 8006aac:	18d2      	adds	r2, r2, r3
 8006aae:	4b7b      	ldr	r3, [pc, #492]	@ (8006c9c <USB_EPStartXfer+0x634>)
 8006ab0:	469c      	mov	ip, r3
 8006ab2:	4462      	add	r2, ip
 8006ab4:	8813      	ldrh	r3, [r2, #0]
 8006ab6:	059b      	lsls	r3, r3, #22
 8006ab8:	0d9b      	lsrs	r3, r3, #22
 8006aba:	8013      	strh	r3, [r2, #0]
 8006abc:	2e00      	cmp	r6, #0
 8006abe:	d105      	bne.n	8006acc <USB_EPStartXfer+0x464>
 8006ac0:	8813      	ldrh	r3, [r2, #0]
 8006ac2:	4977      	ldr	r1, [pc, #476]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006ac4:	430b      	orrs	r3, r1
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	8013      	strh	r3, [r2, #0]
 8006aca:	e022      	b.n	8006b12 <USB_EPStartXfer+0x4aa>
 8006acc:	2e3e      	cmp	r6, #62	@ 0x3e
 8006ace:	d809      	bhi.n	8006ae4 <USB_EPStartXfer+0x47c>
 8006ad0:	0873      	lsrs	r3, r6, #1
 8006ad2:	07f1      	lsls	r1, r6, #31
 8006ad4:	d500      	bpl.n	8006ad8 <USB_EPStartXfer+0x470>
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	8811      	ldrh	r1, [r2, #0]
 8006ada:	029b      	lsls	r3, r3, #10
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	430b      	orrs	r3, r1
 8006ae0:	8013      	strh	r3, [r2, #0]
 8006ae2:	e016      	b.n	8006b12 <USB_EPStartXfer+0x4aa>
 8006ae4:	0973      	lsrs	r3, r6, #5
 8006ae6:	06f1      	lsls	r1, r6, #27
 8006ae8:	d100      	bne.n	8006aec <USB_EPStartXfer+0x484>
 8006aea:	3b01      	subs	r3, #1
 8006aec:	8811      	ldrh	r1, [r2, #0]
 8006aee:	029b      	lsls	r3, r3, #10
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	4319      	orrs	r1, r3
 8006af4:	4b6a      	ldr	r3, [pc, #424]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006af6:	430b      	orrs	r3, r1
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	8013      	strh	r3, [r2, #0]
 8006afc:	e009      	b.n	8006b12 <USB_EPStartXfer+0x4aa>
 8006afe:	2350      	movs	r3, #80	@ 0x50
 8006b00:	5aeb      	ldrh	r3, [r5, r3]
 8006b02:	18eb      	adds	r3, r5, r3
 8006b04:	00d2      	lsls	r2, r2, #3
 8006b06:	18d2      	adds	r2, r2, r3
 8006b08:	4b64      	ldr	r3, [pc, #400]	@ (8006c9c <USB_EPStartXfer+0x634>)
 8006b0a:	469c      	mov	ip, r3
 8006b0c:	4462      	add	r2, ip
 8006b0e:	b2b3      	uxth	r3, r6
 8006b10:	8013      	strh	r3, [r2, #0]
          pmabuffer = ep->pmaaddr0;
 8006b12:	8922      	ldrh	r2, [r4, #8]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b14:	b2b3      	uxth	r3, r6
 8006b16:	6961      	ldr	r1, [r4, #20]
 8006b18:	0028      	movs	r0, r5
 8006b1a:	f7ff fd91 	bl	8006640 <USB_WritePMA>
 8006b1e:	e616      	b.n	800674e <USB_EPStartXfer+0xe6>
        ep->xfer_len = 0U;
 8006b20:	2200      	movs	r2, #0
 8006b22:	61a2      	str	r2, [r4, #24]
        len = ep->xfer_len;
 8006b24:	0019      	movs	r1, r3
 8006b26:	e5b0      	b.n	800668a <USB_EPStartXfer+0x22>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006b28:	293e      	cmp	r1, #62	@ 0x3e
 8006b2a:	d809      	bhi.n	8006b40 <USB_EPStartXfer+0x4d8>
 8006b2c:	084a      	lsrs	r2, r1, #1
 8006b2e:	07c9      	lsls	r1, r1, #31
 8006b30:	d500      	bpl.n	8006b34 <USB_EPStartXfer+0x4cc>
 8006b32:	3201      	adds	r2, #1
 8006b34:	8819      	ldrh	r1, [r3, #0]
 8006b36:	0292      	lsls	r2, r2, #10
 8006b38:	b292      	uxth	r2, r2
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	801a      	strh	r2, [r3, #0]
 8006b3e:	e5b9      	b.n	80066b4 <USB_EPStartXfer+0x4c>
 8006b40:	094a      	lsrs	r2, r1, #5
 8006b42:	06c9      	lsls	r1, r1, #27
 8006b44:	d100      	bne.n	8006b48 <USB_EPStartXfer+0x4e0>
 8006b46:	3a01      	subs	r2, #1
 8006b48:	8819      	ldrh	r1, [r3, #0]
 8006b4a:	0292      	lsls	r2, r2, #10
 8006b4c:	b292      	uxth	r2, r2
 8006b4e:	4311      	orrs	r1, r2
 8006b50:	4a53      	ldr	r2, [pc, #332]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006b52:	430a      	orrs	r2, r1
 8006b54:	b292      	uxth	r2, r2
 8006b56:	801a      	strh	r2, [r3, #0]
 8006b58:	e5ac      	b.n	80066b4 <USB_EPStartXfer+0x4c>
      if (ep->type == EP_TYPE_BULK)
 8006b5a:	78ca      	ldrb	r2, [r1, #3]
 8006b5c:	2a02      	cmp	r2, #2
 8006b5e:	d03a      	beq.n	8006bd6 <USB_EPStartXfer+0x56e>
      else if (ep->type == EP_TYPE_ISOC)
 8006b60:	2a01      	cmp	r2, #1
 8006b62:	d000      	beq.n	8006b66 <USB_EPStartXfer+0x4fe>
 8006b64:	e10e      	b.n	8006d84 <USB_EPStartXfer+0x71c>
        if (ep->xfer_len > ep->maxpacket)
 8006b66:	6989      	ldr	r1, [r1, #24]
 8006b68:	6922      	ldr	r2, [r4, #16]
 8006b6a:	4291      	cmp	r1, r2
 8006b6c:	d800      	bhi.n	8006b70 <USB_EPStartXfer+0x508>
 8006b6e:	e0c4      	b.n	8006cfa <USB_EPStartXfer+0x692>
          ep->xfer_len -= len;
 8006b70:	1a89      	subs	r1, r1, r2
 8006b72:	61a1      	str	r1, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d114      	bne.n	8006ba2 <USB_EPStartXfer+0x53a>
 8006b78:	3350      	adds	r3, #80	@ 0x50
 8006b7a:	5ae9      	ldrh	r1, [r5, r3]
 8006b7c:	1869      	adds	r1, r5, r1
 8006b7e:	7823      	ldrb	r3, [r4, #0]
 8006b80:	00db      	lsls	r3, r3, #3
 8006b82:	185b      	adds	r3, r3, r1
 8006b84:	4945      	ldr	r1, [pc, #276]	@ (8006c9c <USB_EPStartXfer+0x634>)
 8006b86:	468c      	mov	ip, r1
 8006b88:	4463      	add	r3, ip
 8006b8a:	8819      	ldrh	r1, [r3, #0]
 8006b8c:	0589      	lsls	r1, r1, #22
 8006b8e:	0d89      	lsrs	r1, r1, #22
 8006b90:	8019      	strh	r1, [r3, #0]
 8006b92:	2a00      	cmp	r2, #0
 8006b94:	d000      	beq.n	8006b98 <USB_EPStartXfer+0x530>
 8006b96:	e0b4      	b.n	8006d02 <USB_EPStartXfer+0x69a>
 8006b98:	8819      	ldrh	r1, [r3, #0]
 8006b9a:	4841      	ldr	r0, [pc, #260]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006b9c:	4301      	orrs	r1, r0
 8006b9e:	b289      	uxth	r1, r1
 8006ba0:	8019      	strh	r1, [r3, #0]
 8006ba2:	7863      	ldrb	r3, [r4, #1]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d000      	beq.n	8006baa <USB_EPStartXfer+0x542>
 8006ba8:	e0dd      	b.n	8006d66 <USB_EPStartXfer+0x6fe>
 8006baa:	3350      	adds	r3, #80	@ 0x50
 8006bac:	5ae9      	ldrh	r1, [r5, r3]
 8006bae:	1869      	adds	r1, r5, r1
 8006bb0:	7823      	ldrb	r3, [r4, #0]
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	185b      	adds	r3, r3, r1
 8006bb6:	493b      	ldr	r1, [pc, #236]	@ (8006ca4 <USB_EPStartXfer+0x63c>)
 8006bb8:	468c      	mov	ip, r1
 8006bba:	4463      	add	r3, ip
 8006bbc:	8819      	ldrh	r1, [r3, #0]
 8006bbe:	0589      	lsls	r1, r1, #22
 8006bc0:	0d89      	lsrs	r1, r1, #22
 8006bc2:	8019      	strh	r1, [r3, #0]
 8006bc4:	2a00      	cmp	r2, #0
 8006bc6:	d000      	beq.n	8006bca <USB_EPStartXfer+0x562>
 8006bc8:	e0b4      	b.n	8006d34 <USB_EPStartXfer+0x6cc>
 8006bca:	881a      	ldrh	r2, [r3, #0]
 8006bcc:	4934      	ldr	r1, [pc, #208]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	b292      	uxth	r2, r2
 8006bd2:	801a      	strh	r2, [r3, #0]
 8006bd4:	e56e      	b.n	80066b4 <USB_EPStartXfer+0x4c>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d114      	bne.n	8006c04 <USB_EPStartXfer+0x59c>
 8006bda:	3350      	adds	r3, #80	@ 0x50
 8006bdc:	5ac2      	ldrh	r2, [r0, r3]
 8006bde:	1882      	adds	r2, r0, r2
 8006be0:	780b      	ldrb	r3, [r1, #0]
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	189b      	adds	r3, r3, r2
 8006be6:	4a2d      	ldr	r2, [pc, #180]	@ (8006c9c <USB_EPStartXfer+0x634>)
 8006be8:	4694      	mov	ip, r2
 8006bea:	4463      	add	r3, ip
 8006bec:	881a      	ldrh	r2, [r3, #0]
 8006bee:	0592      	lsls	r2, r2, #22
 8006bf0:	0d92      	lsrs	r2, r2, #22
 8006bf2:	801a      	strh	r2, [r3, #0]
 8006bf4:	690a      	ldr	r2, [r1, #16]
 8006bf6:	2a00      	cmp	r2, #0
 8006bf8:	d11d      	bne.n	8006c36 <USB_EPStartXfer+0x5ce>
 8006bfa:	881a      	ldrh	r2, [r3, #0]
 8006bfc:	4928      	ldr	r1, [pc, #160]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006bfe:	430a      	orrs	r2, r1
 8006c00:	b292      	uxth	r2, r2
 8006c02:	801a      	strh	r2, [r3, #0]
 8006c04:	7863      	ldrb	r3, [r4, #1]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d152      	bne.n	8006cb0 <USB_EPStartXfer+0x648>
 8006c0a:	3350      	adds	r3, #80	@ 0x50
 8006c0c:	5aea      	ldrh	r2, [r5, r3]
 8006c0e:	18aa      	adds	r2, r5, r2
 8006c10:	7823      	ldrb	r3, [r4, #0]
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	189b      	adds	r3, r3, r2
 8006c16:	4a23      	ldr	r2, [pc, #140]	@ (8006ca4 <USB_EPStartXfer+0x63c>)
 8006c18:	4694      	mov	ip, r2
 8006c1a:	4463      	add	r3, ip
 8006c1c:	881a      	ldrh	r2, [r3, #0]
 8006c1e:	0592      	lsls	r2, r2, #22
 8006c20:	0d92      	lsrs	r2, r2, #22
 8006c22:	801a      	strh	r2, [r3, #0]
 8006c24:	6922      	ldr	r2, [r4, #16]
 8006c26:	2a00      	cmp	r2, #0
 8006c28:	d11e      	bne.n	8006c68 <USB_EPStartXfer+0x600>
 8006c2a:	881a      	ldrh	r2, [r3, #0]
 8006c2c:	491c      	ldr	r1, [pc, #112]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	b292      	uxth	r2, r2
 8006c32:	801a      	strh	r2, [r3, #0]
 8006c34:	e03e      	b.n	8006cb4 <USB_EPStartXfer+0x64c>
 8006c36:	2a3e      	cmp	r2, #62	@ 0x3e
 8006c38:	d809      	bhi.n	8006c4e <USB_EPStartXfer+0x5e6>
 8006c3a:	0851      	lsrs	r1, r2, #1
 8006c3c:	07d2      	lsls	r2, r2, #31
 8006c3e:	d500      	bpl.n	8006c42 <USB_EPStartXfer+0x5da>
 8006c40:	3101      	adds	r1, #1
 8006c42:	881a      	ldrh	r2, [r3, #0]
 8006c44:	0289      	lsls	r1, r1, #10
 8006c46:	b289      	uxth	r1, r1
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	801a      	strh	r2, [r3, #0]
 8006c4c:	e7da      	b.n	8006c04 <USB_EPStartXfer+0x59c>
 8006c4e:	0951      	lsrs	r1, r2, #5
 8006c50:	06d2      	lsls	r2, r2, #27
 8006c52:	d100      	bne.n	8006c56 <USB_EPStartXfer+0x5ee>
 8006c54:	3901      	subs	r1, #1
 8006c56:	881a      	ldrh	r2, [r3, #0]
 8006c58:	0289      	lsls	r1, r1, #10
 8006c5a:	b289      	uxth	r1, r1
 8006c5c:	4311      	orrs	r1, r2
 8006c5e:	4a10      	ldr	r2, [pc, #64]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006c60:	430a      	orrs	r2, r1
 8006c62:	b292      	uxth	r2, r2
 8006c64:	801a      	strh	r2, [r3, #0]
 8006c66:	e7cd      	b.n	8006c04 <USB_EPStartXfer+0x59c>
 8006c68:	2a3e      	cmp	r2, #62	@ 0x3e
 8006c6a:	d809      	bhi.n	8006c80 <USB_EPStartXfer+0x618>
 8006c6c:	0851      	lsrs	r1, r2, #1
 8006c6e:	07d2      	lsls	r2, r2, #31
 8006c70:	d500      	bpl.n	8006c74 <USB_EPStartXfer+0x60c>
 8006c72:	3101      	adds	r1, #1
 8006c74:	881a      	ldrh	r2, [r3, #0]
 8006c76:	0289      	lsls	r1, r1, #10
 8006c78:	b289      	uxth	r1, r1
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	801a      	strh	r2, [r3, #0]
 8006c7e:	e019      	b.n	8006cb4 <USB_EPStartXfer+0x64c>
 8006c80:	0951      	lsrs	r1, r2, #5
 8006c82:	06d2      	lsls	r2, r2, #27
 8006c84:	d100      	bne.n	8006c88 <USB_EPStartXfer+0x620>
 8006c86:	3901      	subs	r1, #1
 8006c88:	881a      	ldrh	r2, [r3, #0]
 8006c8a:	0289      	lsls	r1, r1, #10
 8006c8c:	b289      	uxth	r1, r1
 8006c8e:	4311      	orrs	r1, r2
 8006c90:	4a03      	ldr	r2, [pc, #12]	@ (8006ca0 <USB_EPStartXfer+0x638>)
 8006c92:	430a      	orrs	r2, r1
 8006c94:	b292      	uxth	r2, r2
 8006c96:	801a      	strh	r2, [r3, #0]
 8006c98:	e00c      	b.n	8006cb4 <USB_EPStartXfer+0x64c>
 8006c9a:	46c0      	nop			@ (mov r8, r8)
 8006c9c:	00000402 	.word	0x00000402
 8006ca0:	ffff8000 	.word	0xffff8000
 8006ca4:	00000406 	.word	0x00000406
 8006ca8:	ffff8e8f 	.word	0xffff8e8f
 8006cac:	ffff8080 	.word	0xffff8080
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	d016      	beq.n	8006ce2 <USB_EPStartXfer+0x67a>
        if (ep->xfer_count != 0U)
 8006cb4:	69e3      	ldr	r3, [r4, #28]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d100      	bne.n	8006cbc <USB_EPStartXfer+0x654>
 8006cba:	e4fb      	b.n	80066b4 <USB_EPStartXfer+0x4c>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006cbc:	7823      	ldrb	r3, [r4, #0]
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	18eb      	adds	r3, r5, r3
 8006cc2:	881a      	ldrh	r2, [r3, #0]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006cc4:	4930      	ldr	r1, [pc, #192]	@ (8006d88 <USB_EPStartXfer+0x720>)
 8006cc6:	400a      	ands	r2, r1
 8006cc8:	428a      	cmp	r2, r1
 8006cca:	d002      	beq.n	8006cd2 <USB_EPStartXfer+0x66a>
 8006ccc:	2a00      	cmp	r2, #0
 8006cce:	d000      	beq.n	8006cd2 <USB_EPStartXfer+0x66a>
 8006cd0:	e4f0      	b.n	80066b4 <USB_EPStartXfer+0x4c>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006cd2:	8819      	ldrh	r1, [r3, #0]
 8006cd4:	4a2d      	ldr	r2, [pc, #180]	@ (8006d8c <USB_EPStartXfer+0x724>)
 8006cd6:	4011      	ands	r1, r2
 8006cd8:	4a2d      	ldr	r2, [pc, #180]	@ (8006d90 <USB_EPStartXfer+0x728>)
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	b292      	uxth	r2, r2
 8006cde:	801a      	strh	r2, [r3, #0]
 8006ce0:	e4e8      	b.n	80066b4 <USB_EPStartXfer+0x4c>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006ce2:	334f      	adds	r3, #79	@ 0x4f
 8006ce4:	5aea      	ldrh	r2, [r5, r3]
 8006ce6:	18aa      	adds	r2, r5, r2
 8006ce8:	7823      	ldrb	r3, [r4, #0]
 8006cea:	00db      	lsls	r3, r3, #3
 8006cec:	189b      	adds	r3, r3, r2
 8006cee:	4a29      	ldr	r2, [pc, #164]	@ (8006d94 <USB_EPStartXfer+0x72c>)
 8006cf0:	4694      	mov	ip, r2
 8006cf2:	4463      	add	r3, ip
 8006cf4:	8a22      	ldrh	r2, [r4, #16]
 8006cf6:	801a      	strh	r2, [r3, #0]
 8006cf8:	e7dc      	b.n	8006cb4 <USB_EPStartXfer+0x64c>
          ep->xfer_len = 0U;
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	61a2      	str	r2, [r4, #24]
          len = ep->xfer_len;
 8006cfe:	000a      	movs	r2, r1
 8006d00:	e738      	b.n	8006b74 <USB_EPStartXfer+0x50c>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006d02:	2a3e      	cmp	r2, #62	@ 0x3e
 8006d04:	d809      	bhi.n	8006d1a <USB_EPStartXfer+0x6b2>
 8006d06:	0851      	lsrs	r1, r2, #1
 8006d08:	07d0      	lsls	r0, r2, #31
 8006d0a:	d500      	bpl.n	8006d0e <USB_EPStartXfer+0x6a6>
 8006d0c:	3101      	adds	r1, #1
 8006d0e:	8818      	ldrh	r0, [r3, #0]
 8006d10:	0289      	lsls	r1, r1, #10
 8006d12:	b289      	uxth	r1, r1
 8006d14:	4301      	orrs	r1, r0
 8006d16:	8019      	strh	r1, [r3, #0]
 8006d18:	e743      	b.n	8006ba2 <USB_EPStartXfer+0x53a>
 8006d1a:	0951      	lsrs	r1, r2, #5
 8006d1c:	06d0      	lsls	r0, r2, #27
 8006d1e:	d100      	bne.n	8006d22 <USB_EPStartXfer+0x6ba>
 8006d20:	3901      	subs	r1, #1
 8006d22:	8818      	ldrh	r0, [r3, #0]
 8006d24:	0289      	lsls	r1, r1, #10
 8006d26:	b289      	uxth	r1, r1
 8006d28:	4308      	orrs	r0, r1
 8006d2a:	491b      	ldr	r1, [pc, #108]	@ (8006d98 <USB_EPStartXfer+0x730>)
 8006d2c:	4301      	orrs	r1, r0
 8006d2e:	b289      	uxth	r1, r1
 8006d30:	8019      	strh	r1, [r3, #0]
 8006d32:	e736      	b.n	8006ba2 <USB_EPStartXfer+0x53a>
 8006d34:	2a3e      	cmp	r2, #62	@ 0x3e
 8006d36:	d809      	bhi.n	8006d4c <USB_EPStartXfer+0x6e4>
 8006d38:	0851      	lsrs	r1, r2, #1
 8006d3a:	07d2      	lsls	r2, r2, #31
 8006d3c:	d500      	bpl.n	8006d40 <USB_EPStartXfer+0x6d8>
 8006d3e:	3101      	adds	r1, #1
 8006d40:	881a      	ldrh	r2, [r3, #0]
 8006d42:	0289      	lsls	r1, r1, #10
 8006d44:	b289      	uxth	r1, r1
 8006d46:	430a      	orrs	r2, r1
 8006d48:	801a      	strh	r2, [r3, #0]
 8006d4a:	e4b3      	b.n	80066b4 <USB_EPStartXfer+0x4c>
 8006d4c:	0951      	lsrs	r1, r2, #5
 8006d4e:	06d2      	lsls	r2, r2, #27
 8006d50:	d100      	bne.n	8006d54 <USB_EPStartXfer+0x6ec>
 8006d52:	3901      	subs	r1, #1
 8006d54:	881a      	ldrh	r2, [r3, #0]
 8006d56:	0289      	lsls	r1, r1, #10
 8006d58:	b289      	uxth	r1, r1
 8006d5a:	4311      	orrs	r1, r2
 8006d5c:	4a0e      	ldr	r2, [pc, #56]	@ (8006d98 <USB_EPStartXfer+0x730>)
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	b292      	uxth	r2, r2
 8006d62:	801a      	strh	r2, [r3, #0]
 8006d64:	e4a6      	b.n	80066b4 <USB_EPStartXfer+0x4c>
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d000      	beq.n	8006d6c <USB_EPStartXfer+0x704>
 8006d6a:	e4a3      	b.n	80066b4 <USB_EPStartXfer+0x4c>
 8006d6c:	334f      	adds	r3, #79	@ 0x4f
 8006d6e:	5ae9      	ldrh	r1, [r5, r3]
 8006d70:	1869      	adds	r1, r5, r1
 8006d72:	7823      	ldrb	r3, [r4, #0]
 8006d74:	00db      	lsls	r3, r3, #3
 8006d76:	185b      	adds	r3, r3, r1
 8006d78:	4906      	ldr	r1, [pc, #24]	@ (8006d94 <USB_EPStartXfer+0x72c>)
 8006d7a:	468c      	mov	ip, r1
 8006d7c:	4463      	add	r3, ip
 8006d7e:	b292      	uxth	r2, r2
 8006d80:	801a      	strh	r2, [r3, #0]
 8006d82:	e497      	b.n	80066b4 <USB_EPStartXfer+0x4c>
        return HAL_ERROR;
 8006d84:	2001      	movs	r0, #1
 8006d86:	e4a3      	b.n	80066d0 <USB_EPStartXfer+0x68>
 8006d88:	00004040 	.word	0x00004040
 8006d8c:	ffff8f8f 	.word	0xffff8f8f
 8006d90:	ffff80c0 	.word	0xffff80c0
 8006d94:	00000406 	.word	0x00000406
 8006d98:	ffff8000 	.word	0xffff8000

08006d9c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006d9c:	b510      	push	{r4, lr}
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006d9e:	085c      	lsrs	r4, r3, #1
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006da0:	1812      	adds	r2, r2, r0
 8006da2:	2080      	movs	r0, #128	@ 0x80
 8006da4:	00c0      	lsls	r0, r0, #3
 8006da6:	4684      	mov	ip, r0
 8006da8:	4462      	add	r2, ip

  for (count = n; count != 0U; count--)
 8006daa:	e006      	b.n	8006dba <USB_ReadPMA+0x1e>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006dac:	8810      	ldrh	r0, [r2, #0]
    pdwVal++;
 8006dae:	3202      	adds	r2, #2
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006db0:	7008      	strb	r0, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006db2:	0a00      	lsrs	r0, r0, #8
 8006db4:	7048      	strb	r0, [r1, #1]
    pBuf++;
 8006db6:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8006db8:	3c01      	subs	r4, #1
 8006dba:	2c00      	cmp	r4, #0
 8006dbc:	d1f6      	bne.n	8006dac <USB_ReadPMA+0x10>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006dbe:	07db      	lsls	r3, r3, #31
 8006dc0:	d501      	bpl.n	8006dc6 <USB_ReadPMA+0x2a>
  {
    RdVal = *pdwVal;
 8006dc2:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006dc4:	700b      	strb	r3, [r1, #0]
  }
}
 8006dc6:	bd10      	pop	{r4, pc}

08006dc8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006dc8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006dca:	23ae      	movs	r3, #174	@ 0xae
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	58c4      	ldr	r4, [r0, r3]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006dd0:	3304      	adds	r3, #4
 8006dd2:	58c3      	ldr	r3, [r0, r3]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00d      	beq.n	8006df4 <USBD_CDC_EP0_RxReady+0x2c>
 8006dd8:	2280      	movs	r2, #128	@ 0x80
 8006dda:	0092      	lsls	r2, r2, #2
 8006ddc:	5ca0      	ldrb	r0, [r4, r2]
 8006dde:	28ff      	cmp	r0, #255	@ 0xff
 8006de0:	d008      	beq.n	8006df4 <USBD_CDC_EP0_RxReady+0x2c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006de2:	689b      	ldr	r3, [r3, #8]
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
 8006de4:	4a04      	ldr	r2, [pc, #16]	@ (8006df8 <USBD_CDC_EP0_RxReady+0x30>)
 8006de6:	5ca2      	ldrb	r2, [r4, r2]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006de8:	0021      	movs	r1, r4
 8006dea:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006dec:	2380      	movs	r3, #128	@ 0x80
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	22ff      	movs	r2, #255	@ 0xff
 8006df2:	54e2      	strb	r2, [r4, r3]

  }
  return USBD_OK;
}
 8006df4:	2000      	movs	r0, #0
 8006df6:	bd10      	pop	{r4, pc}
 8006df8:	00000201 	.word	0x00000201

08006dfc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006dfc:	2343      	movs	r3, #67	@ 0x43
 8006dfe:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
 8006e00:	4800      	ldr	r0, [pc, #0]	@ (8006e04 <USBD_CDC_GetFSCfgDesc+0x8>)
}
 8006e02:	4770      	bx	lr
 8006e04:	20000050 	.word	0x20000050

08006e08 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006e08:	2343      	movs	r3, #67	@ 0x43
 8006e0a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
 8006e0c:	4800      	ldr	r0, [pc, #0]	@ (8006e10 <USBD_CDC_GetHSCfgDesc+0x8>)
}
 8006e0e:	4770      	bx	lr
 8006e10:	20000094 	.word	0x20000094

08006e14 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006e14:	2343      	movs	r3, #67	@ 0x43
 8006e16:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006e18:	4800      	ldr	r0, [pc, #0]	@ (8006e1c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
}
 8006e1a:	4770      	bx	lr
 8006e1c:	2000000c 	.word	0x2000000c

08006e20 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e20:	230a      	movs	r3, #10
 8006e22:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006e24:	4800      	ldr	r0, [pc, #0]	@ (8006e28 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
}
 8006e26:	4770      	bx	lr
 8006e28:	20000110 	.word	0x20000110

08006e2c <USBD_CDC_DataOut>:
{
 8006e2c:	b570      	push	{r4, r5, r6, lr}
 8006e2e:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e30:	25ae      	movs	r5, #174	@ 0xae
 8006e32:	00ad      	lsls	r5, r5, #2
 8006e34:	5946      	ldr	r6, [r0, r5]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006e36:	f001 f952 	bl	80080de <USBD_LL_GetRxDataSize>
 8006e3a:	2383      	movs	r3, #131	@ 0x83
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	50f0      	str	r0, [r6, r3]
  if (pdev->pClassData != NULL)
 8006e40:	5963      	ldr	r3, [r4, r5]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d00b      	beq.n	8006e5e <USBD_CDC_DataOut+0x32>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006e46:	23af      	movs	r3, #175	@ 0xaf
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	58e3      	ldr	r3, [r4, r3]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	2283      	movs	r2, #131	@ 0x83
 8006e50:	0092      	lsls	r2, r2, #2
 8006e52:	18b1      	adds	r1, r6, r2
 8006e54:	3a08      	subs	r2, #8
 8006e56:	58b0      	ldr	r0, [r6, r2]
 8006e58:	4798      	blx	r3
    return USBD_OK;
 8006e5a:	2000      	movs	r0, #0
}
 8006e5c:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8006e5e:	2002      	movs	r0, #2
 8006e60:	e7fc      	b.n	8006e5c <USBD_CDC_DataOut+0x30>

08006e62 <USBD_CDC_DataIn>:
{
 8006e62:	b570      	push	{r4, r5, r6, lr}
 8006e64:	0004      	movs	r4, r0
 8006e66:	000d      	movs	r5, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e68:	23ae      	movs	r3, #174	@ 0xae
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	58c6      	ldr	r6, [r0, r3]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006e6e:	3308      	adds	r3, #8
 8006e70:	58c2      	ldr	r2, [r0, r3]
  if (pdev->pClassData != NULL)
 8006e72:	2e00      	cmp	r6, #0
 8006e74:	d021      	beq.n	8006eba <USBD_CDC_DataIn+0x58>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006e76:	008b      	lsls	r3, r1, #2
 8006e78:	185b      	adds	r3, r3, r1
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	18c3      	adds	r3, r0, r3
 8006e7e:	69d8      	ldr	r0, [r3, #28]
 8006e80:	2800      	cmp	r0, #0
 8006e82:	d008      	beq.n	8006e96 <USBD_CDC_DataIn+0x34>
 8006e84:	008b      	lsls	r3, r1, #2
 8006e86:	185b      	adds	r3, r3, r1
 8006e88:	00db      	lsls	r3, r3, #3
 8006e8a:	18d2      	adds	r2, r2, r3
 8006e8c:	6a11      	ldr	r1, [r2, #32]
 8006e8e:	f7f9 f9c1 	bl	8000214 <__aeabi_uidivmod>
 8006e92:	2900      	cmp	r1, #0
 8006e94:	d005      	beq.n	8006ea2 <USBD_CDC_DataIn+0x40>
      hcdc->TxState = 0U;
 8006e96:	2385      	movs	r3, #133	@ 0x85
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	50f2      	str	r2, [r6, r3]
    return USBD_OK;
 8006e9e:	2000      	movs	r0, #0
}
 8006ea0:	bd70      	pop	{r4, r5, r6, pc}
      pdev->ep_in[epnum].total_length = 0U;
 8006ea2:	00ab      	lsls	r3, r5, #2
 8006ea4:	195b      	adds	r3, r3, r5
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	18e3      	adds	r3, r4, r3
 8006eaa:	2200      	movs	r2, #0
 8006eac:	61da      	str	r2, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006eae:	2300      	movs	r3, #0
 8006eb0:	0029      	movs	r1, r5
 8006eb2:	0020      	movs	r0, r4
 8006eb4:	f001 f901 	bl	80080ba <USBD_LL_Transmit>
 8006eb8:	e7f1      	b.n	8006e9e <USBD_CDC_DataIn+0x3c>
    return USBD_FAIL;
 8006eba:	2002      	movs	r0, #2
 8006ebc:	e7f0      	b.n	8006ea0 <USBD_CDC_DataIn+0x3e>
	...

08006ec0 <USBD_CDC_Setup>:
{
 8006ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	0005      	movs	r5, r0
 8006ec6:	000c      	movs	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ec8:	23ae      	movs	r3, #174	@ 0xae
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	58c7      	ldr	r7, [r0, r3]
  uint8_t ifalt = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	466a      	mov	r2, sp
 8006ed2:	71d3      	strb	r3, [r2, #7]
  uint16_t status_info = 0U;
 8006ed4:	aa01      	add	r2, sp, #4
 8006ed6:	8013      	strh	r3, [r2, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ed8:	780b      	ldrb	r3, [r1, #0]
 8006eda:	2260      	movs	r2, #96	@ 0x60
 8006edc:	0016      	movs	r6, r2
 8006ede:	401e      	ands	r6, r3
 8006ee0:	421a      	tst	r2, r3
 8006ee2:	d02b      	beq.n	8006f3c <USBD_CDC_Setup+0x7c>
 8006ee4:	2e20      	cmp	r6, #32
 8006ee6:	d15b      	bne.n	8006fa0 <USBD_CDC_Setup+0xe0>
      if (req->wLength)
 8006ee8:	88ca      	ldrh	r2, [r1, #6]
 8006eea:	2a00      	cmp	r2, #0
 8006eec:	d01d      	beq.n	8006f2a <USBD_CDC_Setup+0x6a>
        if (req->bmRequest & 0x80U)
 8006eee:	b25b      	sxtb	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	da0d      	bge.n	8006f10 <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ef4:	23af      	movs	r3, #175	@ 0xaf
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	58c3      	ldr	r3, [r0, r3]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	7848      	ldrb	r0, [r1, #1]
 8006efe:	0039      	movs	r1, r7
 8006f00:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006f02:	88e2      	ldrh	r2, [r4, #6]
 8006f04:	0039      	movs	r1, r7
 8006f06:	0028      	movs	r0, r5
 8006f08:	f000 fe45 	bl	8007b96 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8006f0c:	2600      	movs	r6, #0
 8006f0e:	e04a      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
          hcdc->CmdOpCode = req->bRequest;
 8006f10:	784a      	ldrb	r2, [r1, #1]
 8006f12:	2380      	movs	r3, #128	@ 0x80
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	54fa      	strb	r2, [r7, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006f18:	798a      	ldrb	r2, [r1, #6]
 8006f1a:	4b24      	ldr	r3, [pc, #144]	@ (8006fac <USBD_CDC_Setup+0xec>)
 8006f1c:	54fa      	strb	r2, [r7, r3]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006f1e:	88ca      	ldrh	r2, [r1, #6]
 8006f20:	0039      	movs	r1, r7
 8006f22:	f000 fe4e 	bl	8007bc2 <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8006f26:	2600      	movs	r6, #0
 8006f28:	e03d      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f2a:	23af      	movs	r3, #175	@ 0xaf
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	58c3      	ldr	r3, [r0, r3]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	7848      	ldrb	r0, [r1, #1]
 8006f34:	2200      	movs	r2, #0
 8006f36:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 8006f38:	2600      	movs	r6, #0
 8006f3a:	e034      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
      switch (req->bRequest)
 8006f3c:	784f      	ldrb	r7, [r1, #1]
 8006f3e:	2f0a      	cmp	r7, #10
 8006f40:	d012      	beq.n	8006f68 <USBD_CDC_Setup+0xa8>
 8006f42:	2f0b      	cmp	r7, #11
 8006f44:	d01f      	beq.n	8006f86 <USBD_CDC_Setup+0xc6>
 8006f46:	2f00      	cmp	r7, #0
 8006f48:	d126      	bne.n	8006f98 <USBD_CDC_Setup+0xd8>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f4a:	23a7      	movs	r3, #167	@ 0xa7
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	5cc3      	ldrb	r3, [r0, r3]
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	d003      	beq.n	8006f5c <USBD_CDC_Setup+0x9c>
            USBD_CtlError(pdev, req);
 8006f54:	f000 faca 	bl	80074ec <USBD_CtlError>
            ret = USBD_FAIL;
 8006f58:	2602      	movs	r6, #2
 8006f5a:	e024      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006f5c:	2202      	movs	r2, #2
 8006f5e:	a901      	add	r1, sp, #4
 8006f60:	f000 fe19 	bl	8007b96 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8006f64:	003e      	movs	r6, r7
 8006f66:	e01e      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f68:	23a7      	movs	r3, #167	@ 0xa7
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	5cc3      	ldrb	r3, [r0, r3]
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	d003      	beq.n	8006f7a <USBD_CDC_Setup+0xba>
            USBD_CtlError(pdev, req);
 8006f72:	f000 fabb 	bl	80074ec <USBD_CtlError>
            ret = USBD_FAIL;
 8006f76:	2602      	movs	r6, #2
 8006f78:	e015      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	466b      	mov	r3, sp
 8006f7e:	1dd9      	adds	r1, r3, #7
 8006f80:	f000 fe09 	bl	8007b96 <USBD_CtlSendData>
 8006f84:	e00f      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006f86:	23a7      	movs	r3, #167	@ 0xa7
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	5cc3      	ldrb	r3, [r0, r3]
 8006f8c:	2b03      	cmp	r3, #3
 8006f8e:	d00a      	beq.n	8006fa6 <USBD_CDC_Setup+0xe6>
            USBD_CtlError(pdev, req);
 8006f90:	f000 faac 	bl	80074ec <USBD_CtlError>
            ret = USBD_FAIL;
 8006f94:	2602      	movs	r6, #2
 8006f96:	e006      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
          USBD_CtlError(pdev, req);
 8006f98:	f000 faa8 	bl	80074ec <USBD_CtlError>
          ret = USBD_FAIL;
 8006f9c:	2602      	movs	r6, #2
          break;
 8006f9e:	e002      	b.n	8006fa6 <USBD_CDC_Setup+0xe6>
      USBD_CtlError(pdev, req);
 8006fa0:	f000 faa4 	bl	80074ec <USBD_CtlError>
      ret = USBD_FAIL;
 8006fa4:	2602      	movs	r6, #2
}
 8006fa6:	0030      	movs	r0, r6
 8006fa8:	b003      	add	sp, #12
 8006faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fac:	00000201 	.word	0x00000201

08006fb0 <USBD_CDC_DeInit>:
{
 8006fb0:	b570      	push	{r4, r5, r6, lr}
 8006fb2:	0004      	movs	r4, r0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006fb4:	2181      	movs	r1, #129	@ 0x81
 8006fb6:	f001 f844 	bl	8008042 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006fba:	2500      	movs	r5, #0
 8006fbc:	62e5      	str	r5, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006fbe:	2101      	movs	r1, #1
 8006fc0:	0020      	movs	r0, r4
 8006fc2:	f001 f83e 	bl	8008042 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006fc6:	23b6      	movs	r3, #182	@ 0xb6
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	50e5      	str	r5, [r4, r3]
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006fcc:	2182      	movs	r1, #130	@ 0x82
 8006fce:	0020      	movs	r0, r4
 8006fd0:	f001 f837 	bl	8008042 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006fd4:	6425      	str	r5, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 8006fd6:	23ae      	movs	r3, #174	@ 0xae
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	58e3      	ldr	r3, [r4, r3]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d00b      	beq.n	8006ff8 <USBD_CDC_DeInit+0x48>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006fe0:	23af      	movs	r3, #175	@ 0xaf
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	58e3      	ldr	r3, [r4, r3]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006fea:	25ae      	movs	r5, #174	@ 0xae
 8006fec:	00ad      	lsls	r5, r5, #2
 8006fee:	5960      	ldr	r0, [r4, r5]
 8006ff0:	f001 f880 	bl	80080f4 <USBD_static_free>
    pdev->pClassData = NULL;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	5163      	str	r3, [r4, r5]
}
 8006ff8:	2000      	movs	r0, #0
 8006ffa:	bd70      	pop	{r4, r5, r6, pc}

08006ffc <USBD_CDC_Init>:
{
 8006ffc:	b570      	push	{r4, r5, r6, lr}
 8006ffe:	0004      	movs	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007000:	7c03      	ldrb	r3, [r0, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d13a      	bne.n	800707c <USBD_CDC_Init+0x80>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007006:	2680      	movs	r6, #128	@ 0x80
 8007008:	00b6      	lsls	r6, r6, #2
 800700a:	0033      	movs	r3, r6
 800700c:	2202      	movs	r2, #2
 800700e:	2181      	movs	r1, #129	@ 0x81
 8007010:	f001 f80b 	bl	800802a <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007014:	2501      	movs	r5, #1
 8007016:	62e5      	str	r5, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007018:	0033      	movs	r3, r6
 800701a:	2202      	movs	r2, #2
 800701c:	2101      	movs	r1, #1
 800701e:	0020      	movs	r0, r4
 8007020:	f001 f803 	bl	800802a <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007024:	23b6      	movs	r3, #182	@ 0xb6
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	50e5      	str	r5, [r4, r3]
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800702a:	2308      	movs	r3, #8
 800702c:	2203      	movs	r2, #3
 800702e:	2182      	movs	r1, #130	@ 0x82
 8007030:	0020      	movs	r0, r4
 8007032:	f000 fffa 	bl	800802a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007036:	2301      	movs	r3, #1
 8007038:	6423      	str	r3, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800703a:	2087      	movs	r0, #135	@ 0x87
 800703c:	0080      	lsls	r0, r0, #2
 800703e:	f001 f855 	bl	80080ec <USBD_static_malloc>
 8007042:	0005      	movs	r5, r0
 8007044:	23ae      	movs	r3, #174	@ 0xae
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	50e0      	str	r0, [r4, r3]
  if (pdev->pClassData == NULL)
 800704a:	2800      	cmp	r0, #0
 800704c:	d032      	beq.n	80070b4 <USBD_CDC_Init+0xb8>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800704e:	3304      	adds	r3, #4
 8007050:	58e3      	ldr	r3, [r4, r3]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4798      	blx	r3
    hcdc->TxState = 0U;
 8007056:	2300      	movs	r3, #0
 8007058:	2285      	movs	r2, #133	@ 0x85
 800705a:	0092      	lsls	r2, r2, #2
 800705c:	50ab      	str	r3, [r5, r2]
    hcdc->RxState = 0U;
 800705e:	3204      	adds	r2, #4
 8007060:	50ab      	str	r3, [r5, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007062:	7c26      	ldrb	r6, [r4, #16]
 8007064:	2e00      	cmp	r6, #0
 8007066:	d11a      	bne.n	800709e <USBD_CDC_Init+0xa2>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007068:	3380      	adds	r3, #128	@ 0x80
 800706a:	3a14      	subs	r2, #20
 800706c:	58aa      	ldr	r2, [r5, r2]
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	2101      	movs	r1, #1
 8007072:	0020      	movs	r0, r4
 8007074:	f001 f82a 	bl	80080cc <USBD_LL_PrepareReceive>
}
 8007078:	0030      	movs	r0, r6
 800707a:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800707c:	2340      	movs	r3, #64	@ 0x40
 800707e:	2202      	movs	r2, #2
 8007080:	2181      	movs	r1, #129	@ 0x81
 8007082:	f000 ffd2 	bl	800802a <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007086:	2501      	movs	r5, #1
 8007088:	62e5      	str	r5, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800708a:	2340      	movs	r3, #64	@ 0x40
 800708c:	2202      	movs	r2, #2
 800708e:	2101      	movs	r1, #1
 8007090:	0020      	movs	r0, r4
 8007092:	f000 ffca 	bl	800802a <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007096:	23b6      	movs	r3, #182	@ 0xb6
 8007098:	005b      	lsls	r3, r3, #1
 800709a:	50e5      	str	r5, [r4, r3]
 800709c:	e7c5      	b.n	800702a <USBD_CDC_Init+0x2e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800709e:	2381      	movs	r3, #129	@ 0x81
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	58ea      	ldr	r2, [r5, r3]
 80070a4:	3bc5      	subs	r3, #197	@ 0xc5
 80070a6:	3bff      	subs	r3, #255	@ 0xff
 80070a8:	2101      	movs	r1, #1
 80070aa:	0020      	movs	r0, r4
 80070ac:	f001 f80e 	bl	80080cc <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 80070b0:	2600      	movs	r6, #0
 80070b2:	e7e1      	b.n	8007078 <USBD_CDC_Init+0x7c>
    ret = 1U;
 80070b4:	2601      	movs	r6, #1
 80070b6:	e7df      	b.n	8007078 <USBD_CDC_Init+0x7c>

080070b8 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 80070b8:	2900      	cmp	r1, #0
 80070ba:	d004      	beq.n	80070c6 <USBD_CDC_RegisterInterface+0xe>
  {
    pdev->pUserData = fops;
 80070bc:	23af      	movs	r3, #175	@ 0xaf
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	50c1      	str	r1, [r0, r3]
    ret = USBD_OK;
 80070c2:	2000      	movs	r0, #0
  }

  return ret;
}
 80070c4:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80070c6:	2002      	movs	r0, #2
 80070c8:	e7fc      	b.n	80070c4 <USBD_CDC_RegisterInterface+0xc>

080070ca <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070ca:	23ae      	movs	r3, #174	@ 0xae
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	58c3      	ldr	r3, [r0, r3]

  hcdc->TxBuffer = pbuff;
 80070d0:	2082      	movs	r0, #130	@ 0x82
 80070d2:	0080      	lsls	r0, r0, #2
 80070d4:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;
 80070d6:	2184      	movs	r1, #132	@ 0x84
 80070d8:	0089      	lsls	r1, r1, #2
 80070da:	505a      	str	r2, [r3, r1]

  return USBD_OK;
}
 80070dc:	2000      	movs	r0, #0
 80070de:	4770      	bx	lr

080070e0 <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070e0:	23ae      	movs	r3, #174	@ 0xae
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	58c2      	ldr	r2, [r0, r3]

  hcdc->RxBuffer = pbuff;
 80070e6:	3bb4      	subs	r3, #180	@ 0xb4
 80070e8:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
}
 80070ea:	2000      	movs	r0, #0
 80070ec:	4770      	bx	lr

080070ee <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80070ee:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070f0:	23ae      	movs	r3, #174	@ 0xae
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	58c2      	ldr	r2, [r0, r3]

  if (pdev->pClassData != NULL)
 80070f6:	2a00      	cmp	r2, #0
 80070f8:	d016      	beq.n	8007128 <USBD_CDC_TransmitPacket+0x3a>
  {
    if (hcdc->TxState == 0U)
 80070fa:	3ba4      	subs	r3, #164	@ 0xa4
 80070fc:	58d3      	ldr	r3, [r2, r3]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <USBD_CDC_TransmitPacket+0x18>

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8007102:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8007104:	bd10      	pop	{r4, pc}
      hcdc->TxState = 1U;
 8007106:	2385      	movs	r3, #133	@ 0x85
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	2101      	movs	r1, #1
 800710c:	50d1      	str	r1, [r2, r3]
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800710e:	3b04      	subs	r3, #4
 8007110:	58d3      	ldr	r3, [r2, r3]
 8007112:	6303      	str	r3, [r0, #48]	@ 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007114:	b29b      	uxth	r3, r3
 8007116:	2182      	movs	r1, #130	@ 0x82
 8007118:	0089      	lsls	r1, r1, #2
 800711a:	5852      	ldr	r2, [r2, r1]
 800711c:	3988      	subs	r1, #136	@ 0x88
 800711e:	39ff      	subs	r1, #255	@ 0xff
 8007120:	f000 ffcb 	bl	80080ba <USBD_LL_Transmit>
      return USBD_OK;
 8007124:	2000      	movs	r0, #0
 8007126:	e7ed      	b.n	8007104 <USBD_CDC_TransmitPacket+0x16>
    return USBD_FAIL;
 8007128:	2002      	movs	r0, #2
 800712a:	e7eb      	b.n	8007104 <USBD_CDC_TransmitPacket+0x16>

0800712c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800712c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800712e:	23ae      	movs	r3, #174	@ 0xae
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	58c2      	ldr	r2, [r0, r3]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007134:	2a00      	cmp	r2, #0
 8007136:	d015      	beq.n	8007164 <USBD_CDC_ReceivePacket+0x38>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007138:	7c03      	ldrb	r3, [r0, #16]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d109      	bne.n	8007152 <USBD_CDC_ReceivePacket+0x26>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800713e:	3380      	adds	r3, #128	@ 0x80
 8007140:	2181      	movs	r1, #129	@ 0x81
 8007142:	0089      	lsls	r1, r1, #2
 8007144:	5852      	ldr	r2, [r2, r1]
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	2101      	movs	r1, #1
 800714a:	f000 ffbf 	bl	80080cc <USBD_LL_PrepareReceive>
      USBD_LL_PrepareReceive(pdev,
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800714e:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 8007150:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8007152:	2381      	movs	r3, #129	@ 0x81
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	58d2      	ldr	r2, [r2, r3]
 8007158:	3bc5      	subs	r3, #197	@ 0xc5
 800715a:	3bff      	subs	r3, #255	@ 0xff
 800715c:	2101      	movs	r1, #1
 800715e:	f000 ffb5 	bl	80080cc <USBD_LL_PrepareReceive>
 8007162:	e7f4      	b.n	800714e <USBD_CDC_ReceivePacket+0x22>
    return USBD_FAIL;
 8007164:	2002      	movs	r0, #2
 8007166:	e7f3      	b.n	8007150 <USBD_CDC_ReceivePacket+0x24>

08007168 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007168:	b510      	push	{r4, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800716a:	2800      	cmp	r0, #0
 800716c:	d016      	beq.n	800719c <USBD_Init+0x34>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800716e:	23ad      	movs	r3, #173	@ 0xad
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	58c3      	ldr	r3, [r0, r3]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d003      	beq.n	8007180 <USBD_Init+0x18>
  {
    pdev->pClass = NULL;
 8007178:	23ad      	movs	r3, #173	@ 0xad
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	2400      	movs	r4, #0
 800717e:	50c4      	str	r4, [r0, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007180:	2900      	cmp	r1, #0
 8007182:	d002      	beq.n	800718a <USBD_Init+0x22>
  {
    pdev->pDesc = pdesc;
 8007184:	23ac      	movs	r3, #172	@ 0xac
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	50c1      	str	r1, [r0, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800718a:	23a7      	movs	r3, #167	@ 0xa7
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	2101      	movs	r1, #1
 8007190:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 8007192:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007194:	f000 fefe 	bl	8007f94 <USBD_LL_Init>

  return USBD_OK;
 8007198:	2000      	movs	r0, #0
}
 800719a:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800719c:	2002      	movs	r0, #2
 800719e:	e7fc      	b.n	800719a <USBD_Init+0x32>

080071a0 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 80071a0:	2900      	cmp	r1, #0
 80071a2:	d004      	beq.n	80071ae <USBD_RegisterClass+0xe>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80071a4:	23ad      	movs	r3, #173	@ 0xad
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	50c1      	str	r1, [r0, r3]
    status = USBD_OK;
 80071aa:	2000      	movs	r0, #0
#endif
    status = USBD_FAIL;
  }

  return status;
}
 80071ac:	4770      	bx	lr
    status = USBD_FAIL;
 80071ae:	2002      	movs	r0, #2
 80071b0:	e7fc      	b.n	80071ac <USBD_RegisterClass+0xc>

080071b2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80071b2:	b510      	push	{r4, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80071b4:	f000 ff30 	bl	8008018 <USBD_LL_Start>

  return USBD_OK;
}
 80071b8:	2000      	movs	r0, #0
 80071ba:	bd10      	pop	{r4, pc}

080071bc <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80071bc:	b510      	push	{r4, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80071be:	23ad      	movs	r3, #173	@ 0xad
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	58c3      	ldr	r3, [r0, r3]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d006      	beq.n	80071d6 <USBD_SetClassConfig+0x1a>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4798      	blx	r3
 80071cc:	2800      	cmp	r0, #0
 80071ce:	d100      	bne.n	80071d2 <USBD_SetClassConfig+0x16>
      ret = USBD_OK;
    }
  }

  return ret;
}
 80071d0:	bd10      	pop	{r4, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 80071d2:	2002      	movs	r0, #2
 80071d4:	e7fc      	b.n	80071d0 <USBD_SetClassConfig+0x14>
 80071d6:	2002      	movs	r0, #2
 80071d8:	e7fa      	b.n	80071d0 <USBD_SetClassConfig+0x14>

080071da <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80071da:	b510      	push	{r4, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80071dc:	23ad      	movs	r3, #173	@ 0xad
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	58c3      	ldr	r3, [r0, r3]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	4798      	blx	r3

  return USBD_OK;
}
 80071e6:	2000      	movs	r0, #0
 80071e8:	bd10      	pop	{r4, pc}
	...

080071ec <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80071ec:	b570      	push	{r4, r5, r6, lr}
 80071ee:	0004      	movs	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80071f0:	23aa      	movs	r3, #170	@ 0xaa
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	18c5      	adds	r5, r0, r3
 80071f6:	0028      	movs	r0, r5
 80071f8:	f000 f964 	bl	80074c4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80071fc:	23a5      	movs	r3, #165	@ 0xa5
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	2201      	movs	r2, #1
 8007202:	50e2      	str	r2, [r4, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8007204:	4b11      	ldr	r3, [pc, #68]	@ (800724c <USBD_LL_SetupStage+0x60>)
 8007206:	5ae2      	ldrh	r2, [r4, r3]
 8007208:	3b16      	subs	r3, #22
 800720a:	50e2      	str	r2, [r4, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800720c:	3310      	adds	r3, #16
 800720e:	5ce1      	ldrb	r1, [r4, r3]
 8007210:	231f      	movs	r3, #31
 8007212:	400b      	ands	r3, r1
 8007214:	2b01      	cmp	r3, #1
 8007216:	d009      	beq.n	800722c <USBD_LL_SetupStage+0x40>
 8007218:	2b02      	cmp	r3, #2
 800721a:	d00c      	beq.n	8007236 <USBD_LL_SetupStage+0x4a>
 800721c:	2b00      	cmp	r3, #0
 800721e:	d10f      	bne.n	8007240 <USBD_LL_SetupStage+0x54>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007220:	0029      	movs	r1, r5
 8007222:	0020      	movs	r0, r4
 8007224:	f000 fb28 	bl	8007878 <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 8007228:	2000      	movs	r0, #0
 800722a:	bd70      	pop	{r4, r5, r6, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 800722c:	0029      	movs	r1, r5
 800722e:	0020      	movs	r0, r4
 8007230:	f000 fb58 	bl	80078e4 <USBD_StdItfReq>
      break;
 8007234:	e7f8      	b.n	8007228 <USBD_LL_SetupStage+0x3c>
      USBD_StdEPReq(pdev, &pdev->request);
 8007236:	0029      	movs	r1, r5
 8007238:	0020      	movs	r0, r4
 800723a:	f000 fb86 	bl	800794a <USBD_StdEPReq>
      break;
 800723e:	e7f3      	b.n	8007228 <USBD_LL_SetupStage+0x3c>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007240:	237f      	movs	r3, #127	@ 0x7f
 8007242:	4399      	bics	r1, r3
 8007244:	0020      	movs	r0, r4
 8007246:	f000 ff05 	bl	8008054 <USBD_LL_StallEP>
      break;
 800724a:	e7ed      	b.n	8007228 <USBD_LL_SetupStage+0x3c>
 800724c:	000002ae 	.word	0x000002ae

08007250 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007250:	b570      	push	{r4, r5, r6, lr}
 8007252:	0005      	movs	r5, r0
 8007254:	000c      	movs	r4, r1
 8007256:	0011      	movs	r1, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007258:	2c00      	cmp	r4, #0
 800725a:	d138      	bne.n	80072ce <USBD_LL_DataOutStage+0x7e>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800725c:	23a5      	movs	r3, #165	@ 0xa5
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	58c3      	ldr	r3, [r0, r3]
 8007262:	2b03      	cmp	r3, #3
 8007264:	d003      	beq.n	800726e <USBD_LL_DataOutStage+0x1e>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007266:	2b05      	cmp	r3, #5
 8007268:	d028      	beq.n	80072bc <USBD_LL_DataOutStage+0x6c>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800726a:	0020      	movs	r0, r4
 800726c:	e03d      	b.n	80072ea <USBD_LL_DataOutStage+0x9a>
      if (pep->rem_length > pep->maxpacket)
 800726e:	0002      	movs	r2, r0
 8007270:	3255      	adds	r2, #85	@ 0x55
 8007272:	32ff      	adds	r2, #255	@ 0xff
 8007274:	68d3      	ldr	r3, [r2, #12]
 8007276:	6912      	ldr	r2, [r2, #16]
 8007278:	4293      	cmp	r3, r2
 800727a:	d90d      	bls.n	8007298 <USBD_LL_DataOutStage+0x48>
        pep->rem_length -= pep->maxpacket;
 800727c:	1a9b      	subs	r3, r3, r2
 800727e:	3055      	adds	r0, #85	@ 0x55
 8007280:	30ff      	adds	r0, #255	@ 0xff
 8007282:	60c3      	str	r3, [r0, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007284:	429a      	cmp	r2, r3
 8007286:	d905      	bls.n	8007294 <USBD_LL_DataOutStage+0x44>
 8007288:	b29a      	uxth	r2, r3
 800728a:	0028      	movs	r0, r5
 800728c:	f000 fcaa 	bl	8007be4 <USBD_CtlContinueRx>
  return USBD_OK;
 8007290:	0020      	movs	r0, r4
 8007292:	e02a      	b.n	80072ea <USBD_LL_DataOutStage+0x9a>
        USBD_CtlContinueRx(pdev, pdata,
 8007294:	b292      	uxth	r2, r2
 8007296:	e7f8      	b.n	800728a <USBD_LL_DataOutStage+0x3a>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007298:	23ad      	movs	r3, #173	@ 0xad
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	58c3      	ldr	r3, [r0, r3]
 800729e:	691b      	ldr	r3, [r3, #16]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d004      	beq.n	80072ae <USBD_LL_DataOutStage+0x5e>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80072a4:	22a7      	movs	r2, #167	@ 0xa7
 80072a6:	0092      	lsls	r2, r2, #2
 80072a8:	5c82      	ldrb	r2, [r0, r2]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80072aa:	2a03      	cmp	r2, #3
 80072ac:	d004      	beq.n	80072b8 <USBD_LL_DataOutStage+0x68>
        USBD_CtlSendStatus(pdev);
 80072ae:	0028      	movs	r0, r5
 80072b0:	f000 fca0 	bl	8007bf4 <USBD_CtlSendStatus>
  return USBD_OK;
 80072b4:	0020      	movs	r0, r4
 80072b6:	e018      	b.n	80072ea <USBD_LL_DataOutStage+0x9a>
          pdev->pClass->EP0_RxReady(pdev);
 80072b8:	4798      	blx	r3
 80072ba:	e7f8      	b.n	80072ae <USBD_LL_DataOutStage+0x5e>
        pdev->ep0_state = USBD_EP0_IDLE;
 80072bc:	23a5      	movs	r3, #165	@ 0xa5
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	2200      	movs	r2, #0
 80072c2:	50c2      	str	r2, [r0, r3]
        USBD_LL_StallEP(pdev, 0U);
 80072c4:	2100      	movs	r1, #0
 80072c6:	f000 fec5 	bl	8008054 <USBD_LL_StallEP>
  return USBD_OK;
 80072ca:	0020      	movs	r0, r4
 80072cc:	e00d      	b.n	80072ea <USBD_LL_DataOutStage+0x9a>
  else if ((pdev->pClass->DataOut != NULL) &&
 80072ce:	23ad      	movs	r3, #173	@ 0xad
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	58c3      	ldr	r3, [r0, r3]
 80072d4:	699b      	ldr	r3, [r3, #24]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d008      	beq.n	80072ec <USBD_LL_DataOutStage+0x9c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80072da:	22a7      	movs	r2, #167	@ 0xa7
 80072dc:	0092      	lsls	r2, r2, #2
 80072de:	5c82      	ldrb	r2, [r0, r2]
  else if ((pdev->pClass->DataOut != NULL) &&
 80072e0:	2a03      	cmp	r2, #3
 80072e2:	d105      	bne.n	80072f0 <USBD_LL_DataOutStage+0xa0>
    pdev->pClass->DataOut(pdev, epnum);
 80072e4:	0021      	movs	r1, r4
 80072e6:	4798      	blx	r3
  return USBD_OK;
 80072e8:	2000      	movs	r0, #0
}
 80072ea:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 80072ec:	2002      	movs	r0, #2
 80072ee:	e7fc      	b.n	80072ea <USBD_LL_DataOutStage+0x9a>
 80072f0:	2002      	movs	r0, #2
 80072f2:	e7fa      	b.n	80072ea <USBD_LL_DataOutStage+0x9a>

080072f4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80072f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072f6:	0005      	movs	r5, r0
 80072f8:	000c      	movs	r4, r1
 80072fa:	0011      	movs	r1, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80072fc:	2c00      	cmp	r4, #0
 80072fe:	d15b      	bne.n	80073b8 <USBD_LL_DataInStage+0xc4>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007300:	23a5      	movs	r3, #165	@ 0xa5
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	58c3      	ldr	r3, [r0, r3]
 8007306:	2b02      	cmp	r3, #2
 8007308:	d00e      	beq.n	8007328 <USBD_LL_DataInStage+0x34>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800730a:	2b04      	cmp	r3, #4
 800730c:	d001      	beq.n	8007312 <USBD_LL_DataInStage+0x1e>
 800730e:	2b00      	cmp	r3, #0
 8007310:	d103      	bne.n	800731a <USBD_LL_DataInStage+0x26>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007312:	2180      	movs	r1, #128	@ 0x80
 8007314:	0028      	movs	r0, r5
 8007316:	f000 fe9d 	bl	8008054 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800731a:	23a8      	movs	r3, #168	@ 0xa8
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	5ceb      	ldrb	r3, [r5, r3]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d043      	beq.n	80073ac <USBD_LL_DataInStage+0xb8>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8007324:	0020      	movs	r0, r4
}
 8007326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (pep->rem_length > pep->maxpacket)
 8007328:	6a02      	ldr	r2, [r0, #32]
 800732a:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 800732c:	42b2      	cmp	r2, r6
 800732e:	d820      	bhi.n	8007372 <USBD_LL_DataInStage+0x7e>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007330:	69c7      	ldr	r7, [r0, #28]
 8007332:	0031      	movs	r1, r6
 8007334:	0038      	movs	r0, r7
 8007336:	f7f8 ff6d 	bl	8000214 <__aeabi_uidivmod>
 800733a:	2900      	cmp	r1, #0
 800733c:	d106      	bne.n	800734c <USBD_LL_DataInStage+0x58>
 800733e:	42be      	cmp	r6, r7
 8007340:	d804      	bhi.n	800734c <USBD_LL_DataInStage+0x58>
            (pep->total_length < pdev->ep0_data_len))
 8007342:	23a6      	movs	r3, #166	@ 0xa6
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	58eb      	ldr	r3, [r5, r3]
            (pep->total_length >= pep->maxpacket) &&
 8007348:	429f      	cmp	r7, r3
 800734a:	d31e      	bcc.n	800738a <USBD_LL_DataInStage+0x96>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800734c:	23ad      	movs	r3, #173	@ 0xad
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	58eb      	ldr	r3, [r5, r3]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d004      	beq.n	8007362 <USBD_LL_DataInStage+0x6e>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007358:	22a7      	movs	r2, #167	@ 0xa7
 800735a:	0092      	lsls	r2, r2, #2
 800735c:	5caa      	ldrb	r2, [r5, r2]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800735e:	2a03      	cmp	r2, #3
 8007360:	d021      	beq.n	80073a6 <USBD_LL_DataInStage+0xb2>
          USBD_LL_StallEP(pdev, 0x80U);
 8007362:	2180      	movs	r1, #128	@ 0x80
 8007364:	0028      	movs	r0, r5
 8007366:	f000 fe75 	bl	8008054 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800736a:	0028      	movs	r0, r5
 800736c:	f000 fc4e 	bl	8007c0c <USBD_CtlReceiveStatus>
 8007370:	e7d3      	b.n	800731a <USBD_LL_DataInStage+0x26>
        pep->rem_length -= pep->maxpacket;
 8007372:	1b92      	subs	r2, r2, r6
 8007374:	6202      	str	r2, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007376:	b292      	uxth	r2, r2
 8007378:	f000 fc1b 	bl	8007bb2 <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800737c:	2300      	movs	r3, #0
 800737e:	2200      	movs	r2, #0
 8007380:	2100      	movs	r1, #0
 8007382:	0028      	movs	r0, r5
 8007384:	f000 fea2 	bl	80080cc <USBD_LL_PrepareReceive>
 8007388:	e7c7      	b.n	800731a <USBD_LL_DataInStage+0x26>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800738a:	2200      	movs	r2, #0
 800738c:	0028      	movs	r0, r5
 800738e:	f000 fc10 	bl	8007bb2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007392:	23a6      	movs	r3, #166	@ 0xa6
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	2200      	movs	r2, #0
 8007398:	50ea      	str	r2, [r5, r3]
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800739a:	2300      	movs	r3, #0
 800739c:	2100      	movs	r1, #0
 800739e:	0028      	movs	r0, r5
 80073a0:	f000 fe94 	bl	80080cc <USBD_LL_PrepareReceive>
 80073a4:	e7b9      	b.n	800731a <USBD_LL_DataInStage+0x26>
            pdev->pClass->EP0_TxSent(pdev);
 80073a6:	0028      	movs	r0, r5
 80073a8:	4798      	blx	r3
 80073aa:	e7da      	b.n	8007362 <USBD_LL_DataInStage+0x6e>
      pdev->dev_test_mode = 0U;
 80073ac:	23a8      	movs	r3, #168	@ 0xa8
 80073ae:	009b      	lsls	r3, r3, #2
 80073b0:	2200      	movs	r2, #0
 80073b2:	54ea      	strb	r2, [r5, r3]
  return USBD_OK;
 80073b4:	0020      	movs	r0, r4
 80073b6:	e7b6      	b.n	8007326 <USBD_LL_DataInStage+0x32>
  else if ((pdev->pClass->DataIn != NULL) &&
 80073b8:	23ad      	movs	r3, #173	@ 0xad
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	58c3      	ldr	r3, [r0, r3]
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d008      	beq.n	80073d6 <USBD_LL_DataInStage+0xe2>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80073c4:	22a7      	movs	r2, #167	@ 0xa7
 80073c6:	0092      	lsls	r2, r2, #2
 80073c8:	5c82      	ldrb	r2, [r0, r2]
  else if ((pdev->pClass->DataIn != NULL) &&
 80073ca:	2a03      	cmp	r2, #3
 80073cc:	d105      	bne.n	80073da <USBD_LL_DataInStage+0xe6>
    pdev->pClass->DataIn(pdev, epnum);
 80073ce:	0021      	movs	r1, r4
 80073d0:	4798      	blx	r3
  return USBD_OK;
 80073d2:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 80073d4:	e7a7      	b.n	8007326 <USBD_LL_DataInStage+0x32>
    return USBD_FAIL;
 80073d6:	2002      	movs	r0, #2
 80073d8:	e7a5      	b.n	8007326 <USBD_LL_DataInStage+0x32>
 80073da:	2002      	movs	r0, #2
 80073dc:	e7a3      	b.n	8007326 <USBD_LL_DataInStage+0x32>

080073de <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80073de:	b570      	push	{r4, r5, r6, lr}
 80073e0:	0004      	movs	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80073e2:	2340      	movs	r3, #64	@ 0x40
 80073e4:	2200      	movs	r2, #0
 80073e6:	2100      	movs	r1, #0
 80073e8:	f000 fe1f 	bl	800802a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80073ec:	2501      	movs	r5, #1
 80073ee:	23ac      	movs	r3, #172	@ 0xac
 80073f0:	005b      	lsls	r3, r3, #1
 80073f2:	50e5      	str	r5, [r4, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80073f4:	2640      	movs	r6, #64	@ 0x40
 80073f6:	330c      	adds	r3, #12
 80073f8:	50e6      	str	r6, [r4, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80073fa:	3b25      	subs	r3, #37	@ 0x25
 80073fc:	3bff      	subs	r3, #255	@ 0xff
 80073fe:	2200      	movs	r2, #0
 8007400:	2180      	movs	r1, #128	@ 0x80
 8007402:	0020      	movs	r0, r4
 8007404:	f000 fe11 	bl	800802a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007408:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800740a:	6266      	str	r6, [r4, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800740c:	23a7      	movs	r3, #167	@ 0xa7
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	54e5      	strb	r5, [r4, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 8007412:	2300      	movs	r3, #0
 8007414:	22a5      	movs	r2, #165	@ 0xa5
 8007416:	0092      	lsls	r2, r2, #2
 8007418:	50a3      	str	r3, [r4, r2]
  pdev->dev_config = 0U;
 800741a:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 800741c:	3210      	adds	r2, #16
 800741e:	50a3      	str	r3, [r4, r2]

  if (pdev->pClassData)
 8007420:	23ae      	movs	r3, #174	@ 0xae
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	58e3      	ldr	r3, [r4, r3]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d006      	beq.n	8007438 <USBD_LL_Reset+0x5a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800742a:	23ad      	movs	r3, #173	@ 0xad
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	58e3      	ldr	r3, [r4, r3]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	2100      	movs	r1, #0
 8007434:	0020      	movs	r0, r4
 8007436:	4798      	blx	r3
  }

  return USBD_OK;
}
 8007438:	2000      	movs	r0, #0
 800743a:	bd70      	pop	{r4, r5, r6, pc}

0800743c <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800743c:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800743e:	2000      	movs	r0, #0
 8007440:	4770      	bx	lr
	...

08007444 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8007444:	23a7      	movs	r3, #167	@ 0xa7
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	5cc1      	ldrb	r1, [r0, r3]
 800744a:	4a03      	ldr	r2, [pc, #12]	@ (8007458 <USBD_LL_Suspend+0x14>)
 800744c:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800744e:	2204      	movs	r2, #4
 8007450:	54c2      	strb	r2, [r0, r3]

  return USBD_OK;
}
 8007452:	2000      	movs	r0, #0
 8007454:	4770      	bx	lr
 8007456:	46c0      	nop			@ (mov r8, r8)
 8007458:	0000029d 	.word	0x0000029d

0800745c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800745c:	23a7      	movs	r3, #167	@ 0xa7
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	5cc3      	ldrb	r3, [r0, r3]
 8007462:	2b04      	cmp	r3, #4
 8007464:	d001      	beq.n	800746a <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8007466:	2000      	movs	r0, #0
 8007468:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800746a:	4b02      	ldr	r3, [pc, #8]	@ (8007474 <USBD_LL_Resume+0x18>)
 800746c:	5cc2      	ldrb	r2, [r0, r3]
 800746e:	3b01      	subs	r3, #1
 8007470:	54c2      	strb	r2, [r0, r3]
 8007472:	e7f8      	b.n	8007466 <USBD_LL_Resume+0xa>
 8007474:	0000029d 	.word	0x0000029d

08007478 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007478:	b510      	push	{r4, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800747a:	23a7      	movs	r3, #167	@ 0xa7
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	5cc3      	ldrb	r3, [r0, r3]
 8007480:	2b03      	cmp	r3, #3
 8007482:	d001      	beq.n	8007488 <USBD_LL_SOF+0x10>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8007484:	2000      	movs	r0, #0
 8007486:	bd10      	pop	{r4, pc}
    if (pdev->pClass->SOF != NULL)
 8007488:	23ad      	movs	r3, #173	@ 0xad
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	58c3      	ldr	r3, [r0, r3]
 800748e:	69db      	ldr	r3, [r3, #28]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d0f7      	beq.n	8007484 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
 8007494:	4798      	blx	r3
 8007496:	e7f5      	b.n	8007484 <USBD_LL_SOF+0xc>

08007498 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007498:	0003      	movs	r3, r0
  uint8_t  len = 0U;
 800749a:	2000      	movs	r0, #0

  while (*buf != '\0')
 800749c:	e002      	b.n	80074a4 <USBD_GetLen+0xc>
  {
    len++;
 800749e:	3001      	adds	r0, #1
 80074a0:	b2c0      	uxtb	r0, r0
    buf++;
 80074a2:	3301      	adds	r3, #1
  while (*buf != '\0')
 80074a4:	781a      	ldrb	r2, [r3, #0]
 80074a6:	2a00      	cmp	r2, #0
 80074a8:	d1f9      	bne.n	800749e <USBD_GetLen+0x6>
  }

  return len;
}
 80074aa:	4770      	bx	lr

080074ac <USBD_SetFeature>:
{
 80074ac:	b510      	push	{r4, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80074ae:	884b      	ldrh	r3, [r1, #2]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d000      	beq.n	80074b6 <USBD_SetFeature+0xa>
}
 80074b4:	bd10      	pop	{r4, pc}
    pdev->dev_remote_wakeup = 1U;
 80074b6:	23a9      	movs	r3, #169	@ 0xa9
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	2201      	movs	r2, #1
 80074bc:	50c2      	str	r2, [r0, r3]
    USBD_CtlSendStatus(pdev);
 80074be:	f000 fb99 	bl	8007bf4 <USBD_CtlSendStatus>
}
 80074c2:	e7f7      	b.n	80074b4 <USBD_SetFeature+0x8>

080074c4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 80074c4:	780b      	ldrb	r3, [r1, #0]
 80074c6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80074c8:	784b      	ldrb	r3, [r1, #1]
 80074ca:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80074cc:	788b      	ldrb	r3, [r1, #2]
 80074ce:	78ca      	ldrb	r2, [r1, #3]
 80074d0:	0212      	lsls	r2, r2, #8
 80074d2:	189b      	adds	r3, r3, r2
 80074d4:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80074d6:	790b      	ldrb	r3, [r1, #4]
 80074d8:	794a      	ldrb	r2, [r1, #5]
 80074da:	0212      	lsls	r2, r2, #8
 80074dc:	189b      	adds	r3, r3, r2
 80074de:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80074e0:	798b      	ldrb	r3, [r1, #6]
 80074e2:	79ca      	ldrb	r2, [r1, #7]
 80074e4:	0212      	lsls	r2, r2, #8
 80074e6:	189b      	adds	r3, r3, r2
 80074e8:	80c3      	strh	r3, [r0, #6]
}
 80074ea:	4770      	bx	lr

080074ec <USBD_CtlError>:
{
 80074ec:	b510      	push	{r4, lr}
 80074ee:	0004      	movs	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 80074f0:	2180      	movs	r1, #128	@ 0x80
 80074f2:	f000 fdaf 	bl	8008054 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80074f6:	2100      	movs	r1, #0
 80074f8:	0020      	movs	r0, r4
 80074fa:	f000 fdab 	bl	8008054 <USBD_LL_StallEP>
}
 80074fe:	bd10      	pop	{r4, pc}

08007500 <USBD_GetDescriptor>:
{
 8007500:	b530      	push	{r4, r5, lr}
 8007502:	b083      	sub	sp, #12
 8007504:	0005      	movs	r5, r0
 8007506:	000c      	movs	r4, r1
  uint16_t len = 0U;
 8007508:	466b      	mov	r3, sp
 800750a:	2200      	movs	r2, #0
 800750c:	80da      	strh	r2, [r3, #6]
  switch (req->wValue >> 8)
 800750e:	884a      	ldrh	r2, [r1, #2]
 8007510:	0a13      	lsrs	r3, r2, #8
 8007512:	2b07      	cmp	r3, #7
 8007514:	d900      	bls.n	8007518 <USBD_GetDescriptor+0x18>
 8007516:	e0b6      	b.n	8007686 <USBD_GetDescriptor+0x186>
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4965      	ldr	r1, [pc, #404]	@ (80076b0 <USBD_GetDescriptor+0x1b0>)
 800751c:	58cb      	ldr	r3, [r1, r3]
 800751e:	469f      	mov	pc, r3
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007520:	23ac      	movs	r3, #172	@ 0xac
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	58c3      	ldr	r3, [r0, r3]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	7c00      	ldrb	r0, [r0, #16]
 800752a:	466a      	mov	r2, sp
 800752c:	1d91      	adds	r1, r2, #6
 800752e:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8007530:	466b      	mov	r3, sp
 8007532:	3306      	adds	r3, #6
 8007534:	881b      	ldrh	r3, [r3, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d003      	beq.n	8007542 <USBD_GetDescriptor+0x42>
 800753a:	88e2      	ldrh	r2, [r4, #6]
 800753c:	2a00      	cmp	r2, #0
 800753e:	d000      	beq.n	8007542 <USBD_GetDescriptor+0x42>
 8007540:	e0a6      	b.n	8007690 <USBD_GetDescriptor+0x190>
    if (req->wLength == 0U)
 8007542:	88e3      	ldrh	r3, [r4, #6]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d100      	bne.n	800754a <USBD_GetDescriptor+0x4a>
 8007548:	e0ae      	b.n	80076a8 <USBD_GetDescriptor+0x1a8>
}
 800754a:	b003      	add	sp, #12
 800754c:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800754e:	7c03      	ldrb	r3, [r0, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d109      	bne.n	8007568 <USBD_GetDescriptor+0x68>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007554:	23ad      	movs	r3, #173	@ 0xad
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	58c3      	ldr	r3, [r0, r3]
 800755a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755c:	466a      	mov	r2, sp
 800755e:	1d90      	adds	r0, r2, #6
 8007560:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007562:	2302      	movs	r3, #2
 8007564:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007566:	e7e3      	b.n	8007530 <USBD_GetDescriptor+0x30>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007568:	23ad      	movs	r3, #173	@ 0xad
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	58c3      	ldr	r3, [r0, r3]
 800756e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007570:	466a      	mov	r2, sp
 8007572:	1d90      	adds	r0, r2, #6
 8007574:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007576:	2302      	movs	r3, #2
 8007578:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800757a:	e7d9      	b.n	8007530 <USBD_GetDescriptor+0x30>
      switch ((uint8_t)(req->wValue))
 800757c:	b2d2      	uxtb	r2, r2
 800757e:	2a05      	cmp	r2, #5
 8007580:	d85d      	bhi.n	800763e <USBD_GetDescriptor+0x13e>
 8007582:	0092      	lsls	r2, r2, #2
 8007584:	4b4b      	ldr	r3, [pc, #300]	@ (80076b4 <USBD_GetDescriptor+0x1b4>)
 8007586:	589b      	ldr	r3, [r3, r2]
 8007588:	469f      	mov	pc, r3
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800758a:	23ac      	movs	r3, #172	@ 0xac
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	58c3      	ldr	r3, [r0, r3]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d004      	beq.n	80075a0 <USBD_GetDescriptor+0xa0>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007596:	7c00      	ldrb	r0, [r0, #16]
 8007598:	466a      	mov	r2, sp
 800759a:	1d91      	adds	r1, r2, #6
 800759c:	4798      	blx	r3
  if (err != 0U)
 800759e:	e7c7      	b.n	8007530 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 80075a0:	0021      	movs	r1, r4
 80075a2:	f7ff ffa3 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 80075a6:	e7d0      	b.n	800754a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80075a8:	23ac      	movs	r3, #172	@ 0xac
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	58c3      	ldr	r3, [r0, r3]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d004      	beq.n	80075be <USBD_GetDescriptor+0xbe>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80075b4:	7c00      	ldrb	r0, [r0, #16]
 80075b6:	466a      	mov	r2, sp
 80075b8:	1d91      	adds	r1, r2, #6
 80075ba:	4798      	blx	r3
  if (err != 0U)
 80075bc:	e7b8      	b.n	8007530 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 80075be:	0021      	movs	r1, r4
 80075c0:	f7ff ff94 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 80075c4:	e7c1      	b.n	800754a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80075c6:	23ac      	movs	r3, #172	@ 0xac
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	58c3      	ldr	r3, [r0, r3]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d004      	beq.n	80075dc <USBD_GetDescriptor+0xdc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80075d2:	7c00      	ldrb	r0, [r0, #16]
 80075d4:	466a      	mov	r2, sp
 80075d6:	1d91      	adds	r1, r2, #6
 80075d8:	4798      	blx	r3
  if (err != 0U)
 80075da:	e7a9      	b.n	8007530 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 80075dc:	0021      	movs	r1, r4
 80075de:	f7ff ff85 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 80075e2:	e7b2      	b.n	800754a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80075e4:	23ac      	movs	r3, #172	@ 0xac
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	58c3      	ldr	r3, [r0, r3]
 80075ea:	691b      	ldr	r3, [r3, #16]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d004      	beq.n	80075fa <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80075f0:	7c00      	ldrb	r0, [r0, #16]
 80075f2:	466a      	mov	r2, sp
 80075f4:	1d91      	adds	r1, r2, #6
 80075f6:	4798      	blx	r3
  if (err != 0U)
 80075f8:	e79a      	b.n	8007530 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 80075fa:	0021      	movs	r1, r4
 80075fc:	f7ff ff76 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 8007600:	e7a3      	b.n	800754a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007602:	23ac      	movs	r3, #172	@ 0xac
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	58c3      	ldr	r3, [r0, r3]
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d004      	beq.n	8007618 <USBD_GetDescriptor+0x118>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800760e:	7c00      	ldrb	r0, [r0, #16]
 8007610:	466a      	mov	r2, sp
 8007612:	1d91      	adds	r1, r2, #6
 8007614:	4798      	blx	r3
  if (err != 0U)
 8007616:	e78b      	b.n	8007530 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 8007618:	0021      	movs	r1, r4
 800761a:	f7ff ff67 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 800761e:	e794      	b.n	800754a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007620:	23ac      	movs	r3, #172	@ 0xac
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	58c3      	ldr	r3, [r0, r3]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d004      	beq.n	8007636 <USBD_GetDescriptor+0x136>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800762c:	7c00      	ldrb	r0, [r0, #16]
 800762e:	466a      	mov	r2, sp
 8007630:	1d91      	adds	r1, r2, #6
 8007632:	4798      	blx	r3
  if (err != 0U)
 8007634:	e77c      	b.n	8007530 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 8007636:	0021      	movs	r1, r4
 8007638:	f7ff ff58 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 800763c:	e785      	b.n	800754a <USBD_GetDescriptor+0x4a>
          USBD_CtlError(pdev, req);
 800763e:	0021      	movs	r1, r4
 8007640:	f7ff ff54 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 8007644:	e781      	b.n	800754a <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007646:	7c03      	ldrb	r3, [r0, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d107      	bne.n	800765c <USBD_GetDescriptor+0x15c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800764c:	23ad      	movs	r3, #173	@ 0xad
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	58c3      	ldr	r3, [r0, r3]
 8007652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007654:	466a      	mov	r2, sp
 8007656:	1d90      	adds	r0, r2, #6
 8007658:	4798      	blx	r3
  if (err != 0U)
 800765a:	e769      	b.n	8007530 <USBD_GetDescriptor+0x30>
        USBD_CtlError(pdev, req);
 800765c:	0021      	movs	r1, r4
 800765e:	f7ff ff45 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 8007662:	e772      	b.n	800754a <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007664:	7c03      	ldrb	r3, [r0, #16]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d109      	bne.n	800767e <USBD_GetDescriptor+0x17e>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800766a:	23ad      	movs	r3, #173	@ 0xad
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	58c3      	ldr	r3, [r0, r3]
 8007670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007672:	466a      	mov	r2, sp
 8007674:	1d90      	adds	r0, r2, #6
 8007676:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007678:	2307      	movs	r3, #7
 800767a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800767c:	e758      	b.n	8007530 <USBD_GetDescriptor+0x30>
        USBD_CtlError(pdev, req);
 800767e:	0021      	movs	r1, r4
 8007680:	f7ff ff34 	bl	80074ec <USBD_CtlError>
  if (err != 0U)
 8007684:	e761      	b.n	800754a <USBD_GetDescriptor+0x4a>
      USBD_CtlError(pdev, req);
 8007686:	0021      	movs	r1, r4
 8007688:	0028      	movs	r0, r5
 800768a:	f7ff ff2f 	bl	80074ec <USBD_CtlError>
    return;
 800768e:	e75c      	b.n	800754a <USBD_GetDescriptor+0x4a>
      len = MIN(len, req->wLength);
 8007690:	1c19      	adds	r1, r3, #0
 8007692:	4293      	cmp	r3, r2
 8007694:	d900      	bls.n	8007698 <USBD_GetDescriptor+0x198>
 8007696:	1c11      	adds	r1, r2, #0
 8007698:	b28a      	uxth	r2, r1
 800769a:	466b      	mov	r3, sp
 800769c:	80d9      	strh	r1, [r3, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800769e:	0001      	movs	r1, r0
 80076a0:	0028      	movs	r0, r5
 80076a2:	f000 fa78 	bl	8007b96 <USBD_CtlSendData>
 80076a6:	e74c      	b.n	8007542 <USBD_GetDescriptor+0x42>
      (void)USBD_CtlSendStatus(pdev);
 80076a8:	0028      	movs	r0, r5
 80076aa:	f000 faa3 	bl	8007bf4 <USBD_CtlSendStatus>
 80076ae:	e74c      	b.n	800754a <USBD_GetDescriptor+0x4a>
 80076b0:	08008428 	.word	0x08008428
 80076b4:	08008448 	.word	0x08008448

080076b8 <USBD_SetAddress>:
{
 80076b8:	b570      	push	{r4, r5, r6, lr}
 80076ba:	0004      	movs	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80076bc:	888b      	ldrh	r3, [r1, #4]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d123      	bne.n	800770a <USBD_SetAddress+0x52>
 80076c2:	88cb      	ldrh	r3, [r1, #6]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d120      	bne.n	800770a <USBD_SetAddress+0x52>
 80076c8:	884b      	ldrh	r3, [r1, #2]
 80076ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80076cc:	d81d      	bhi.n	800770a <USBD_SetAddress+0x52>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80076ce:	257f      	movs	r5, #127	@ 0x7f
 80076d0:	401d      	ands	r5, r3
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d2:	23a7      	movs	r3, #167	@ 0xa7
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	5cc3      	ldrb	r3, [r0, r3]
 80076d8:	2b03      	cmp	r3, #3
 80076da:	d00e      	beq.n	80076fa <USBD_SetAddress+0x42>
      pdev->dev_address = dev_addr;
 80076dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007714 <USBD_SetAddress+0x5c>)
 80076de:	54c5      	strb	r5, [r0, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076e0:	0029      	movs	r1, r5
 80076e2:	f000 fce1 	bl	80080a8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80076e6:	0020      	movs	r0, r4
 80076e8:	f000 fa84 	bl	8007bf4 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80076ec:	2d00      	cmp	r5, #0
 80076ee:	d007      	beq.n	8007700 <USBD_SetAddress+0x48>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80076f0:	23a7      	movs	r3, #167	@ 0xa7
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	2202      	movs	r2, #2
 80076f6:	54e2      	strb	r2, [r4, r3]
 80076f8:	e00a      	b.n	8007710 <USBD_SetAddress+0x58>
      USBD_CtlError(pdev, req);
 80076fa:	f7ff fef7 	bl	80074ec <USBD_CtlError>
 80076fe:	e007      	b.n	8007710 <USBD_SetAddress+0x58>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007700:	23a7      	movs	r3, #167	@ 0xa7
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	2201      	movs	r2, #1
 8007706:	54e2      	strb	r2, [r4, r3]
 8007708:	e002      	b.n	8007710 <USBD_SetAddress+0x58>
    USBD_CtlError(pdev, req);
 800770a:	0020      	movs	r0, r4
 800770c:	f7ff feee 	bl	80074ec <USBD_CtlError>
}
 8007710:	bd70      	pop	{r4, r5, r6, pc}
 8007712:	46c0      	nop			@ (mov r8, r8)
 8007714:	0000029e 	.word	0x0000029e

08007718 <USBD_SetConfig>:
{
 8007718:	b570      	push	{r4, r5, r6, lr}
 800771a:	0004      	movs	r4, r0
 800771c:	000d      	movs	r5, r1
  cfgidx = (uint8_t)(req->wValue);
 800771e:	7889      	ldrb	r1, [r1, #2]
 8007720:	4b2a      	ldr	r3, [pc, #168]	@ (80077cc <USBD_SetConfig+0xb4>)
 8007722:	7019      	strb	r1, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007724:	2901      	cmp	r1, #1
 8007726:	d80f      	bhi.n	8007748 <USBD_SetConfig+0x30>
    switch (pdev->dev_state)
 8007728:	23a7      	movs	r3, #167	@ 0xa7
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	5cc3      	ldrb	r3, [r0, r3]
 800772e:	2b02      	cmp	r3, #2
 8007730:	d00e      	beq.n	8007750 <USBD_SetConfig+0x38>
 8007732:	2b03      	cmp	r3, #3
 8007734:	d023      	beq.n	800777e <USBD_SetConfig+0x66>
        USBD_CtlError(pdev, req);
 8007736:	0029      	movs	r1, r5
 8007738:	f7ff fed8 	bl	80074ec <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800773c:	4b23      	ldr	r3, [pc, #140]	@ (80077cc <USBD_SetConfig+0xb4>)
 800773e:	7819      	ldrb	r1, [r3, #0]
 8007740:	0020      	movs	r0, r4
 8007742:	f7ff fd4a 	bl	80071da <USBD_ClrClassConfig>
        break;
 8007746:	e002      	b.n	800774e <USBD_SetConfig+0x36>
    USBD_CtlError(pdev, req);
 8007748:	0029      	movs	r1, r5
 800774a:	f7ff fecf 	bl	80074ec <USBD_CtlError>
}
 800774e:	bd70      	pop	{r4, r5, r6, pc}
        if (cfgidx)
 8007750:	2900      	cmp	r1, #0
 8007752:	d011      	beq.n	8007778 <USBD_SetConfig+0x60>
          pdev->dev_config = cfgidx;
 8007754:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007756:	23a7      	movs	r3, #167	@ 0xa7
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	2203      	movs	r2, #3
 800775c:	54c2      	strb	r2, [r0, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800775e:	f7ff fd2d 	bl	80071bc <USBD_SetClassConfig>
 8007762:	2802      	cmp	r0, #2
 8007764:	d003      	beq.n	800776e <USBD_SetConfig+0x56>
          USBD_CtlSendStatus(pdev);
 8007766:	0020      	movs	r0, r4
 8007768:	f000 fa44 	bl	8007bf4 <USBD_CtlSendStatus>
 800776c:	e7ef      	b.n	800774e <USBD_SetConfig+0x36>
            USBD_CtlError(pdev, req);
 800776e:	0029      	movs	r1, r5
 8007770:	0020      	movs	r0, r4
 8007772:	f7ff febb 	bl	80074ec <USBD_CtlError>
            return;
 8007776:	e7ea      	b.n	800774e <USBD_SetConfig+0x36>
          USBD_CtlSendStatus(pdev);
 8007778:	f000 fa3c 	bl	8007bf4 <USBD_CtlSendStatus>
 800777c:	e7e7      	b.n	800774e <USBD_SetConfig+0x36>
        if (cfgidx == 0U)
 800777e:	2900      	cmp	r1, #0
 8007780:	d011      	beq.n	80077a6 <USBD_SetConfig+0x8e>
        else if (cfgidx != pdev->dev_config)
 8007782:	6843      	ldr	r3, [r0, #4]
 8007784:	4299      	cmp	r1, r3
 8007786:	d01e      	beq.n	80077c6 <USBD_SetConfig+0xae>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007788:	b2d9      	uxtb	r1, r3
 800778a:	f7ff fd26 	bl	80071da <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800778e:	4b0f      	ldr	r3, [pc, #60]	@ (80077cc <USBD_SetConfig+0xb4>)
 8007790:	7819      	ldrb	r1, [r3, #0]
 8007792:	6061      	str	r1, [r4, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007794:	0020      	movs	r0, r4
 8007796:	f7ff fd11 	bl	80071bc <USBD_SetClassConfig>
 800779a:	2802      	cmp	r0, #2
 800779c:	d00e      	beq.n	80077bc <USBD_SetConfig+0xa4>
          USBD_CtlSendStatus(pdev);
 800779e:	0020      	movs	r0, r4
 80077a0:	f000 fa28 	bl	8007bf4 <USBD_CtlSendStatus>
 80077a4:	e7d3      	b.n	800774e <USBD_SetConfig+0x36>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80077a6:	23a7      	movs	r3, #167	@ 0xa7
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	2202      	movs	r2, #2
 80077ac:	54c2      	strb	r2, [r0, r3]
          pdev->dev_config = cfgidx;
 80077ae:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80077b0:	f7ff fd13 	bl	80071da <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80077b4:	0020      	movs	r0, r4
 80077b6:	f000 fa1d 	bl	8007bf4 <USBD_CtlSendStatus>
 80077ba:	e7c8      	b.n	800774e <USBD_SetConfig+0x36>
            USBD_CtlError(pdev, req);
 80077bc:	0029      	movs	r1, r5
 80077be:	0020      	movs	r0, r4
 80077c0:	f7ff fe94 	bl	80074ec <USBD_CtlError>
            return;
 80077c4:	e7c3      	b.n	800774e <USBD_SetConfig+0x36>
          USBD_CtlSendStatus(pdev);
 80077c6:	f000 fa15 	bl	8007bf4 <USBD_CtlSendStatus>
 80077ca:	e7c0      	b.n	800774e <USBD_SetConfig+0x36>
 80077cc:	2000163c 	.word	0x2000163c

080077d0 <USBD_GetConfig>:
{
 80077d0:	b510      	push	{r4, lr}
  if (req->wLength != 1U)
 80077d2:	88cb      	ldrh	r3, [r1, #6]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d10b      	bne.n	80077f0 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 80077d8:	23a7      	movs	r3, #167	@ 0xa7
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	5cc3      	ldrb	r3, [r0, r3]
 80077de:	2b02      	cmp	r3, #2
 80077e0:	d909      	bls.n	80077f6 <USBD_GetConfig+0x26>
 80077e2:	2b03      	cmp	r3, #3
 80077e4:	d111      	bne.n	800780a <USBD_GetConfig+0x3a>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80077e6:	1d01      	adds	r1, r0, #4
 80077e8:	2201      	movs	r2, #1
 80077ea:	f000 f9d4 	bl	8007b96 <USBD_CtlSendData>
        break;
 80077ee:	e001      	b.n	80077f4 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 80077f0:	f7ff fe7c 	bl	80074ec <USBD_CtlError>
}
 80077f4:	bd10      	pop	{r4, pc}
    switch (pdev->dev_state)
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d007      	beq.n	800780a <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	6083      	str	r3, [r0, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80077fe:	0001      	movs	r1, r0
 8007800:	3108      	adds	r1, #8
 8007802:	2201      	movs	r2, #1
 8007804:	f000 f9c7 	bl	8007b96 <USBD_CtlSendData>
        break;
 8007808:	e7f4      	b.n	80077f4 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 800780a:	f7ff fe6f 	bl	80074ec <USBD_CtlError>
}
 800780e:	e7f1      	b.n	80077f4 <USBD_GetConfig+0x24>

08007810 <USBD_GetStatus>:
{
 8007810:	b510      	push	{r4, lr}
  switch (pdev->dev_state)
 8007812:	23a7      	movs	r3, #167	@ 0xa7
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	5cc3      	ldrb	r3, [r0, r3]
 8007818:	3b01      	subs	r3, #1
 800781a:	2b02      	cmp	r3, #2
 800781c:	d814      	bhi.n	8007848 <USBD_GetStatus+0x38>
      if (req->wLength != 0x2U)
 800781e:	88cb      	ldrh	r3, [r1, #6]
 8007820:	2b02      	cmp	r3, #2
 8007822:	d10e      	bne.n	8007842 <USBD_GetStatus+0x32>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007824:	2301      	movs	r3, #1
 8007826:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8007828:	23a9      	movs	r3, #169	@ 0xa9
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	58c3      	ldr	r3, [r0, r3]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d001      	beq.n	8007836 <USBD_GetStatus+0x26>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007832:	2303      	movs	r3, #3
 8007834:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007836:	0001      	movs	r1, r0
 8007838:	310c      	adds	r1, #12
 800783a:	2202      	movs	r2, #2
 800783c:	f000 f9ab 	bl	8007b96 <USBD_CtlSendData>
}
 8007840:	bd10      	pop	{r4, pc}
        USBD_CtlError(pdev, req);
 8007842:	f7ff fe53 	bl	80074ec <USBD_CtlError>
        break;
 8007846:	e7fb      	b.n	8007840 <USBD_GetStatus+0x30>
      USBD_CtlError(pdev, req);
 8007848:	f7ff fe50 	bl	80074ec <USBD_CtlError>
}
 800784c:	e7f8      	b.n	8007840 <USBD_GetStatus+0x30>

0800784e <USBD_ClrFeature>:
{
 800784e:	b510      	push	{r4, lr}
  switch (pdev->dev_state)
 8007850:	23a7      	movs	r3, #167	@ 0xa7
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	5cc3      	ldrb	r3, [r0, r3]
 8007856:	3b01      	subs	r3, #1
 8007858:	2b02      	cmp	r3, #2
 800785a:	d80a      	bhi.n	8007872 <USBD_ClrFeature+0x24>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800785c:	884b      	ldrh	r3, [r1, #2]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d000      	beq.n	8007864 <USBD_ClrFeature+0x16>
}
 8007862:	bd10      	pop	{r4, pc}
        pdev->dev_remote_wakeup = 0U;
 8007864:	23a9      	movs	r3, #169	@ 0xa9
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	2200      	movs	r2, #0
 800786a:	50c2      	str	r2, [r0, r3]
        USBD_CtlSendStatus(pdev);
 800786c:	f000 f9c2 	bl	8007bf4 <USBD_CtlSendStatus>
 8007870:	e7f7      	b.n	8007862 <USBD_ClrFeature+0x14>
      USBD_CtlError(pdev, req);
 8007872:	f7ff fe3b 	bl	80074ec <USBD_CtlError>
}
 8007876:	e7f4      	b.n	8007862 <USBD_ClrFeature+0x14>

08007878 <USBD_StdDevReq>:
{
 8007878:	b510      	push	{r4, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800787a:	780a      	ldrb	r2, [r1, #0]
 800787c:	2360      	movs	r3, #96	@ 0x60
 800787e:	4013      	ands	r3, r2
 8007880:	2b20      	cmp	r3, #32
 8007882:	d006      	beq.n	8007892 <USBD_StdDevReq+0x1a>
 8007884:	2b40      	cmp	r3, #64	@ 0x40
 8007886:	d004      	beq.n	8007892 <USBD_StdDevReq+0x1a>
 8007888:	2b00      	cmp	r3, #0
 800788a:	d009      	beq.n	80078a0 <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 800788c:	f7ff fe2e 	bl	80074ec <USBD_CtlError>
      break;
 8007890:	e004      	b.n	800789c <USBD_StdDevReq+0x24>
      pdev->pClass->Setup(pdev, req);
 8007892:	23ad      	movs	r3, #173	@ 0xad
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	58c3      	ldr	r3, [r0, r3]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	4798      	blx	r3
}
 800789c:	2000      	movs	r0, #0
 800789e:	bd10      	pop	{r4, pc}
      switch (req->bRequest)
 80078a0:	784b      	ldrb	r3, [r1, #1]
 80078a2:	2b09      	cmp	r3, #9
 80078a4:	d818      	bhi.n	80078d8 <USBD_StdDevReq+0x60>
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4a0d      	ldr	r2, [pc, #52]	@ (80078e0 <USBD_StdDevReq+0x68>)
 80078aa:	58d3      	ldr	r3, [r2, r3]
 80078ac:	469f      	mov	pc, r3
          USBD_GetDescriptor(pdev, req);
 80078ae:	f7ff fe27 	bl	8007500 <USBD_GetDescriptor>
          break;
 80078b2:	e7f3      	b.n	800789c <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 80078b4:	f7ff ff00 	bl	80076b8 <USBD_SetAddress>
          break;
 80078b8:	e7f0      	b.n	800789c <USBD_StdDevReq+0x24>
          USBD_SetConfig(pdev, req);
 80078ba:	f7ff ff2d 	bl	8007718 <USBD_SetConfig>
          break;
 80078be:	e7ed      	b.n	800789c <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 80078c0:	f7ff ff86 	bl	80077d0 <USBD_GetConfig>
          break;
 80078c4:	e7ea      	b.n	800789c <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 80078c6:	f7ff ffa3 	bl	8007810 <USBD_GetStatus>
          break;
 80078ca:	e7e7      	b.n	800789c <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 80078cc:	f7ff fdee 	bl	80074ac <USBD_SetFeature>
          break;
 80078d0:	e7e4      	b.n	800789c <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 80078d2:	f7ff ffbc 	bl	800784e <USBD_ClrFeature>
          break;
 80078d6:	e7e1      	b.n	800789c <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 80078d8:	f7ff fe08 	bl	80074ec <USBD_CtlError>
          break;
 80078dc:	e7de      	b.n	800789c <USBD_StdDevReq+0x24>
 80078de:	46c0      	nop			@ (mov r8, r8)
 80078e0:	08008460 	.word	0x08008460

080078e4 <USBD_StdItfReq>:
{
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	0005      	movs	r5, r0
 80078e8:	000c      	movs	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078ea:	780a      	ldrb	r2, [r1, #0]
 80078ec:	2360      	movs	r3, #96	@ 0x60
 80078ee:	4013      	ands	r3, r2
 80078f0:	2b20      	cmp	r3, #32
 80078f2:	d007      	beq.n	8007904 <USBD_StdItfReq+0x20>
 80078f4:	2b40      	cmp	r3, #64	@ 0x40
 80078f6:	d005      	beq.n	8007904 <USBD_StdItfReq+0x20>
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d003      	beq.n	8007904 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 80078fc:	f7ff fdf6 	bl	80074ec <USBD_CtlError>
}
 8007900:	2000      	movs	r0, #0
 8007902:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8007904:	23a7      	movs	r3, #167	@ 0xa7
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	5ceb      	ldrb	r3, [r5, r3]
 800790a:	3b01      	subs	r3, #1
 800790c:	2b02      	cmp	r3, #2
 800790e:	d817      	bhi.n	8007940 <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007910:	7923      	ldrb	r3, [r4, #4]
 8007912:	2b01      	cmp	r3, #1
 8007914:	d80f      	bhi.n	8007936 <USBD_StdItfReq+0x52>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007916:	23ad      	movs	r3, #173	@ 0xad
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	58eb      	ldr	r3, [r5, r3]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	0021      	movs	r1, r4
 8007920:	0028      	movs	r0, r5
 8007922:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007924:	88e3      	ldrh	r3, [r4, #6]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1ea      	bne.n	8007900 <USBD_StdItfReq+0x1c>
 800792a:	2800      	cmp	r0, #0
 800792c:	d1e8      	bne.n	8007900 <USBD_StdItfReq+0x1c>
              USBD_CtlSendStatus(pdev);
 800792e:	0028      	movs	r0, r5
 8007930:	f000 f960 	bl	8007bf4 <USBD_CtlSendStatus>
 8007934:	e7e4      	b.n	8007900 <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 8007936:	0021      	movs	r1, r4
 8007938:	0028      	movs	r0, r5
 800793a:	f7ff fdd7 	bl	80074ec <USBD_CtlError>
 800793e:	e7df      	b.n	8007900 <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 8007940:	0021      	movs	r1, r4
 8007942:	0028      	movs	r0, r5
 8007944:	f7ff fdd2 	bl	80074ec <USBD_CtlError>
          break;
 8007948:	e7da      	b.n	8007900 <USBD_StdItfReq+0x1c>

0800794a <USBD_StdEPReq>:
{
 800794a:	b570      	push	{r4, r5, r6, lr}
 800794c:	0005      	movs	r5, r0
  ep_addr  = LOBYTE(req->wIndex);
 800794e:	8888      	ldrh	r0, [r1, #4]
 8007950:	790a      	ldrb	r2, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007952:	780b      	ldrb	r3, [r1, #0]
 8007954:	2460      	movs	r4, #96	@ 0x60
 8007956:	401c      	ands	r4, r3
 8007958:	2c20      	cmp	r4, #32
 800795a:	d008      	beq.n	800796e <USBD_StdEPReq+0x24>
 800795c:	2c40      	cmp	r4, #64	@ 0x40
 800795e:	d006      	beq.n	800796e <USBD_StdEPReq+0x24>
 8007960:	2c00      	cmp	r4, #0
 8007962:	d00d      	beq.n	8007980 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 8007964:	0028      	movs	r0, r5
 8007966:	f7ff fdc1 	bl	80074ec <USBD_CtlError>
  return ret;
 800796a:	2400      	movs	r4, #0
      break;
 800796c:	e006      	b.n	800797c <USBD_StdEPReq+0x32>
      pdev->pClass->Setup(pdev, req);
 800796e:	23ad      	movs	r3, #173	@ 0xad
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	58eb      	ldr	r3, [r5, r3]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	0028      	movs	r0, r5
 8007978:	4798      	blx	r3
  return ret;
 800797a:	2400      	movs	r4, #0
}
 800797c:	0020      	movs	r0, r4
 800797e:	bd70      	pop	{r4, r5, r6, pc}
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007980:	2c20      	cmp	r4, #32
 8007982:	d00a      	beq.n	800799a <USBD_StdEPReq+0x50>
      switch (req->bRequest)
 8007984:	784e      	ldrb	r6, [r1, #1]
 8007986:	2e01      	cmp	r6, #1
 8007988:	d03e      	beq.n	8007a08 <USBD_StdEPReq+0xbe>
 800798a:	2e03      	cmp	r6, #3
 800798c:	d00d      	beq.n	80079aa <USBD_StdEPReq+0x60>
 800798e:	2e00      	cmp	r6, #0
 8007990:	d064      	beq.n	8007a5c <USBD_StdEPReq+0x112>
          USBD_CtlError(pdev, req);
 8007992:	0028      	movs	r0, r5
 8007994:	f7ff fdaa 	bl	80074ec <USBD_CtlError>
          break;
 8007998:	e7f0      	b.n	800797c <USBD_StdEPReq+0x32>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800799a:	23ad      	movs	r3, #173	@ 0xad
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	58eb      	ldr	r3, [r5, r3]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	0028      	movs	r0, r5
 80079a4:	4798      	blx	r3
 80079a6:	0004      	movs	r4, r0
        return ret;
 80079a8:	e7e8      	b.n	800797c <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 80079aa:	23a7      	movs	r3, #167	@ 0xa7
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	5ceb      	ldrb	r3, [r5, r3]
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	d005      	beq.n	80079c0 <USBD_StdEPReq+0x76>
 80079b4:	2b03      	cmp	r3, #3
 80079b6:	d014      	beq.n	80079e2 <USBD_StdEPReq+0x98>
              USBD_CtlError(pdev, req);
 80079b8:	0028      	movs	r0, r5
 80079ba:	f7ff fd97 	bl	80074ec <USBD_CtlError>
              break;
 80079be:	e7dd      	b.n	800797c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079c0:	2a00      	cmp	r2, #0
 80079c2:	d001      	beq.n	80079c8 <USBD_StdEPReq+0x7e>
 80079c4:	2a80      	cmp	r2, #128	@ 0x80
 80079c6:	d103      	bne.n	80079d0 <USBD_StdEPReq+0x86>
                USBD_CtlError(pdev, req);
 80079c8:	0028      	movs	r0, r5
 80079ca:	f7ff fd8f 	bl	80074ec <USBD_CtlError>
 80079ce:	e7d5      	b.n	800797c <USBD_StdEPReq+0x32>
                USBD_LL_StallEP(pdev, ep_addr);
 80079d0:	0011      	movs	r1, r2
 80079d2:	0028      	movs	r0, r5
 80079d4:	f000 fb3e 	bl	8008054 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80079d8:	2180      	movs	r1, #128	@ 0x80
 80079da:	0028      	movs	r0, r5
 80079dc:	f000 fb3a 	bl	8008054 <USBD_LL_StallEP>
 80079e0:	e7cc      	b.n	800797c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079e2:	884b      	ldrh	r3, [r1, #2]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d106      	bne.n	80079f6 <USBD_StdEPReq+0xac>
                if ((ep_addr != 0x00U) &&
 80079e8:	2a00      	cmp	r2, #0
 80079ea:	d004      	beq.n	80079f6 <USBD_StdEPReq+0xac>
 80079ec:	2a80      	cmp	r2, #128	@ 0x80
 80079ee:	d002      	beq.n	80079f6 <USBD_StdEPReq+0xac>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80079f0:	88cb      	ldrh	r3, [r1, #6]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d003      	beq.n	80079fe <USBD_StdEPReq+0xb4>
              USBD_CtlSendStatus(pdev);
 80079f6:	0028      	movs	r0, r5
 80079f8:	f000 f8fc 	bl	8007bf4 <USBD_CtlSendStatus>
              break;
 80079fc:	e7be      	b.n	800797c <USBD_StdEPReq+0x32>
                  USBD_LL_StallEP(pdev, ep_addr);
 80079fe:	0011      	movs	r1, r2
 8007a00:	0028      	movs	r0, r5
 8007a02:	f000 fb27 	bl	8008054 <USBD_LL_StallEP>
 8007a06:	e7f6      	b.n	80079f6 <USBD_StdEPReq+0xac>
          switch (pdev->dev_state)
 8007a08:	23a7      	movs	r3, #167	@ 0xa7
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	5ceb      	ldrb	r3, [r5, r3]
 8007a0e:	2b02      	cmp	r3, #2
 8007a10:	d005      	beq.n	8007a1e <USBD_StdEPReq+0xd4>
 8007a12:	2b03      	cmp	r3, #3
 8007a14:	d014      	beq.n	8007a40 <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 8007a16:	0028      	movs	r0, r5
 8007a18:	f7ff fd68 	bl	80074ec <USBD_CtlError>
              break;
 8007a1c:	e7ae      	b.n	800797c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a1e:	2a00      	cmp	r2, #0
 8007a20:	d001      	beq.n	8007a26 <USBD_StdEPReq+0xdc>
 8007a22:	2a80      	cmp	r2, #128	@ 0x80
 8007a24:	d103      	bne.n	8007a2e <USBD_StdEPReq+0xe4>
                USBD_CtlError(pdev, req);
 8007a26:	0028      	movs	r0, r5
 8007a28:	f7ff fd60 	bl	80074ec <USBD_CtlError>
 8007a2c:	e7a6      	b.n	800797c <USBD_StdEPReq+0x32>
                USBD_LL_StallEP(pdev, ep_addr);
 8007a2e:	0011      	movs	r1, r2
 8007a30:	0028      	movs	r0, r5
 8007a32:	f000 fb0f 	bl	8008054 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007a36:	2180      	movs	r1, #128	@ 0x80
 8007a38:	0028      	movs	r0, r5
 8007a3a:	f000 fb0b 	bl	8008054 <USBD_LL_StallEP>
 8007a3e:	e79d      	b.n	800797c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007a40:	884b      	ldrh	r3, [r1, #2]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d19a      	bne.n	800797c <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 8007a46:	0653      	lsls	r3, r2, #25
 8007a48:	d103      	bne.n	8007a52 <USBD_StdEPReq+0x108>
                USBD_CtlSendStatus(pdev);
 8007a4a:	0028      	movs	r0, r5
 8007a4c:	f000 f8d2 	bl	8007bf4 <USBD_CtlSendStatus>
 8007a50:	e794      	b.n	800797c <USBD_StdEPReq+0x32>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007a52:	0011      	movs	r1, r2
 8007a54:	0028      	movs	r0, r5
 8007a56:	f000 fb06 	bl	8008066 <USBD_LL_ClearStallEP>
 8007a5a:	e7f6      	b.n	8007a4a <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 8007a5c:	23a7      	movs	r3, #167	@ 0xa7
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	5ceb      	ldrb	r3, [r5, r3]
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d006      	beq.n	8007a74 <USBD_StdEPReq+0x12a>
 8007a66:	2b03      	cmp	r3, #3
 8007a68:	d029      	beq.n	8007abe <USBD_StdEPReq+0x174>
              USBD_CtlError(pdev, req);
 8007a6a:	0028      	movs	r0, r5
 8007a6c:	f7ff fd3e 	bl	80074ec <USBD_CtlError>
  return ret;
 8007a70:	0034      	movs	r4, r6
              break;
 8007a72:	e783      	b.n	800797c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a74:	2a00      	cmp	r2, #0
 8007a76:	d001      	beq.n	8007a7c <USBD_StdEPReq+0x132>
 8007a78:	2a80      	cmp	r2, #128	@ 0x80
 8007a7a:	d112      	bne.n	8007aa2 <USBD_StdEPReq+0x158>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a7c:	0600      	lsls	r0, r0, #24
 8007a7e:	d415      	bmi.n	8007aac <USBD_StdEPReq+0x162>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a80:	237f      	movs	r3, #127	@ 0x7f
 8007a82:	4013      	ands	r3, r2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a84:	0099      	lsls	r1, r3, #2
 8007a86:	18c9      	adds	r1, r1, r3
 8007a88:	0089      	lsls	r1, r1, #2
 8007a8a:	3151      	adds	r1, #81	@ 0x51
 8007a8c:	31ff      	adds	r1, #255	@ 0xff
 8007a8e:	1869      	adds	r1, r5, r1
 8007a90:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007a96:	2202      	movs	r2, #2
 8007a98:	0028      	movs	r0, r5
 8007a9a:	f000 f87c 	bl	8007b96 <USBD_CtlSendData>
  return ret;
 8007a9e:	0034      	movs	r4, r6
              break;
 8007aa0:	e76c      	b.n	800797c <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 8007aa2:	0028      	movs	r0, r5
 8007aa4:	f7ff fd22 	bl	80074ec <USBD_CtlError>
  return ret;
 8007aa8:	0034      	movs	r4, r6
                break;
 8007aaa:	e767      	b.n	800797c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007aac:	237f      	movs	r3, #127	@ 0x7f
 8007aae:	4013      	ands	r3, r2
 8007ab0:	0099      	lsls	r1, r3, #2
 8007ab2:	18c9      	adds	r1, r1, r3
 8007ab4:	0089      	lsls	r1, r1, #2
 8007ab6:	3110      	adds	r1, #16
 8007ab8:	1869      	adds	r1, r5, r1
 8007aba:	3104      	adds	r1, #4
 8007abc:	e7e9      	b.n	8007a92 <USBD_StdEPReq+0x148>
              if ((ep_addr & 0x80U) == 0x80U)
 8007abe:	b244      	sxtb	r4, r0
 8007ac0:	0600      	lsls	r0, r0, #24
 8007ac2:	d422      	bmi.n	8007b0a <USBD_StdEPReq+0x1c0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007ac4:	200f      	movs	r0, #15
 8007ac6:	4010      	ands	r0, r2
 8007ac8:	0083      	lsls	r3, r0, #2
 8007aca:	181b      	adds	r3, r3, r0
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	18eb      	adds	r3, r5, r3
 8007ad0:	3359      	adds	r3, #89	@ 0x59
 8007ad2:	33ff      	adds	r3, #255	@ 0xff
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d025      	beq.n	8007b26 <USBD_StdEPReq+0x1dc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ada:	2c00      	cmp	r4, #0
 8007adc:	db28      	blt.n	8007b30 <USBD_StdEPReq+0x1e6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ade:	237f      	movs	r3, #127	@ 0x7f
 8007ae0:	4013      	ands	r3, r2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ae2:	009c      	lsls	r4, r3, #2
 8007ae4:	18e4      	adds	r4, r4, r3
 8007ae6:	00a4      	lsls	r4, r4, #2
 8007ae8:	3451      	adds	r4, #81	@ 0x51
 8007aea:	34ff      	adds	r4, #255	@ 0xff
 8007aec:	192c      	adds	r4, r5, r4
 8007aee:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007af0:	2a00      	cmp	r2, #0
 8007af2:	d001      	beq.n	8007af8 <USBD_StdEPReq+0x1ae>
 8007af4:	2a80      	cmp	r2, #128	@ 0x80
 8007af6:	d124      	bne.n	8007b42 <USBD_StdEPReq+0x1f8>
                pep->status = 0x0000U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	6023      	str	r3, [r4, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007afc:	2202      	movs	r2, #2
 8007afe:	0021      	movs	r1, r4
 8007b00:	0028      	movs	r0, r5
 8007b02:	f000 f848 	bl	8007b96 <USBD_CtlSendData>
  return ret;
 8007b06:	0034      	movs	r4, r6
              break;
 8007b08:	e738      	b.n	800797c <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007b0a:	200f      	movs	r0, #15
 8007b0c:	4010      	ands	r0, r2
 8007b0e:	0083      	lsls	r3, r0, #2
 8007b10:	181b      	adds	r3, r3, r0
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	18eb      	adds	r3, r5, r3
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1de      	bne.n	8007ada <USBD_StdEPReq+0x190>
                  USBD_CtlError(pdev, req);
 8007b1c:	0028      	movs	r0, r5
 8007b1e:	f7ff fce5 	bl	80074ec <USBD_CtlError>
  return ret;
 8007b22:	0034      	movs	r4, r6
                  break;
 8007b24:	e72a      	b.n	800797c <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 8007b26:	0028      	movs	r0, r5
 8007b28:	f7ff fce0 	bl	80074ec <USBD_CtlError>
  return ret;
 8007b2c:	0034      	movs	r4, r6
                  break;
 8007b2e:	e725      	b.n	800797c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b30:	237f      	movs	r3, #127	@ 0x7f
 8007b32:	4013      	ands	r3, r2
 8007b34:	009c      	lsls	r4, r3, #2
 8007b36:	18e4      	adds	r4, r4, r3
 8007b38:	00a4      	lsls	r4, r4, #2
 8007b3a:	3410      	adds	r4, #16
 8007b3c:	192c      	adds	r4, r5, r4
 8007b3e:	3404      	adds	r4, #4
 8007b40:	e7d6      	b.n	8007af0 <USBD_StdEPReq+0x1a6>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007b42:	0011      	movs	r1, r2
 8007b44:	0028      	movs	r0, r5
 8007b46:	f000 fa97 	bl	8008078 <USBD_LL_IsStallEP>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d002      	beq.n	8007b54 <USBD_StdEPReq+0x20a>
                pep->status = 0x0001U;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	e7d3      	b.n	8007afc <USBD_StdEPReq+0x1b2>
                pep->status = 0x0000U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	6023      	str	r3, [r4, #0]
 8007b58:	e7d0      	b.n	8007afc <USBD_StdEPReq+0x1b2>

08007b5a <USBD_GetString>:
{
 8007b5a:	b570      	push	{r4, r5, r6, lr}
 8007b5c:	0004      	movs	r4, r0
 8007b5e:	000d      	movs	r5, r1
 8007b60:	0016      	movs	r6, r2
  if (desc != NULL)
 8007b62:	2800      	cmp	r0, #0
 8007b64:	d016      	beq.n	8007b94 <USBD_GetString+0x3a>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007b66:	f7ff fc97 	bl	8007498 <USBD_GetLen>
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	0043      	lsls	r3, r0, #1
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007b72:	702b      	strb	r3, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007b74:	2303      	movs	r3, #3
 8007b76:	706b      	strb	r3, [r5, #1]
 8007b78:	3b01      	subs	r3, #1
    while (*desc != '\0')
 8007b7a:	e008      	b.n	8007b8e <USBD_GetString+0x34>
      unicode[idx++] = *desc++;
 8007b7c:	3401      	adds	r4, #1
 8007b7e:	1c5a      	adds	r2, r3, #1
 8007b80:	b2d2      	uxtb	r2, r2
 8007b82:	54e8      	strb	r0, [r5, r3]
      unicode[idx++] =  0U;
 8007b84:	3302      	adds	r3, #2
 8007b86:	b2db      	uxtb	r3, r3
 8007b88:	18aa      	adds	r2, r5, r2
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	7011      	strb	r1, [r2, #0]
    while (*desc != '\0')
 8007b8e:	7820      	ldrb	r0, [r4, #0]
 8007b90:	2800      	cmp	r0, #0
 8007b92:	d1f3      	bne.n	8007b7c <USBD_GetString+0x22>
}
 8007b94:	bd70      	pop	{r4, r5, r6, pc}

08007b96 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007b96:	b510      	push	{r4, lr}
 8007b98:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007b9a:	22a5      	movs	r2, #165	@ 0xa5
 8007b9c:	0092      	lsls	r2, r2, #2
 8007b9e:	2402      	movs	r4, #2
 8007ba0:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
 8007ba2:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 8007ba4:	6203      	str	r3, [r0, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ba6:	000a      	movs	r2, r1
 8007ba8:	2100      	movs	r1, #0
 8007baa:	f000 fa86 	bl	80080ba <USBD_LL_Transmit>

  return USBD_OK;
}
 8007bae:	2000      	movs	r0, #0
 8007bb0:	bd10      	pop	{r4, pc}

08007bb2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007bb2:	b510      	push	{r4, lr}
 8007bb4:	0013      	movs	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007bb6:	000a      	movs	r2, r1
 8007bb8:	2100      	movs	r1, #0
 8007bba:	f000 fa7e 	bl	80080ba <USBD_LL_Transmit>

  return USBD_OK;
}
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	bd10      	pop	{r4, pc}

08007bc2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007bc2:	b510      	push	{r4, lr}
 8007bc4:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007bc6:	22a5      	movs	r2, #165	@ 0xa5
 8007bc8:	0092      	lsls	r2, r2, #2
 8007bca:	2403      	movs	r4, #3
 8007bcc:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 8007bce:	3a39      	subs	r2, #57	@ 0x39
 8007bd0:	3aff      	subs	r2, #255	@ 0xff
 8007bd2:	5083      	str	r3, [r0, r2]
  pdev->ep_out[0].rem_length   = len;
 8007bd4:	3204      	adds	r2, #4
 8007bd6:	5083      	str	r3, [r0, r2]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007bd8:	000a      	movs	r2, r1
 8007bda:	2100      	movs	r1, #0
 8007bdc:	f000 fa76 	bl	80080cc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007be0:	2000      	movs	r0, #0
 8007be2:	bd10      	pop	{r4, pc}

08007be4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007be4:	b510      	push	{r4, lr}
 8007be6:	0013      	movs	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007be8:	000a      	movs	r2, r1
 8007bea:	2100      	movs	r1, #0
 8007bec:	f000 fa6e 	bl	80080cc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	bd10      	pop	{r4, pc}

08007bf4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007bf4:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007bf6:	23a5      	movs	r3, #165	@ 0xa5
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	2204      	movs	r2, #4
 8007bfc:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007bfe:	2300      	movs	r3, #0
 8007c00:	2200      	movs	r2, #0
 8007c02:	2100      	movs	r1, #0
 8007c04:	f000 fa59 	bl	80080ba <USBD_LL_Transmit>

  return USBD_OK;
}
 8007c08:	2000      	movs	r0, #0
 8007c0a:	bd10      	pop	{r4, pc}

08007c0c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007c0c:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007c0e:	23a5      	movs	r3, #165	@ 0xa5
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	2205      	movs	r2, #5
 8007c14:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c16:	2300      	movs	r3, #0
 8007c18:	2200      	movs	r2, #0
 8007c1a:	2100      	movs	r1, #0
 8007c1c:	f000 fa56 	bl	80080cc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007c20:	2000      	movs	r0, #0
 8007c22:	bd10      	pop	{r4, pc}

08007c24 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007c24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007c26:	4912      	ldr	r1, [pc, #72]	@ (8007c70 <MX_USB_DEVICE_Init+0x4c>)
 8007c28:	4812      	ldr	r0, [pc, #72]	@ (8007c74 <MX_USB_DEVICE_Init+0x50>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f7ff fa9c 	bl	8007168 <USBD_Init>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	d111      	bne.n	8007c58 <MX_USB_DEVICE_Init+0x34>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007c34:	4910      	ldr	r1, [pc, #64]	@ (8007c78 <MX_USB_DEVICE_Init+0x54>)
 8007c36:	480f      	ldr	r0, [pc, #60]	@ (8007c74 <MX_USB_DEVICE_Init+0x50>)
 8007c38:	f7ff fab2 	bl	80071a0 <USBD_RegisterClass>
 8007c3c:	2800      	cmp	r0, #0
 8007c3e:	d10e      	bne.n	8007c5e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007c40:	490e      	ldr	r1, [pc, #56]	@ (8007c7c <MX_USB_DEVICE_Init+0x58>)
 8007c42:	480c      	ldr	r0, [pc, #48]	@ (8007c74 <MX_USB_DEVICE_Init+0x50>)
 8007c44:	f7ff fa38 	bl	80070b8 <USBD_CDC_RegisterInterface>
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	d10b      	bne.n	8007c64 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007c4c:	4809      	ldr	r0, [pc, #36]	@ (8007c74 <MX_USB_DEVICE_Init+0x50>)
 8007c4e:	f7ff fab0 	bl	80071b2 <USBD_Start>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d109      	bne.n	8007c6a <MX_USB_DEVICE_Init+0x46>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007c56:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007c58:	f7fa fdf2 	bl	8002840 <Error_Handler>
 8007c5c:	e7ea      	b.n	8007c34 <MX_USB_DEVICE_Init+0x10>
    Error_Handler();
 8007c5e:	f7fa fdef 	bl	8002840 <Error_Handler>
 8007c62:	e7ed      	b.n	8007c40 <MX_USB_DEVICE_Init+0x1c>
    Error_Handler();
 8007c64:	f7fa fdec 	bl	8002840 <Error_Handler>
 8007c68:	e7f0      	b.n	8007c4c <MX_USB_DEVICE_Init+0x28>
    Error_Handler();
 8007c6a:	f7fa fde9 	bl	8002840 <Error_Handler>
}
 8007c6e:	e7f2      	b.n	8007c56 <MX_USB_DEVICE_Init+0x32>
 8007c70:	20000160 	.word	0x20000160
 8007c74:	20001640 	.word	0x20001640
 8007c78:	200000d8 	.word	0x200000d8
 8007c7c:	2000011c 	.word	0x2000011c

08007c80 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
  /* USER CODE END 4 */
}
 8007c80:	2000      	movs	r0, #0
 8007c82:	4770      	bx	lr

08007c84 <CDC_Control_FS>:
			break;
	}

	return (USBD_OK);
  /* USER CODE END 5 */
}
 8007c84:	2000      	movs	r0, #0
 8007c86:	4770      	bx	lr

08007c88 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c8a:	0004      	movs	r4, r0
 8007c8c:	000f      	movs	r7, r1
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007c8e:	4d10      	ldr	r5, [pc, #64]	@ (8007cd0 <CDC_Receive_FS+0x48>)
 8007c90:	0001      	movs	r1, r0
 8007c92:	0028      	movs	r0, r5
 8007c94:	f7ff fa24 	bl	80070e0 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007c98:	0028      	movs	r0, r5
 8007c9a:	f7ff fa47 	bl	800712c <USBD_CDC_ReceivePacket>

	memset(comSerialBuffer, '\0', 64);          // 1) clear our application buffer
 8007c9e:	4e0d      	ldr	r6, [pc, #52]	@ (8007cd4 <CDC_Receive_FS+0x4c>)
 8007ca0:	2240      	movs	r2, #64	@ 0x40
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	0030      	movs	r0, r6
 8007ca6:	f000 fa26 	bl	80080f6 <memset>
	uint8_t len = (uint8_t) *Len;       		// 2) get the actual received length
 8007caa:	683b      	ldr	r3, [r7, #0]
	memcpy(comSerialBuffer, Buf, len);          // 3) copy data from USB buffer to our buffer
 8007cac:	25ff      	movs	r5, #255	@ 0xff
 8007cae:	401d      	ands	r5, r3
 8007cb0:	002a      	movs	r2, r5
 8007cb2:	0021      	movs	r1, r4
 8007cb4:	0030      	movs	r0, r6
 8007cb6:	f000 fa4b 	bl	8008150 <memcpy>
	memset(Buf, '\0', len);             		// 4) clear the USB buffer too (prevents stale data)
 8007cba:	002a      	movs	r2, r5
 8007cbc:	2100      	movs	r1, #0
 8007cbe:	0020      	movs	r0, r4
 8007cc0:	f000 fa19 	bl	80080f6 <memset>
	newComSerialReceived = TRUE;
 8007cc4:	4b04      	ldr	r3, [pc, #16]	@ (8007cd8 <CDC_Receive_FS+0x50>)
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
  /* USER CODE END 6 */
}
 8007cca:	2000      	movs	r0, #0
 8007ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cce:	46c0      	nop			@ (mov r8, r8)
 8007cd0:	20001640 	.word	0x20001640
 8007cd4:	20000244 	.word	0x20000244
 8007cd8:	200001a8 	.word	0x200001a8

08007cdc <CDC_Init_FS>:
{
 8007cdc:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007cde:	4906      	ldr	r1, [pc, #24]	@ (8007cf8 <CDC_Init_FS+0x1c>)
 8007ce0:	4c06      	ldr	r4, [pc, #24]	@ (8007cfc <CDC_Init_FS+0x20>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	0020      	movs	r0, r4
 8007ce6:	f7ff f9f0 	bl	80070ca <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007cea:	4905      	ldr	r1, [pc, #20]	@ (8007d00 <CDC_Init_FS+0x24>)
 8007cec:	0020      	movs	r0, r4
 8007cee:	f7ff f9f7 	bl	80070e0 <USBD_CDC_SetRxBuffer>
}
 8007cf2:	2000      	movs	r0, #0
 8007cf4:	bd10      	pop	{r4, pc}
 8007cf6:	46c0      	nop			@ (mov r8, r8)
 8007cf8:	20001904 	.word	0x20001904
 8007cfc:	20001640 	.word	0x20001640
 8007d00:	20001d04 	.word	0x20001d04

08007d04 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007d04:	b510      	push	{r4, lr}
 8007d06:	000a      	movs	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8007d08:	4b09      	ldr	r3, [pc, #36]	@ (8007d30 <CDC_Transmit_FS+0x2c>)
 8007d0a:	21ae      	movs	r1, #174	@ 0xae
 8007d0c:	0089      	lsls	r1, r1, #2
 8007d0e:	5859      	ldr	r1, [r3, r1]
	if (hcdc->TxState != 0) {
 8007d10:	2385      	movs	r3, #133	@ 0x85
 8007d12:	009b      	lsls	r3, r3, #2
 8007d14:	58cb      	ldr	r3, [r1, r3]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d001      	beq.n	8007d1e <CDC_Transmit_FS+0x1a>
		return USBD_BUSY;
 8007d1a:	2001      	movs	r0, #1
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
  /* USER CODE END 7 */
  return result;
}
 8007d1c:	bd10      	pop	{r4, pc}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007d1e:	4c04      	ldr	r4, [pc, #16]	@ (8007d30 <CDC_Transmit_FS+0x2c>)
 8007d20:	0001      	movs	r1, r0
 8007d22:	0020      	movs	r0, r4
 8007d24:	f7ff f9d1 	bl	80070ca <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007d28:	0020      	movs	r0, r4
 8007d2a:	f7ff f9e0 	bl	80070ee <USBD_CDC_TransmitPacket>
  return result;
 8007d2e:	e7f5      	b.n	8007d1c <CDC_Transmit_FS+0x18>
 8007d30:	20001640 	.word	0x20001640

08007d34 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007d34:	2312      	movs	r3, #18
 8007d36:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
 8007d38:	4800      	ldr	r0, [pc, #0]	@ (8007d3c <USBD_FS_DeviceDescriptor+0x8>)
}
 8007d3a:	4770      	bx	lr
 8007d3c:	2000014c 	.word	0x2000014c

08007d40 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007d40:	2304      	movs	r3, #4
 8007d42:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
 8007d44:	4800      	ldr	r0, [pc, #0]	@ (8007d48 <USBD_FS_LangIDStrDescriptor+0x8>)
}
 8007d46:	4770      	bx	lr
 8007d48:	20000148 	.word	0x20000148

08007d4c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007d4c:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e00a      	b.n	8007d68 <IntToUnicode+0x1c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007d52:	005d      	lsls	r5, r3, #1
 8007d54:	3437      	adds	r4, #55	@ 0x37
 8007d56:	554c      	strb	r4, [r1, r5]
    }

    value = value << 4;
 8007d58:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8007d5a:	005c      	lsls	r4, r3, #1
 8007d5c:	3401      	adds	r4, #1
 8007d5e:	190c      	adds	r4, r1, r4
 8007d60:	2500      	movs	r5, #0
 8007d62:	7025      	strb	r5, [r4, #0]
  for (idx = 0; idx < len; idx++)
 8007d64:	3301      	adds	r3, #1
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d206      	bcs.n	8007d7a <IntToUnicode+0x2e>
    if (((value >> 28)) < 0xA)
 8007d6c:	0f04      	lsrs	r4, r0, #28
 8007d6e:	2c09      	cmp	r4, #9
 8007d70:	d8ef      	bhi.n	8007d52 <IntToUnicode+0x6>
      pbuf[2 * idx] = (value >> 28) + '0';
 8007d72:	005d      	lsls	r5, r3, #1
 8007d74:	3430      	adds	r4, #48	@ 0x30
 8007d76:	554c      	strb	r4, [r1, r5]
 8007d78:	e7ee      	b.n	8007d58 <IntToUnicode+0xc>
  }
}
 8007d7a:	bd30      	pop	{r4, r5, pc}

08007d7c <Get_SerialNum>:
{
 8007d7c:	b570      	push	{r4, r5, r6, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007dac <Get_SerialNum+0x30>)
 8007d80:	6818      	ldr	r0, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007d82:	4b0b      	ldr	r3, [pc, #44]	@ (8007db0 <Get_SerialNum+0x34>)
 8007d84:	681d      	ldr	r5, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007d86:	4b0b      	ldr	r3, [pc, #44]	@ (8007db4 <Get_SerialNum+0x38>)
 8007d88:	681b      	ldr	r3, [r3, #0]
  deviceserial0 += deviceserial2;
 8007d8a:	18c0      	adds	r0, r0, r3
  if (deviceserial0 != 0)
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d100      	bne.n	8007d92 <Get_SerialNum+0x16>
}
 8007d90:	bd70      	pop	{r4, r5, r6, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007d92:	4c09      	ldr	r4, [pc, #36]	@ (8007db8 <Get_SerialNum+0x3c>)
 8007d94:	2208      	movs	r2, #8
 8007d96:	0021      	movs	r1, r4
 8007d98:	f7ff ffd8 	bl	8007d4c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007d9c:	0021      	movs	r1, r4
 8007d9e:	3110      	adds	r1, #16
 8007da0:	2204      	movs	r2, #4
 8007da2:	0028      	movs	r0, r5
 8007da4:	f7ff ffd2 	bl	8007d4c <IntToUnicode>
}
 8007da8:	e7f2      	b.n	8007d90 <Get_SerialNum+0x14>
 8007daa:	46c0      	nop			@ (mov r8, r8)
 8007dac:	1ffff7ac 	.word	0x1ffff7ac
 8007db0:	1ffff7b0 	.word	0x1ffff7b0
 8007db4:	1ffff7b4 	.word	0x1ffff7b4
 8007db8:	2000012e 	.word	0x2000012e

08007dbc <USBD_FS_SerialStrDescriptor>:
{
 8007dbc:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8007dbe:	231a      	movs	r3, #26
 8007dc0:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8007dc2:	f7ff ffdb 	bl	8007d7c <Get_SerialNum>
  return (uint8_t *) USBD_StringSerial;
 8007dc6:	4801      	ldr	r0, [pc, #4]	@ (8007dcc <USBD_FS_SerialStrDescriptor+0x10>)
}
 8007dc8:	bd10      	pop	{r4, pc}
 8007dca:	46c0      	nop			@ (mov r8, r8)
 8007dcc:	2000012c 	.word	0x2000012c

08007dd0 <USBD_FS_ProductStrDescriptor>:
{
 8007dd0:	b510      	push	{r4, lr}
 8007dd2:	000a      	movs	r2, r1
  if(speed == 0)
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	d105      	bne.n	8007de4 <USBD_FS_ProductStrDescriptor+0x14>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007dd8:	4905      	ldr	r1, [pc, #20]	@ (8007df0 <USBD_FS_ProductStrDescriptor+0x20>)
 8007dda:	4806      	ldr	r0, [pc, #24]	@ (8007df4 <USBD_FS_ProductStrDescriptor+0x24>)
 8007ddc:	f7ff febd 	bl	8007b5a <USBD_GetString>
  return USBD_StrDesc;
 8007de0:	4803      	ldr	r0, [pc, #12]	@ (8007df0 <USBD_FS_ProductStrDescriptor+0x20>)
}
 8007de2:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007de4:	4902      	ldr	r1, [pc, #8]	@ (8007df0 <USBD_FS_ProductStrDescriptor+0x20>)
 8007de6:	4803      	ldr	r0, [pc, #12]	@ (8007df4 <USBD_FS_ProductStrDescriptor+0x24>)
 8007de8:	f7ff feb7 	bl	8007b5a <USBD_GetString>
 8007dec:	e7f8      	b.n	8007de0 <USBD_FS_ProductStrDescriptor+0x10>
 8007dee:	46c0      	nop			@ (mov r8, r8)
 8007df0:	20002104 	.word	0x20002104
 8007df4:	08008488 	.word	0x08008488

08007df8 <USBD_FS_ManufacturerStrDescriptor>:
{
 8007df8:	b510      	push	{r4, lr}
 8007dfa:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007dfc:	4c03      	ldr	r4, [pc, #12]	@ (8007e0c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8007dfe:	4804      	ldr	r0, [pc, #16]	@ (8007e10 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8007e00:	0021      	movs	r1, r4
 8007e02:	f7ff feaa 	bl	8007b5a <USBD_GetString>
}
 8007e06:	0020      	movs	r0, r4
 8007e08:	bd10      	pop	{r4, pc}
 8007e0a:	46c0      	nop			@ (mov r8, r8)
 8007e0c:	20002104 	.word	0x20002104
 8007e10:	08008490 	.word	0x08008490

08007e14 <USBD_FS_ConfigStrDescriptor>:
{
 8007e14:	b510      	push	{r4, lr}
 8007e16:	000a      	movs	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	d105      	bne.n	8007e28 <USBD_FS_ConfigStrDescriptor+0x14>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e1c:	4905      	ldr	r1, [pc, #20]	@ (8007e34 <USBD_FS_ConfigStrDescriptor+0x20>)
 8007e1e:	4806      	ldr	r0, [pc, #24]	@ (8007e38 <USBD_FS_ConfigStrDescriptor+0x24>)
 8007e20:	f7ff fe9b 	bl	8007b5a <USBD_GetString>
  return USBD_StrDesc;
 8007e24:	4803      	ldr	r0, [pc, #12]	@ (8007e34 <USBD_FS_ConfigStrDescriptor+0x20>)
}
 8007e26:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e28:	4902      	ldr	r1, [pc, #8]	@ (8007e34 <USBD_FS_ConfigStrDescriptor+0x20>)
 8007e2a:	4803      	ldr	r0, [pc, #12]	@ (8007e38 <USBD_FS_ConfigStrDescriptor+0x24>)
 8007e2c:	f7ff fe95 	bl	8007b5a <USBD_GetString>
 8007e30:	e7f8      	b.n	8007e24 <USBD_FS_ConfigStrDescriptor+0x10>
 8007e32:	46c0      	nop			@ (mov r8, r8)
 8007e34:	20002104 	.word	0x20002104
 8007e38:	0800849c 	.word	0x0800849c

08007e3c <USBD_FS_InterfaceStrDescriptor>:
{
 8007e3c:	b510      	push	{r4, lr}
 8007e3e:	000a      	movs	r2, r1
  if(speed == 0)
 8007e40:	2800      	cmp	r0, #0
 8007e42:	d105      	bne.n	8007e50 <USBD_FS_InterfaceStrDescriptor+0x14>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e44:	4905      	ldr	r1, [pc, #20]	@ (8007e5c <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007e46:	4806      	ldr	r0, [pc, #24]	@ (8007e60 <USBD_FS_InterfaceStrDescriptor+0x24>)
 8007e48:	f7ff fe87 	bl	8007b5a <USBD_GetString>
  return USBD_StrDesc;
 8007e4c:	4803      	ldr	r0, [pc, #12]	@ (8007e5c <USBD_FS_InterfaceStrDescriptor+0x20>)
}
 8007e4e:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e50:	4902      	ldr	r1, [pc, #8]	@ (8007e5c <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007e52:	4803      	ldr	r0, [pc, #12]	@ (8007e60 <USBD_FS_InterfaceStrDescriptor+0x24>)
 8007e54:	f7ff fe81 	bl	8007b5a <USBD_GetString>
 8007e58:	e7f8      	b.n	8007e4c <USBD_FS_InterfaceStrDescriptor+0x10>
 8007e5a:	46c0      	nop			@ (mov r8, r8)
 8007e5c:	20002104 	.word	0x20002104
 8007e60:	080084a8 	.word	0x080084a8

08007e64 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8007e64:	2802      	cmp	r0, #2
 8007e66:	d004      	beq.n	8007e72 <USBD_Get_USB_Status+0xe>
 8007e68:	d805      	bhi.n	8007e76 <USBD_Get_USB_Status+0x12>
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	d000      	beq.n	8007e70 <USBD_Get_USB_Status+0xc>
  {
    case HAL_OK :
      usb_status = USBD_OK;
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007e6e:	2002      	movs	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007e70:	4770      	bx	lr
      usb_status = USBD_BUSY;
 8007e72:	2001      	movs	r0, #1
 8007e74:	e7fc      	b.n	8007e70 <USBD_Get_USB_Status+0xc>
      usb_status = USBD_FAIL;
 8007e76:	2002      	movs	r0, #2
 8007e78:	e7fa      	b.n	8007e70 <USBD_Get_USB_Status+0xc>

08007e7a <SystemClockConfig_Resume>:
{
 8007e7a:	b510      	push	{r4, lr}
  SystemClock_Config();
 8007e7c:	f7fa fce2 	bl	8002844 <SystemClock_Config>
}
 8007e80:	bd10      	pop	{r4, pc}
	...

08007e84 <HAL_PCD_MspInit>:
{
 8007e84:	b500      	push	{lr}
 8007e86:	b083      	sub	sp, #12
  if(pcdHandle->Instance==USB)
 8007e88:	6802      	ldr	r2, [r0, #0]
 8007e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007ebc <HAL_PCD_MspInit+0x38>)
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d001      	beq.n	8007e94 <HAL_PCD_MspInit+0x10>
}
 8007e90:	b003      	add	sp, #12
 8007e92:	bd00      	pop	{pc}
    __HAL_RCC_USB_CLK_ENABLE();
 8007e94:	4b0a      	ldr	r3, [pc, #40]	@ (8007ec0 <HAL_PCD_MspInit+0x3c>)
 8007e96:	69da      	ldr	r2, [r3, #28]
 8007e98:	2180      	movs	r1, #128	@ 0x80
 8007e9a:	0409      	lsls	r1, r1, #16
 8007e9c:	430a      	orrs	r2, r1
 8007e9e:	61da      	str	r2, [r3, #28]
 8007ea0:	69db      	ldr	r3, [r3, #28]
 8007ea2:	400b      	ands	r3, r1
 8007ea4:	9301      	str	r3, [sp, #4]
 8007ea6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	2100      	movs	r1, #0
 8007eac:	201f      	movs	r0, #31
 8007eae:	f7fb faf5 	bl	800349c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8007eb2:	201f      	movs	r0, #31
 8007eb4:	f7fb faf6 	bl	80034a4 <HAL_NVIC_EnableIRQ>
}
 8007eb8:	e7ea      	b.n	8007e90 <HAL_PCD_MspInit+0xc>
 8007eba:	46c0      	nop			@ (mov r8, r8)
 8007ebc:	40005c00 	.word	0x40005c00
 8007ec0:	40021000 	.word	0x40021000

08007ec4 <HAL_PCD_SetupStageCallback>:
{
 8007ec4:	b510      	push	{r4, lr}
 8007ec6:	0001      	movs	r1, r0
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007ec8:	23b6      	movs	r3, #182	@ 0xb6
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	58c0      	ldr	r0, [r0, r3]
 8007ece:	3b40      	subs	r3, #64	@ 0x40
 8007ed0:	469c      	mov	ip, r3
 8007ed2:	4461      	add	r1, ip
 8007ed4:	f7ff f98a 	bl	80071ec <USBD_LL_SetupStage>
}
 8007ed8:	bd10      	pop	{r4, pc}

08007eda <HAL_PCD_DataOutStageCallback>:
{
 8007eda:	b510      	push	{r4, lr}
 8007edc:	0003      	movs	r3, r0
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007ede:	22b6      	movs	r2, #182	@ 0xb6
 8007ee0:	0092      	lsls	r2, r2, #2
 8007ee2:	5880      	ldr	r0, [r0, r2]
 8007ee4:	008a      	lsls	r2, r1, #2
 8007ee6:	1852      	adds	r2, r2, r1
 8007ee8:	00d2      	lsls	r2, r2, #3
 8007eea:	189b      	adds	r3, r3, r2
 8007eec:	3365      	adds	r3, #101	@ 0x65
 8007eee:	33ff      	adds	r3, #255	@ 0xff
 8007ef0:	681a      	ldr	r2, [r3, #0]
 8007ef2:	f7ff f9ad 	bl	8007250 <USBD_LL_DataOutStage>
}
 8007ef6:	bd10      	pop	{r4, pc}

08007ef8 <HAL_PCD_DataInStageCallback>:
{
 8007ef8:	b510      	push	{r4, lr}
 8007efa:	0003      	movs	r3, r0
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007efc:	22b6      	movs	r2, #182	@ 0xb6
 8007efe:	0092      	lsls	r2, r2, #2
 8007f00:	5880      	ldr	r0, [r0, r2]
 8007f02:	008a      	lsls	r2, r1, #2
 8007f04:	1852      	adds	r2, r2, r1
 8007f06:	00d2      	lsls	r2, r2, #3
 8007f08:	189b      	adds	r3, r3, r2
 8007f0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f0c:	f7ff f9f2 	bl	80072f4 <USBD_LL_DataInStage>
}
 8007f10:	bd10      	pop	{r4, pc}

08007f12 <HAL_PCD_SOFCallback>:
{
 8007f12:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007f14:	23b6      	movs	r3, #182	@ 0xb6
 8007f16:	009b      	lsls	r3, r3, #2
 8007f18:	58c0      	ldr	r0, [r0, r3]
 8007f1a:	f7ff faad 	bl	8007478 <USBD_LL_SOF>
}
 8007f1e:	bd10      	pop	{r4, pc}

08007f20 <HAL_PCD_ResetCallback>:
{
 8007f20:	b570      	push	{r4, r5, r6, lr}
 8007f22:	0004      	movs	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007f24:	7943      	ldrb	r3, [r0, #5]
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d109      	bne.n	8007f3e <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007f2a:	25b6      	movs	r5, #182	@ 0xb6
 8007f2c:	00ad      	lsls	r5, r5, #2
 8007f2e:	5960      	ldr	r0, [r4, r5]
 8007f30:	2101      	movs	r1, #1
 8007f32:	f7ff fa83 	bl	800743c <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007f36:	5960      	ldr	r0, [r4, r5]
 8007f38:	f7ff fa51 	bl	80073de <USBD_LL_Reset>
}
 8007f3c:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8007f3e:	f7fa fc7f 	bl	8002840 <Error_Handler>
 8007f42:	e7f2      	b.n	8007f2a <HAL_PCD_ResetCallback+0xa>

08007f44 <HAL_PCD_SuspendCallback>:
{
 8007f44:	b510      	push	{r4, lr}
 8007f46:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007f48:	23b6      	movs	r3, #182	@ 0xb6
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	58c0      	ldr	r0, [r0, r3]
 8007f4e:	f7ff fa79 	bl	8007444 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8007f52:	7a63      	ldrb	r3, [r4, #9]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d004      	beq.n	8007f62 <HAL_PCD_SuspendCallback+0x1e>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f58:	4a02      	ldr	r2, [pc, #8]	@ (8007f64 <HAL_PCD_SuspendCallback+0x20>)
 8007f5a:	6913      	ldr	r3, [r2, #16]
 8007f5c:	2106      	movs	r1, #6
 8007f5e:	430b      	orrs	r3, r1
 8007f60:	6113      	str	r3, [r2, #16]
}
 8007f62:	bd10      	pop	{r4, pc}
 8007f64:	e000ed00 	.word	0xe000ed00

08007f68 <HAL_PCD_ResumeCallback>:
{
 8007f68:	b510      	push	{r4, lr}
 8007f6a:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 8007f6c:	7a43      	ldrb	r3, [r0, #9]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d105      	bne.n	8007f7e <HAL_PCD_ResumeCallback+0x16>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007f72:	23b6      	movs	r3, #182	@ 0xb6
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	58e0      	ldr	r0, [r4, r3]
 8007f78:	f7ff fa70 	bl	800745c <USBD_LL_Resume>
}
 8007f7c:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f7e:	4a04      	ldr	r2, [pc, #16]	@ (8007f90 <HAL_PCD_ResumeCallback+0x28>)
 8007f80:	6913      	ldr	r3, [r2, #16]
 8007f82:	2106      	movs	r1, #6
 8007f84:	438b      	bics	r3, r1
 8007f86:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007f88:	f7ff ff77 	bl	8007e7a <SystemClockConfig_Resume>
 8007f8c:	e7f1      	b.n	8007f72 <HAL_PCD_ResumeCallback+0xa>
 8007f8e:	46c0      	nop			@ (mov r8, r8)
 8007f90:	e000ed00 	.word	0xe000ed00

08007f94 <USBD_LL_Init>:
{
 8007f94:	b570      	push	{r4, r5, r6, lr}
 8007f96:	0004      	movs	r4, r0
  hpcd_USB_FS.pData = pdev;
 8007f98:	481d      	ldr	r0, [pc, #116]	@ (8008010 <USBD_LL_Init+0x7c>)
 8007f9a:	23b6      	movs	r3, #182	@ 0xb6
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	50c4      	str	r4, [r0, r3]
  pdev->pData = &hpcd_USB_FS;
 8007fa0:	3b18      	subs	r3, #24
 8007fa2:	50e0      	str	r0, [r4, r3]
  hpcd_USB_FS.Instance = USB;
 8007fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8008014 <USBD_LL_Init+0x80>)
 8007fa6:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007fa8:	2308      	movs	r3, #8
 8007faa:	7103      	strb	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007fac:	3b06      	subs	r3, #6
 8007fae:	7143      	strb	r3, [r0, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007fb0:	71c3      	strb	r3, [r0, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	7243      	strb	r3, [r0, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007fb6:	7283      	strb	r3, [r0, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007fb8:	72c3      	strb	r3, [r0, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007fba:	f7fb fdbf 	bl	8003b3c <HAL_PCD_Init>
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	d123      	bne.n	800800a <USBD_LL_Init+0x76>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007fc2:	25b0      	movs	r5, #176	@ 0xb0
 8007fc4:	00ad      	lsls	r5, r5, #2
 8007fc6:	5960      	ldr	r0, [r4, r5]
 8007fc8:	2318      	movs	r3, #24
 8007fca:	2200      	movs	r2, #0
 8007fcc:	2100      	movs	r1, #0
 8007fce:	f7fc fcf0 	bl	80049b2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007fd2:	5960      	ldr	r0, [r4, r5]
 8007fd4:	2358      	movs	r3, #88	@ 0x58
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	2180      	movs	r1, #128	@ 0x80
 8007fda:	f7fc fcea 	bl	80049b2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007fde:	5960      	ldr	r0, [r4, r5]
 8007fe0:	23c0      	movs	r3, #192	@ 0xc0
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	2181      	movs	r1, #129	@ 0x81
 8007fe6:	f7fc fce4 	bl	80049b2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007fea:	5960      	ldr	r0, [r4, r5]
 8007fec:	2388      	movs	r3, #136	@ 0x88
 8007fee:	005b      	lsls	r3, r3, #1
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	2101      	movs	r1, #1
 8007ff4:	f7fc fcdd 	bl	80049b2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007ff8:	5960      	ldr	r0, [r4, r5]
 8007ffa:	2380      	movs	r3, #128	@ 0x80
 8007ffc:	005b      	lsls	r3, r3, #1
 8007ffe:	2200      	movs	r2, #0
 8008000:	2182      	movs	r1, #130	@ 0x82
 8008002:	f7fc fcd6 	bl	80049b2 <HAL_PCDEx_PMAConfig>
}
 8008006:	2000      	movs	r0, #0
 8008008:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 800800a:	f7fa fc19 	bl	8002840 <Error_Handler>
 800800e:	e7d8      	b.n	8007fc2 <USBD_LL_Init+0x2e>
 8008010:	20002524 	.word	0x20002524
 8008014:	40005c00 	.word	0x40005c00

08008018 <USBD_LL_Start>:
{
 8008018:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800801a:	23b0      	movs	r3, #176	@ 0xb0
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	58c0      	ldr	r0, [r0, r3]
 8008020:	f7fb fdec 	bl	8003bfc <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008024:	f7ff ff1e 	bl	8007e64 <USBD_Get_USB_Status>
}
 8008028:	bd10      	pop	{r4, pc}

0800802a <USBD_LL_OpenEP>:
{
 800802a:	b510      	push	{r4, lr}
 800802c:	0014      	movs	r4, r2
 800802e:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008030:	23b0      	movs	r3, #176	@ 0xb0
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	58c0      	ldr	r0, [r0, r3]
 8008036:	0023      	movs	r3, r4
 8008038:	f7fc fb6a 	bl	8004710 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800803c:	f7ff ff12 	bl	8007e64 <USBD_Get_USB_Status>
}
 8008040:	bd10      	pop	{r4, pc}

08008042 <USBD_LL_CloseEP>:
{
 8008042:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008044:	23b0      	movs	r3, #176	@ 0xb0
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	58c0      	ldr	r0, [r0, r3]
 800804a:	f7fc fb9f 	bl	800478c <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800804e:	f7ff ff09 	bl	8007e64 <USBD_Get_USB_Status>
}
 8008052:	bd10      	pop	{r4, pc}

08008054 <USBD_LL_StallEP>:
{
 8008054:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008056:	23b0      	movs	r3, #176	@ 0xb0
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	58c0      	ldr	r0, [r0, r3]
 800805c:	f7fc fc2f 	bl	80048be <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008060:	f7ff ff00 	bl	8007e64 <USBD_Get_USB_Status>
}
 8008064:	bd10      	pop	{r4, pc}

08008066 <USBD_LL_ClearStallEP>:
{
 8008066:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008068:	23b0      	movs	r3, #176	@ 0xb0
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	58c0      	ldr	r0, [r0, r3]
 800806e:	f7fc fc60 	bl	8004932 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008072:	f7ff fef7 	bl	8007e64 <USBD_Get_USB_Status>
}
 8008076:	bd10      	pop	{r4, pc}

08008078 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008078:	23b0      	movs	r3, #176	@ 0xb0
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 800807e:	b24a      	sxtb	r2, r1
 8008080:	2a00      	cmp	r2, #0
 8008082:	db09      	blt.n	8008098 <USBD_LL_IsStallEP+0x20>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008084:	227f      	movs	r2, #127	@ 0x7f
 8008086:	4011      	ands	r1, r2
 8008088:	008a      	lsls	r2, r1, #2
 800808a:	1852      	adds	r2, r2, r1
 800808c:	00d2      	lsls	r2, r2, #3
 800808e:	189b      	adds	r3, r3, r2
 8008090:	3353      	adds	r3, #83	@ 0x53
 8008092:	33ff      	adds	r3, #255	@ 0xff
 8008094:	7818      	ldrb	r0, [r3, #0]
}
 8008096:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008098:	227f      	movs	r2, #127	@ 0x7f
 800809a:	4011      	ands	r1, r2
 800809c:	008a      	lsls	r2, r1, #2
 800809e:	1852      	adds	r2, r2, r1
 80080a0:	00d2      	lsls	r2, r2, #3
 80080a2:	189b      	adds	r3, r3, r2
 80080a4:	7c98      	ldrb	r0, [r3, #18]
 80080a6:	e7f6      	b.n	8008096 <USBD_LL_IsStallEP+0x1e>

080080a8 <USBD_LL_SetUSBAddress>:
{
 80080a8:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80080aa:	23b0      	movs	r3, #176	@ 0xb0
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	58c0      	ldr	r0, [r0, r3]
 80080b0:	f7fc fa58 	bl	8004564 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80080b4:	f7ff fed6 	bl	8007e64 <USBD_Get_USB_Status>
}
 80080b8:	bd10      	pop	{r4, pc}

080080ba <USBD_LL_Transmit>:
{
 80080ba:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80080bc:	24b0      	movs	r4, #176	@ 0xb0
 80080be:	00a4      	lsls	r4, r4, #2
 80080c0:	5900      	ldr	r0, [r0, r4]
 80080c2:	f7fc fbc9 	bl	8004858 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80080c6:	f7ff fecd 	bl	8007e64 <USBD_Get_USB_Status>
}
 80080ca:	bd10      	pop	{r4, pc}

080080cc <USBD_LL_PrepareReceive>:
{
 80080cc:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80080ce:	24b0      	movs	r4, #176	@ 0xb0
 80080d0:	00a4      	lsls	r4, r4, #2
 80080d2:	5900      	ldr	r0, [r0, r4]
 80080d4:	f7fc fb91 	bl	80047fa <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80080d8:	f7ff fec4 	bl	8007e64 <USBD_Get_USB_Status>
}
 80080dc:	bd10      	pop	{r4, pc}

080080de <USBD_LL_GetRxDataSize>:
{
 80080de:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80080e0:	23b0      	movs	r3, #176	@ 0xb0
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	58c0      	ldr	r0, [r0, r3]
 80080e6:	f7fc fbad 	bl	8004844 <HAL_PCD_EP_GetRxCount>
}
 80080ea:	bd10      	pop	{r4, pc}

080080ec <USBD_static_malloc>:
  return mem;
 80080ec:	4800      	ldr	r0, [pc, #0]	@ (80080f0 <USBD_static_malloc+0x4>)
}
 80080ee:	4770      	bx	lr
 80080f0:	20002304 	.word	0x20002304

080080f4 <USBD_static_free>:
}
 80080f4:	4770      	bx	lr

080080f6 <memset>:
 80080f6:	0003      	movs	r3, r0
 80080f8:	1882      	adds	r2, r0, r2
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d100      	bne.n	8008100 <memset+0xa>
 80080fe:	4770      	bx	lr
 8008100:	7019      	strb	r1, [r3, #0]
 8008102:	3301      	adds	r3, #1
 8008104:	e7f9      	b.n	80080fa <memset+0x4>
	...

08008108 <__libc_init_array>:
 8008108:	b570      	push	{r4, r5, r6, lr}
 800810a:	2600      	movs	r6, #0
 800810c:	4c0c      	ldr	r4, [pc, #48]	@ (8008140 <__libc_init_array+0x38>)
 800810e:	4d0d      	ldr	r5, [pc, #52]	@ (8008144 <__libc_init_array+0x3c>)
 8008110:	1b64      	subs	r4, r4, r5
 8008112:	10a4      	asrs	r4, r4, #2
 8008114:	42a6      	cmp	r6, r4
 8008116:	d109      	bne.n	800812c <__libc_init_array+0x24>
 8008118:	2600      	movs	r6, #0
 800811a:	f000 f823 	bl	8008164 <_init>
 800811e:	4c0a      	ldr	r4, [pc, #40]	@ (8008148 <__libc_init_array+0x40>)
 8008120:	4d0a      	ldr	r5, [pc, #40]	@ (800814c <__libc_init_array+0x44>)
 8008122:	1b64      	subs	r4, r4, r5
 8008124:	10a4      	asrs	r4, r4, #2
 8008126:	42a6      	cmp	r6, r4
 8008128:	d105      	bne.n	8008136 <__libc_init_array+0x2e>
 800812a:	bd70      	pop	{r4, r5, r6, pc}
 800812c:	00b3      	lsls	r3, r6, #2
 800812e:	58eb      	ldr	r3, [r5, r3]
 8008130:	4798      	blx	r3
 8008132:	3601      	adds	r6, #1
 8008134:	e7ee      	b.n	8008114 <__libc_init_array+0xc>
 8008136:	00b3      	lsls	r3, r6, #2
 8008138:	58eb      	ldr	r3, [r5, r3]
 800813a:	4798      	blx	r3
 800813c:	3601      	adds	r6, #1
 800813e:	e7f2      	b.n	8008126 <__libc_init_array+0x1e>
 8008140:	080084c0 	.word	0x080084c0
 8008144:	080084c0 	.word	0x080084c0
 8008148:	080084c4 	.word	0x080084c4
 800814c:	080084c0 	.word	0x080084c0

08008150 <memcpy>:
 8008150:	2300      	movs	r3, #0
 8008152:	b510      	push	{r4, lr}
 8008154:	429a      	cmp	r2, r3
 8008156:	d100      	bne.n	800815a <memcpy+0xa>
 8008158:	bd10      	pop	{r4, pc}
 800815a:	5ccc      	ldrb	r4, [r1, r3]
 800815c:	54c4      	strb	r4, [r0, r3]
 800815e:	3301      	adds	r3, #1
 8008160:	e7f8      	b.n	8008154 <memcpy+0x4>
	...

08008164 <_init>:
 8008164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008166:	46c0      	nop			@ (mov r8, r8)
 8008168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800816a:	bc08      	pop	{r3}
 800816c:	469e      	mov	lr, r3
 800816e:	4770      	bx	lr

08008170 <_fini>:
 8008170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008172:	46c0      	nop			@ (mov r8, r8)
 8008174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008176:	bc08      	pop	{r3}
 8008178:	469e      	mov	lr, r3
 800817a:	4770      	bx	lr
