41 2 0
38 1
8 240 294 289 245 1 0
8 240 330 289 281 1 0
8 240 366 289 317 1 0
8 240 402 289 353 1 0
11 510 294 537 196 0 1
7 330 168 379 119 0 1
7 330 198 379 149 0 1
7 330 228 379 179 0 1
7 330 258 379 209 0 1
22 0 20 284 0 0 \NUL
Robert George Phillips (rogphill@ucsc.edu)
22 0 42 245 22 0 \NUL
Lab 2: Introduction to Logic with MML
22 0 66 68 46 0 \NUL
1/26/2018
22 0 90 165 70 0 \NUL
01D with Carlos Ramirez
22 720 48 764 28 0 \NUL
Part B
22 198 282 232 262 0 \NUL
IN_3
22 198 318 232 298 0 \NUL
IN_2
22 198 354 232 334 0 \NUL
IN_1
22 198 390 232 370 0 \NUL
IN_0
22 384 156 431 136 0 \NUL
LED_3
22 384 186 431 166 0 \NUL
LED_2
22 384 216 431 196 0 \NUL
LED_1
22 384 246 431 226 0 \NUL
LED_0
22 546 228 594 208 0 \NUL
OUT_0
22 156 588 610 568 0 \NUL
Very helpful exercise to get a grasp on how switches translate to hex.
1 511 260 286 269
1 511 266 286 305
1 511 272 286 341
1 511 278 286 377
1 331 143 286 269
1 331 173 286 305
1 331 203 286 341
1 331 233 286 377
38 2
22 726 42 769 22 0 \NUL
Part C
22 0 20 284 0 0 \NUL
Robert George Phillips (rogphill@ucsc.edu)
22 0 42 245 22 0 \NUL
Lab 2: Introduction to Logic with MML
22 0 66 68 46 0 \NUL
1/26/2018
22 0 90 165 70 0 \NUL
01D with Carlos Ramirez
20 174 282 233 263 0
IN_2
20 174 318 233 299 0
IN_1
8 108 294 157 245 1 0
8 108 330 157 281 1 0
8 108 366 157 317 1 0
20 174 354 233 335 0
IN_0
22 66 282 100 262 0 \NUL
IN_2
22 66 318 100 298 0 \NUL
IN_1
22 66 354 100 334 0 \NUL
IN_0
19 312 246 371 227 0
IN_2
19 318 324 377 305 0
IN_1
19 318 354 377 335 0
IN_0
3 498 270 547 221 0 0
3 444 354 493 305 0 0
7 636 312 685 263 0 1
19 312 276 371 257 0
IN_0
35 582 312 631 263 0 0
5 402 294 451 245 0
5 402 258 451 209 0
22 684 300 732 280 0 \NUL
OUT_0
22 18 588 783 568 0 \NUL
Used boolean algebra to reduce gates down to !(AC)+(BC). Might be able to get it in simpler terms, but happy with that.
1 154 269 175 272
1 154 305 175 308
1 154 341 175 344
1 374 314 445 315
1 374 344 445 343
1 490 329 583 301
1 628 287 637 287
1 368 236 403 233
1 368 266 403 269
1 448 269 499 259
1 448 233 499 231
1 544 245 583 273
38 3
22 0 20 284 0 0 \NUL
Robert George Phillips (rogphill@ucsc.edu)
22 0 42 245 22 0 \NUL
Lab 2: Introduction to Logic with MML
22 0 66 68 46 0 \NUL
1/26/2018
22 0 90 165 70 0 \NUL
01D with Carlos Ramirez
22 720 48 764 28 0 \NUL
Part D
34 126 204 175 155 0 0
8 78 324 127 275 1 0
8 78 360 127 311 1 0
8 66 210 115 161 1 1
20 168 306 227 287 0
INP_1
20 168 342 227 323 0
INP_0
20 192 216 251 197 0
RAND_0
20 192 186 251 167 0
RAND_1
35 408 210 457 161 0 1
35 414 324 463 275 0 1
19 324 180 383 161 0
RAND_1
19 324 210 383 191 0
INP_1
19 330 294 389 275 0
RAND_0
19 330 330 389 311 0
INP_0
3 534 264 583 215 0 0
7 618 264 667 215 0 1
22 6 180 64 160 0 \NUL
RAND_1
22 6 210 64 190 0 \NUL
RAND_0
22 24 312 67 292 0 \NUL
INP_1
22 24 354 67 334 0 \NUL
INP_0
22 678 252 726 232 0 \NUL
OUT_0
22 150 582 627 562 0 \NUL
Uses XNOR gates to compare least sig bit and most sig bit to each other.
1 112 185 127 164
1 172 194 193 176
1 172 200 193 206
1 386 284 415 285
1 386 320 415 313
1 380 200 409 199
1 380 170 409 171
1 454 185 535 225
1 460 299 535 253
1 580 239 619 239
1 124 299 169 296
1 124 335 169 332
39 16777215
47 0
40 1 6 6
50 800 600
51 0 100
30
System
16
700
0
0
1
2
2
34
