// AVISHEK RAUNIYAR
// AM.EN.U4AIE22062
CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    //Read Out Logic:        
    Mux8Way16(a=outram0, 
              b=outram1, 
              c=outram2, 
              d=outram3, 
              e=outram4, 
              f=outram5, 
              g=outram6, 
              h=outram7, 
              sel=address[9..11], 
              out=out);


    //Write Logic:
    DMux8Way(in=load, 
             sel=address[9..11], 
             a=load0, 
             b=load1, 
             c=load2, 
             d=load3, 
             e=load4, 
             f=load5, 
             g=load6, 
             h=load7);    

    RAM512(in=in, load=load0, address=address[0..8], out=outram0);
    RAM512(in=in, load=load1, address=address[0..8], out=outram1);
    RAM512(in=in, load=load2, address=address[0..8], out=outram2);
    RAM512(in=in, load=load3, address=address[0..8], out=outram3);
    RAM512(in=in, load=load4, address=address[0..8], out=outram4);
    RAM512(in=in, load=load5, address=address[0..8], out=outram5);
    RAM512(in=in, load=load6, address=address[0..8], out=outram6);
    RAM512(in=in, load=load7, address=address[0..8], out=outram7);
}