{"vcs1":{"timestamp_begin":1726679018.349181258, "rt":1.31, "ut":0.34, "st":0.25}}
{"vcselab":{"timestamp_begin":1726679019.752217674, "rt":0.99, "ut":0.31, "st":0.17}}
{"link":{"timestamp_begin":1726679020.824884826, "rt":0.37, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726679017.532639279}
{"VCS_COMP_START_TIME": 1726679017.532639279}
{"VCS_COMP_END_TIME": 1726679022.413216805}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329752}}
{"stitch_vcselab": {"peak_mem": 215160}}
