<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4705" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4705{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4705{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4705{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4705{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t5_4705{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t6_4705{left:190px;bottom:973px;letter-spacing:-0.13px;}
#t7_4705{left:527px;bottom:973px;letter-spacing:-0.13px;}
#t8_4705{left:82px;bottom:949px;letter-spacing:-0.17px;}
#t9_4705{left:143px;bottom:949px;letter-spacing:-0.15px;}
#ta_4705{left:190px;bottom:949px;letter-spacing:-0.16px;}
#tb_4705{left:434px;bottom:949px;letter-spacing:-0.14px;}
#tc_4705{left:526px;bottom:949px;letter-spacing:-0.12px;}
#td_4705{left:190px;bottom:924px;letter-spacing:-0.13px;}
#te_4705{left:527px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4705{left:527px;bottom:903px;letter-spacing:-0.12px;}
#tg_4705{left:527px;bottom:881px;letter-spacing:-0.12px;}
#th_4705{left:82px;bottom:857px;letter-spacing:-0.17px;}
#ti_4705{left:143px;bottom:857px;letter-spacing:-0.17px;}
#tj_4705{left:190px;bottom:857px;letter-spacing:-0.14px;}
#tk_4705{left:434px;bottom:857px;letter-spacing:-0.14px;}
#tl_4705{left:527px;bottom:857px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tm_4705{left:82px;bottom:833px;letter-spacing:-0.15px;}
#tn_4705{left:143px;bottom:833px;letter-spacing:-0.17px;}
#to_4705{left:190px;bottom:833px;letter-spacing:-0.15px;}
#tp_4705{left:434px;bottom:833px;letter-spacing:-0.14px;}
#tq_4705{left:526px;bottom:833px;letter-spacing:-0.11px;}
#tr_4705{left:527px;bottom:811px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ts_4705{left:527px;bottom:790px;letter-spacing:-0.13px;}
#tt_4705{left:527px;bottom:773px;letter-spacing:-0.14px;}
#tu_4705{left:190px;bottom:749px;letter-spacing:-0.09px;}
#tv_4705{left:527px;bottom:749px;letter-spacing:-0.12px;}
#tw_4705{left:527px;bottom:727px;letter-spacing:-0.12px;}
#tx_4705{left:190px;bottom:703px;}
#ty_4705{left:527px;bottom:703px;letter-spacing:-0.12px;}
#tz_4705{left:190px;bottom:678px;letter-spacing:-0.14px;}
#t10_4705{left:527px;bottom:678px;letter-spacing:-0.12px;}
#t11_4705{left:82px;bottom:654px;letter-spacing:-0.15px;}
#t12_4705{left:143px;bottom:654px;letter-spacing:-0.17px;}
#t13_4705{left:190px;bottom:654px;letter-spacing:-0.15px;}
#t14_4705{left:434px;bottom:654px;letter-spacing:-0.15px;}
#t15_4705{left:527px;bottom:654px;letter-spacing:-0.11px;}
#t16_4705{left:527px;bottom:632px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t17_4705{left:83px;bottom:608px;letter-spacing:-0.15px;}
#t18_4705{left:143px;bottom:608px;letter-spacing:-0.17px;}
#t19_4705{left:190px;bottom:608px;letter-spacing:-0.15px;}
#t1a_4705{left:434px;bottom:608px;letter-spacing:-0.15px;}
#t1b_4705{left:527px;bottom:608px;letter-spacing:-0.11px;}
#t1c_4705{left:527px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1d_4705{left:190px;bottom:562px;}
#t1e_4705{left:527px;bottom:562px;letter-spacing:-0.11px;}
#t1f_4705{left:527px;bottom:541px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1g_4705{left:190px;bottom:516px;}
#t1h_4705{left:527px;bottom:516px;letter-spacing:-0.12px;}
#t1i_4705{left:527px;bottom:495px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_4705{left:190px;bottom:470px;}
#t1k_4705{left:527px;bottom:470px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_4705{left:527px;bottom:449px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1m_4705{left:190px;bottom:425px;}
#t1n_4705{left:527px;bottom:425px;letter-spacing:-0.13px;}
#t1o_4705{left:527px;bottom:403px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1p_4705{left:190px;bottom:379px;}
#t1q_4705{left:527px;bottom:379px;letter-spacing:-0.11px;}
#t1r_4705{left:527px;bottom:357px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1s_4705{left:190px;bottom:333px;}
#t1t_4705{left:527px;bottom:333px;letter-spacing:-0.11px;}
#t1u_4705{left:527px;bottom:312px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1v_4705{left:190px;bottom:287px;}
#t1w_4705{left:527px;bottom:287px;letter-spacing:-0.12px;}
#t1x_4705{left:527px;bottom:266px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1y_4705{left:190px;bottom:241px;}
#t1z_4705{left:527px;bottom:241px;letter-spacing:-0.12px;}
#t20_4705{left:527px;bottom:220px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t21_4705{left:190px;bottom:195px;}
#t22_4705{left:527px;bottom:195px;letter-spacing:-0.12px;}
#t23_4705{left:527px;bottom:174px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t24_4705{left:190px;bottom:150px;}
#t25_4705{left:527px;bottom:150px;letter-spacing:-0.12px;}
#t26_4705{left:527px;bottom:128px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t27_4705{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t28_4705{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t29_4705{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2a_4705{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2b_4705{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_4705{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_4705{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2e_4705{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2f_4705{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4705{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4705{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4705{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4705{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4705{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4705" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4705Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4705" style="-webkit-user-select: none;"><object width="935" height="1210" data="4705/4705.svg" type="image/svg+xml" id="pdf4705" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4705" class="t s1_4705">Vol. 4 </span><span id="t2_4705" class="t s1_4705">2-183 </span>
<span id="t3_4705" class="t s2_4705">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4705" class="t s3_4705">15:0 </span><span id="t5_4705" class="t s3_4705">Current Performance State Value </span>
<span id="t6_4705" class="t s3_4705">63:16 </span><span id="t7_4705" class="t s3_4705">Reserved </span>
<span id="t8_4705" class="t s3_4705">198H </span><span id="t9_4705" class="t s3_4705">408 </span><span id="ta_4705" class="t s3_4705">MSR_PERF_STATUS </span><span id="tb_4705" class="t s3_4705">Package </span><span id="tc_4705" class="t s3_4705">Performance Status </span>
<span id="td_4705" class="t s3_4705">47:32 </span><span id="te_4705" class="t s3_4705">Core Voltage (R/O) </span>
<span id="tf_4705" class="t s3_4705">P-state core voltage can be computed by </span>
<span id="tg_4705" class="t s3_4705">MSR_PERF_STATUS[37:32] * (float) 1/(2^13). </span>
<span id="th_4705" class="t s3_4705">199H </span><span id="ti_4705" class="t s3_4705">409 </span><span id="tj_4705" class="t s3_4705">IA32_PERF_CTL </span><span id="tk_4705" class="t s3_4705">Thread </span><span id="tl_4705" class="t s3_4705">See Table 2-2. </span>
<span id="tm_4705" class="t s3_4705">19AH </span><span id="tn_4705" class="t s3_4705">410 </span><span id="to_4705" class="t s3_4705">IA32_CLOCK_MODULATION </span><span id="tp_4705" class="t s3_4705">Thread </span><span id="tq_4705" class="t s3_4705">Clock Modulation (R/W) </span>
<span id="tr_4705" class="t s3_4705">See Table 2-2. </span>
<span id="ts_4705" class="t s3_4705">IA32_CLOCK_MODULATION MSR was originally named </span>
<span id="tt_4705" class="t s3_4705">IA32_THERM_CONTROL MSR. </span>
<span id="tu_4705" class="t s3_4705">3:0 </span><span id="tv_4705" class="t s3_4705">On demand Clock Modulation Duty Cycle (R/W) </span>
<span id="tw_4705" class="t s3_4705">In 6.25% increment. </span>
<span id="tx_4705" class="t s3_4705">4 </span><span id="ty_4705" class="t s3_4705">On demand Clock Modulation Enable (R/W) </span>
<span id="tz_4705" class="t s3_4705">63:5 </span><span id="t10_4705" class="t s3_4705">Reserved </span>
<span id="t11_4705" class="t s3_4705">19BH </span><span id="t12_4705" class="t s3_4705">411 </span><span id="t13_4705" class="t s3_4705">IA32_THERM_INTERRUPT </span><span id="t14_4705" class="t s3_4705">Core </span><span id="t15_4705" class="t s3_4705">Thermal Interrupt Control (R/W) </span>
<span id="t16_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t17_4705" class="t s3_4705">19CH </span><span id="t18_4705" class="t s3_4705">412 </span><span id="t19_4705" class="t s3_4705">IA32_THERM_STATUS </span><span id="t1a_4705" class="t s3_4705">Core </span><span id="t1b_4705" class="t s3_4705">Thermal Monitor Status (R/W) </span>
<span id="t1c_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1d_4705" class="t s3_4705">0 </span><span id="t1e_4705" class="t s3_4705">Thermal Status (R/O) </span>
<span id="t1f_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1g_4705" class="t s3_4705">1 </span><span id="t1h_4705" class="t s3_4705">Thermal Status Log (R/WC0) </span>
<span id="t1i_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1j_4705" class="t s3_4705">2 </span><span id="t1k_4705" class="t s3_4705">PROTCHOT # or FORCEPR# Status (R/O) </span>
<span id="t1l_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1m_4705" class="t s3_4705">3 </span><span id="t1n_4705" class="t s3_4705">PROTCHOT # or FORCEPR# Log (R/WC0) </span>
<span id="t1o_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1p_4705" class="t s3_4705">4 </span><span id="t1q_4705" class="t s3_4705">Critical Temperature Status (R/O) </span>
<span id="t1r_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1s_4705" class="t s3_4705">5 </span><span id="t1t_4705" class="t s3_4705">Critical Temperature Status Log (R/WC0) </span>
<span id="t1u_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1v_4705" class="t s3_4705">6 </span><span id="t1w_4705" class="t s3_4705">Thermal Threshold #1 Status (R/O) </span>
<span id="t1x_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t1y_4705" class="t s3_4705">7 </span><span id="t1z_4705" class="t s3_4705">Thermal Threshold #1 Log (R/WC0) </span>
<span id="t20_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t21_4705" class="t s3_4705">8 </span><span id="t22_4705" class="t s3_4705">Thermal Threshold #2 Status (R/O) </span>
<span id="t23_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t24_4705" class="t s3_4705">9 </span><span id="t25_4705" class="t s3_4705">Thermal Threshold #2 Log (R/WC0) </span>
<span id="t26_4705" class="t s3_4705">See Table 2-2. </span>
<span id="t27_4705" class="t s4_4705">Table 2-20. </span><span id="t28_4705" class="t s4_4705">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t29_4705" class="t s5_4705">Register </span>
<span id="t2a_4705" class="t s5_4705">Address </span><span id="t2b_4705" class="t s5_4705">Register Name / Bit Fields </span><span id="t2c_4705" class="t s5_4705">Scope </span><span id="t2d_4705" class="t s5_4705">Bit Description </span>
<span id="t2e_4705" class="t s5_4705">Hex </span><span id="t2f_4705" class="t s5_4705">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
