# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edge_detection.srcs/sources_1/new/fsm.vhd" \
"../../../../edge_detection.srcs/sim_1/new/tb_fsm.vhd" \

# Do not sort compile order
nosort
