<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7432751 - High performance signal generation - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="High performance signal generation"><meta name="DC.contributor" content="Xu Fang" scheme="inventor"><meta name="DC.contributor" content="Teradyne, Inc." scheme="assignee"><meta name="DC.date" content="2006-5-9" scheme="dateSubmitted"><meta name="DC.description" content="A high performance phase detector includes a local digital oscillator for generating a digital reference signal of programmable frequency and phase. The phase detector accumulates a difference in phase between the digital reference signal and a sampled input signal to produce a measure of phase error. The phase detector can be advantageously used in a frequency synthesizer to produce signals with low phase noise and accurate phase control. Synthesizers of this type can further be used to as building blocks in ATE systems and other electronic systems for generating low jitter clocks and waveforms."><meta name="DC.date" content="2008-10-7" scheme="issued"><meta name="DC.relation" content="US:4090145" scheme="references"><meta name="DC.relation" content="US:4156204" scheme="references"><meta name="DC.relation" content="US:6603362" scheme="references"><meta name="DC.relation" content="US:6807134" scheme="references"><meta name="citation_reference" content="Danny Abramovitch, &quot;Phase-Locked Loops: A Control Centric Tutorial,&quot; May 8, 2002, Communications and Research Lab, Agilent Labs."><meta name="citation_patent_number" content="US:7432751"><meta name="citation_patent_application_number" content="US:11/430,663"><link rel="canonical" href="http://www.google.com/patents/US7432751"/><meta property="og:url" content="http://www.google.com/patents/US7432751"/><meta name="title" content="Patent US7432751 - High performance signal generation"/><meta name="description" content="A high performance phase detector includes a local digital oscillator for generating a digital reference signal of programmable frequency and phase. The phase detector accumulates a difference in phase between the digital reference signal and a sampled input signal to produce a measure of phase error. The phase detector can be advantageously used in a frequency synthesizer to produce signals with low phase noise and accurate phase control. Synthesizers of this type can further be used to as building blocks in ATE systems and other electronic systems for generating low jitter clocks and waveforms."/><meta property="og:title" content="Patent US7432751 - High performance signal generation"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("5pjtU_GrH42_oQSFyIDABw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("JPN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("5pjtU_GrH42_oQSFyIDABw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("JPN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7432751?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7432751"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=G6hhBQABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7432751&amp;usg=AFQjCNFkJOUJ7swze-ivK-gmdYqm0an49w" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7432751.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7432751.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20060202733"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7432751"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7432751" style="display:none"><span itemprop="description">A high performance phase detector includes a local digital oscillator for generating a digital reference signal of programmable frequency and phase. The phase detector accumulates a difference in phase between the digital reference signal and a sampled input signal to produce a measure of phase error....</span><span itemprop="url">http://www.google.com/patents/US7432751?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7432751 - High performance signal generation</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7432751 - High performance signal generation" title="Patent US7432751 - High performance signal generation"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7432751 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/430,663</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 7, 2008</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">May 9, 2006</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 2, 2004</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1677844A">CN1677844A</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN100481711C">CN100481711C</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1584929A2">EP1584929A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1584929A3">EP1584929A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7061276">US7061276</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050218997">US20050218997</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060202733">US20060202733</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">11430663, </span><span class="patent-bibdata-value">430663, </span><span class="patent-bibdata-value">US 7432751 B2, </span><span class="patent-bibdata-value">US 7432751B2, </span><span class="patent-bibdata-value">US-B2-7432751, </span><span class="patent-bibdata-value">US7432751 B2, </span><span class="patent-bibdata-value">US7432751B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Xu+Fang%22">Xu Fang</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Teradyne,+Inc.%22">Teradyne, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7432751.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7432751.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7432751.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (1),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (11),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (31),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7432751&usg=AFQjCNExS5aNulMjchXZ48pYU-2mjuBA9A">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7432751&usg=AFQjCNHkFncwEb5YxeVdGr8aSxc4m1g0og">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7432751B2%26KC%3DB2%26FT%3DD&usg=AFQjCNEa6SIjSenj7iaGQnzhVWQewGCtEw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT68149101" lang="EN" load-source="patent-office">High performance signal generation</invention-title></span><br><span class="patent-number">US 7432751 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51366623" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A high performance phase detector includes a local digital oscillator for generating a digital reference signal of programmable frequency and phase. The phase detector accumulates a difference in phase between the digital reference signal and a sampled input signal to produce a measure of phase error. The phase detector can be advantageously used in a frequency synthesizer to produce signals with low phase noise and accurate phase control. Synthesizers of this type can further be used to as building blocks in ATE systems and other electronic systems for generating low jitter clocks and waveforms.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(6)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7432751B2/US07432751-20081007-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7432751B2/US07432751-20081007-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7432751B2/US07432751-20081007-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7432751B2/US07432751-20081007-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7432751B2/US07432751-20081007-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7432751B2/US07432751-20081007-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7432751B2/US07432751-20081007-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7432751B2/US07432751-20081007-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7432751B2/US07432751-20081007-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7432751B2/US07432751-20081007-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7432751B2/US07432751-20081007-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7432751B2/US07432751-20081007-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(22)</span></span></div><div class="patent-text"><div mxw-id="PCLM9460153" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A circuit for generating a periodic waveform, comprising:
<div class="claim-text">a digital phase detector having an input for receiving a multi-bit, discrete-time sampled feedback signal and an output for providing a digital phase error signal indicative of a difference in phase between the multi-bit, discrete-time sampled feedback signal and a digital oscillatory signal;</div>
<div class="claim-text">a digital loop filter having an input and an output, the input coupled to the output of the digital phase detector;</div>
<div class="claim-text">a VCO having an input and an output, the input coupled to the output of the loop filter; and</div>
<div class="claim-text">an ADC having an input and an output, the input coupled to the output of the VCO and the output coupled to the input of the digital phase detector for providing the multi-bit, discrete-time sampled feedback signal,</div>
<div class="claim-text">wherein the digital phase detector includes
<div class="claim-text">a digital oscillator for generating the digital oscillatory signal,</div>
<div class="claim-text">a down converter having a first input for receiving the digital oscillatory signal, a second input for receiving the multi-bit, discrete-time sampled feedback signal, and an output,</div>
<div class="claim-text">a phase extractor, having an input coupled to the output of the down converter and an output coupled to the output of the digital phase detector, and</div>
<div class="claim-text">a summer coupled in series between the output of the phase extractor and the output of the digital phase detector for effecting an adjustment to the digital phase error signal by a desired, predetermined amount.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. A circuit as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the digital oscillator is programmable for providing the digital oscillatory signal at different frequencies.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. A circuit as recited in <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the digital oscillator is further programmable for providing the digital oscillatory signal at different phases.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. A circuit as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the adjustment to the digital phase error signal is programmable.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. A circuit as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the digital loop filter is a Finite Impulse Response (FIR) filter.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. A circuit as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the digital loop filter has a transfer function that is field programmable to accommodate particular noise characteristics of a target application.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. A circuit as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a DAC coupled in series between the output of the loop filter and the input of the VCO.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. A circuit for generating a periodic waveform, comprising:
<div class="claim-text">a digital phase detector having an input for receiving a multi-bit, discrete-time sampled feedback signal and an output for providing a digital phase error signal indicative of a difference in phase between the multi-bit, discrete-time sampled feedback signal and a digital oscillatory signal;</div>
<div class="claim-text">a digital loop filter having an input and an output, the input coupled to the output of the digital phase detector;</div>
<div class="claim-text">a sigma-delta modulator having an input and an output, the input coupled to the output of the digital loop filter;</div>
<div class="claim-text">a DAC having an input and an output, the input coupled to the output of the sigma-delta modulator;</div>
<div class="claim-text">a VCO having an input and an output, the input coupled to the output of the loop filter; and</div>
<div class="claim-text">an ADC having an input and an output, the input coupled to the output of the VCO and the output coupled to the input of the digital phase detector for providing the multi-bit, discrete-time sampled feedback signal,</div>
<div class="claim-text">wherein the digital phase detector includes</div>
<div class="claim-text">a down converter having a first input for receiving the digital oscillatory signal, a second input for receiving the multi-bit, discrete-time sampled feedback signal, and an output, and</div>
<div class="claim-text">a phase extractor, having an input coupled to the output of the down converter and an output coupled to the output of the digital phase detector.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. A circuit as recited in <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising an analog filter coupled in series between the DAC and the VCO.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. A method of generating a periodic signal, comprising:
<div class="claim-text">(A) receiving an oscillatory digital signal;</div>
<div class="claim-text">(B) receiving a multi-bit, discrete-time sampled feedback signal;</div>
<div class="claim-text">(C) generating a digital phase error signal responsive to a difference in phase between the oscillatory digital signal and the multi-bit, discrete-time sampled feedback signal;</div>
<div class="claim-text">(D) adjusting the digital phase error by adding to or subtracting from the digital phase error signal;</div>
<div class="claim-text">(E) filtering the adjusted digital phase error;</div>
<div class="claim-text">(F) converting the filtered adjusted digital phase error into an oscillatory analog signal; and</div>
<div class="claim-text">(G) sampling the oscillatory analog signal to produce the multi-bit, discrete-time sampled feedback signal,
<div class="claim-text">wherein the step of generating the digital phase error signal includes</div>
<div class="claim-text">generating a difference signal having a frequency equal to a difference in frequency between the oscillatory digital signal and the multi-bit, discrete-time sampled feedback signal and having a phase equal to a difference in phase between the oscillatory digital signal and the multi-bit, discrete-time sampled feedback signal; and</div>
<div class="claim-text">extracting a cumulative phase error from the difference signal.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. A method as recited in <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the step (F) of converting the filtered adjusted digital phase error into the oscillatory analog signal comprises:
<div class="claim-text">converting the filtered adjusted digital phase error into a first analog signal having a level; and</div>
<div class="claim-text">converting the first analog signal into the oscillatory analog signal,</div>
<div class="claim-text">wherein the oscillatory analog signal has a frequency that varies in relation with the level of the first analog signal.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. A method as recited in <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the step (E) of filtering comprises digitally filtering the adjusted digital phase error.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. A circuit for generating a periodic waveform, comprising:
<div class="claim-text">a down converter having a first input for receiving a digital oscillatory signal, a second input for receiving a feedback signal, and an output for providing a digital difference signal;</div>
<div class="claim-text">a phase extractor, having an input and an output, the input coupled to the output of the down converter;</div>
<div class="claim-text">a loop filter having an input and an output, the input coupled to the output of the phase extractor;</div>
<div class="claim-text">a VCO having an input and an output, the input coupled to the output of the loop filter;</div>
<div class="claim-text">an ADC having an input and an output, the input coupled to the output of the VCO and the output coupled to the second input of the down converter for providing the feedback signal; and</div>
<div class="claim-text">a summer, coupled between the output of the phase extractor and the input of the loop filter, for adding or subtracting a desired phase adjustment.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. A circuit as recited in <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising a digital oscillator for generating the digital oscillatory signal.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. A circuit for generating a periodic waveform, comprising:
<div class="claim-text">a calculation unit having an input, a first output, and a second output, the input for receiving a signal indicative of a desired frequency of the periodic waveform;</div>
<div class="claim-text">a digital oscillator having an input and an output, the input coupled to the first output of the calculation unit;</div>
<div class="claim-text">a downconverter having a first input, a second input, and an output, the first input coupled to the output of the digital oscillator;</div>
<div class="claim-text">a phase extractor, having an input and an output, the input coupled to the output of the down converter;</div>
<div class="claim-text">a summer having a first input, a second input, and an output, the first input coupled to the output of the phase extractor and the second input coupled to the second output of the calculation unit;</div>
<div class="claim-text">a VCO having an input and an output, the input coupled to the output of the summer; and</div>
<div class="claim-text">an ADC having an input and an output, the input coupled to the output of the VCO and the output coupled to the second input of the downconverter.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. A circuit as recited in <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a loop filter coupled in series between the summer and the VCO.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
      <div class="claim-text">17. A circuit as recited in <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising an accumulator coupled in series between the second output of the calculation unit and the summer.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
      <div class="claim-text">18. A circuit as recited in <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising another summer, coupled in series between the output of the phase extractor and the input of the loop filter, for effecting a phase adjustment by a desired, predetermined amount.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00019" num="00019" class="claim">
      <div class="claim-text">19. A circuit for generating a periodic waveform, comprising:
<div class="claim-text">a digital oscillator having an input and an output, the input for receiving a signal indicative of a desired frequency of the periodic waveform;</div>
<div class="claim-text">a demodulator having a first input, a second input, a third input, and an output, the first input coupled to the output of the digital oscillator;</div>
<div class="claim-text">a Hilbert filter having an input and an output, the input coupled to the second input of the demodulator and the output coupled to the third input of the demodulator;</div>
<div class="claim-text">a phase extractor, having an input and an output, the input coupled to the output of the down converter;</div>
<div class="claim-text">a VCO having an input and an output, the input coupled to the output of the phase extractor; and</div>
<div class="claim-text">an ADC having an input and an output, the input coupled to the output of the VCO and the output coupled to the second input of the demodulator.</div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00020" num="00020" class="claim">
      <div class="claim-text">20. A method of generating a periodic signal, comprising:
<div class="claim-text">(A) calculating, responsive to an input indicative of a desired frequency of the periodic signal, a primary part and a secondary part;</div>
<div class="claim-text">(B) generating an oscillatory digital signal responsive to the primary part;</div>
<div class="claim-text">(C) generating a residue signal responsive to the secondary part;</div>
<div class="claim-text">(D) generating an error signal responsive to a difference between the oscillatory digital signal and a digital feedback signal;</div>
<div class="claim-text">(E) adjusting the error signal responsive to the residue signal;</div>
<div class="claim-text">(F) converting the adjusted error signal into an oscillatory analog signal; and</div>
<div class="claim-text">(G) sampling the oscillatory analog signal to produce the digital feedback signal.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00021" num="00021" class="claim">
      <div class="claim-text">21. A circuit as recited in <claim-ref idref="CLM-00020">claim 20</claim-ref>, further comprising, prior to the step (F) of converting, digitally filtering the adjusted error signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
      <div class="claim-text">22. A method as recited in <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the step of generating the oscillatory digital signal comprises accessing a look-up table that stores digital values of the oscillatory digital signal. </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16482697" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS-REFERENCES TO RELATED APPLICATIONS</heading> <p num="p-0002">This application is a divisional of U.S. patent application Ser. No. 10/817,780, filed Apr. 2, 2004 now U.S. Pat. No. 7,061,276 and entitled “High Performance Signal Generation.”</p>
    <heading>STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT</heading> <p num="p-0003">Not Applicable.</p>
    <heading>NAMES OF PARTIES TO A JOINT RESEARCH AGREEMENT</heading> <p num="p-0004">Not Applicable</p>
    <heading>REFERENCE TO A “SEQUENCE LISTING,” A TABLE, OR A COMPUTER PROGRAM LISTING APPENDIX</heading> <p num="p-0005">Not Applicable.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0006">1. Field of the Invention</p>
    <p num="p-0007">This invention relates generally to signal generation and more specifically to the synthesis of periodic signals with high signal integrity.</p>
    <p num="p-0008">2. Description of Related Art</p>
    <p num="p-0009">Automatic test equipment (ATE) and other high performance electronic systems rely upon the ability to generate precise periodic signals. ATE requires these signals for testing state-of-the-art electronic devices, such as computer chips, telecommunications chips, and electronic assemblies. As these devices and assemblies become more advanced, ATE must commensurately advance to maintain high testing standards.</p>
    <p num="p-0010"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows a conventional architecture <b>100</b> used by many ATE systems for synthesizing precise periodic signals. The architecture <b>100</b> includes a frequency generator <b>110</b>, such as a DDS (direct digital synthesizer). The frequency generator <b>110</b> receives a programming value F<sub>REF </sub>and generates an analog signal having a frequency F<sub>IN</sub>, which is proportional to F<sub>REF</sub>. The signal having frequency F<sub>IN </sub>is then fed to one or more phase-locked loops <b>112</b>-<b>118</b>. Each phase-locked loop <b>112</b>-<b>118</b> produces a respective output signal having a frequency F<sub>OUT </sub>that is proportional to F<sub>IN</sub>. The architecture <b>100</b> thus provides a way of generating numerous signals of different frequencies, but which are all derived from a common frequency, F<sub>IN. </sub> </p>
    <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 2</figref> shows a conventional phase-locked loop <b>200</b>, such as may be used in the architecture <b>100</b> of <figref idrefs="DRAWINGS">FIG. 1</figref>. The phase-locked loop <b>200</b> receives an input signal having a frequency F<sub>IN </sub>and generates an output signal having a frequency F<sub>OUT</sub>. The phase-locked loop <b>200</b> is a feedback circuit having a forward path and a feedback path. The forward path includes a phase detector <b>210</b>, a high gain loop filter <b>212</b>, and a voltage-controlled oscillator (VCO) <b>214</b>. The feedback path generally includes a first frequency divider <b>218</b>. This divider in the feedback path has the effect of multiplying the output frequency. A second frequency divider <b>216</b> may optionally be provided outside the feedback loop for dividing the output frequency.</p>
    <p num="p-0012">The phase detector <b>210</b> receives two input signals: the input signal at frequency F<sub>IN </sub>and a feedback signal at frequency F<sub>OUT</sub>/M. As is known, the phase detector <b>210</b> includes circuitry for comparing the phase of its input signals to produce an output signal proportional to the difference in phase between its input signals. If properly stabilized, the action of the feedback loop drives this phase difference to zero. The loop filter <b>212</b> smoothes the output of the phase detector <b>210</b> and generally rolls off the gain of the loop to establish stability. The VCO <b>214</b> converts the output of the loop filter into a sinusoid to produce F<sub>OUT</sub>. The first divider <b>218</b> (generally a counter) divides F<sub>OUT </sub>by M to produce the feedback signal. The second divider <b>216</b>, if one is provided, divides F<sub>OUT </sub>by N. The overall closed loop frequency gain of the phase-locked loop <b>200</b> is therefore M/N.</p>
    <p num="p-0013">We have recognized that the conventional architecture <b>100</b> for generating periodic signals can suffer from certain deficiencies. For instance, the phase-locked loop <b>200</b> introduces noise, which appears as timing jitter on synthesized output signals. The noise originates from several sources. For instance, the high-gain loop filter <b>212</b> introduces noise. It also amplifies noise generated internally and from other sources. The phase detector <b>210</b>, VCO <b>214</b>, first divider <b>218</b>, and second divider <b>216</b> of the phase-locked loop <b>200</b> also add substantial noise.</p>
    <p num="p-0014">Another problematic aspect of the conventional architecture <b>100</b> is that the divider <b>218</b> of the phase-locked loop <b>200</b> directly reduces the phase-locked loop's open loop gain. It is generally desirable for the divider ratio M to be large, to provide fine control over output frequency. However, the larger the value of M, the greater the reduction in open loop gain. As open loop gain is decreased, the accuracy and speed of the phase-locked loop <b>200</b> are correspondingly reduced.</p>
    <p num="p-0015">It would be desirable to overcome these deficiencies.</p>
    <heading>BRIEF SUMMARY OF THE INVENTION</heading> <p num="p-0016">In accordance with the invention, a phase detector generates a digital phase error responsive to a difference in phase between a digitally synthesized reference signal and a sampled periodic signal.</p>
    <p num="p-0017">According to an embodiment of the invention, the phase detector is used as a building block for constructing a frequency synthesizer, and the digitally synthesized reference signal is made variable to provide a wide range of output frequencies.</p>
    <p num="p-0018">Frequency synthesizers employing the phase detector may be used in electronic systems, such as ATE, for generating periodic waveforms.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS</heading> <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a block diagram of a circuit according to the prior art for generating signals of different frequencies using phase-locked loops.</p>
      <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a block diagram of a phase-locked loop according to the prior art, such as may be used in connection with the circuit shown in <figref idrefs="DRAWINGS">FIG. 1</figref>.</p>
      <p num="p-0021"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a block diagram of a frequency synthesizer in accordance with an illustrative embodiment of the invention.</p>
      <p num="p-0022"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a block diagram of a digital phase detector in accordance with an illustrative embodiment of the invention, such as may be used in the frequency synthesizer shown in <figref idrefs="DRAWINGS">FIG. 3</figref>.</p>
      <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a block diagram of a digital phase detector in accordance with another illustrative embodiment of the invention.</p>
      <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a block diagram of embodiment of a down-converter that may be used in the digital phase detector of <figref idrefs="DRAWINGS">FIGS. 4 and 5</figref>.</p>
      <p num="p-0025"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a block diagram of an alternative embodiment of a down-converter that may be used in the digital phase detector of <figref idrefs="DRAWINGS">FIGS. 4 and 5</figref>.</p>
      <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a flow chart showing a process according to an embodiment of the invention for generating a cumulative phase error between a digitized input signal and a reference frequency.</p>
      <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a flow chart showing a process according to an alternative embodiment of the invention for generating a cumulative phase error between a digitized input signal and a reference frequency.</p>
      <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 10</figref> is simplified block diagram of an automatic test system according to an embodiment of the invention, wherein frequency synthesizers such as those shown in <figref idrefs="DRAWINGS">FIG. 3</figref> may be employed to improve signal integrity.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 3</figref> shows an illustrative embodiment of a frequency synthesizer <b>300</b> according to the invention. The synthesizer <b>300</b> has an input for receiving input data indicative of a frequency and phase (F<sub>REF</sub>, φREF) The synthesizer <b>300</b> has an output for generating an output signal F<sub>OUT</sub>. The frequency and phase of F<sub>OUT </sub>are determined by the input data.</p>
    <p num="p-0030">In the illustrative embodiment of <figref idrefs="DRAWINGS">FIG. 3</figref>, the synthesizer <b>300</b> is a feedback circuit having a forward path and a feedback path. The forward path includes a digital phase detector <b>312</b>, a digital loop filter <b>314</b>, a sigma-delta modulator <b>316</b>, a DAC (digital-to-analog converter) <b>318</b>, an analog filter <b>320</b>, and a VCO (voltage-controlled oscillator) <b>322</b>. The feedback path includes an ADC (analog-to-digital converter) <b>310</b>.</p>
    <p num="p-0031">The digital phase detector <b>312</b> has a first input for receiving the input data (F<sub>REF</sub>, φREF) and a second input for receiving a digital feedback signal. The digital phase detector <b>312</b> preferably generates a reference frequency having frequency F<sub>REF </sub>and phase φREF. The digital phase detector compares the reference signal with the feedback signal to generate a digital output signal indicative of the cumulative phase difference between the reference signal and the feedback signal. This is not unlike the manner in which a conventional phase detector produces a phase error proportional to a phase difference between its input signals.</p>
    <p num="p-0032">The digital loop filter <b>314</b> preferably amplifies the digital output signal from the digital phase detector. The digital loop filter <b>314</b> also preferably provides filtering to limit the bandwidth of the feedback loop and reduce noise.</p>
    <p num="p-0033">The sigma-delta modulator <b>316</b> is of a conventional type. It generates an output signal having a lesser number of bits than its input signal, but systematically adds content to its output signal at an elevated sampling rate to effectively regain the lost resolution.</p>
    <p num="p-0034">The DAC <b>318</b> converts the signal at the output of the sigma-delta modulator <b>316</b> to a discrete analog signal, and the filter <b>320</b> smoothes the output of the DAC <b>318</b>. This includes averaging the high frequency content added by the sigma-delta modulator <b>316</b>. The filter <b>320</b> is preferably a low-pass filter. The filter preferably has a bandwidth that is much higher than the bandwidth of the feedback loop, so that it does not affect the stability of the feedback loop. The output of the filter <b>320</b> is fed to the input of the VCO <b>322</b>, which generates F<sub>OUT</sub>.</p>
    <p num="p-0035">To close the feedback loop, the ADC <b>310</b> digitizes F<sub>OUT </sub>and passes the digitized signal (i.e., the feedback signal) back to the second input of the digital phase detector <b>312</b>.</p>
    <p num="p-0036">The frequency synthesizer <b>300</b> provides numerous advantages. Because the synthesizer <b>300</b> does not require a frequency divider (such as divider <b>218</b>), an analog high-gain loop filter (such as <b>212</b>), or an analog phase detector (such as <b>210</b>), noise from these sources is avoided. In addition, the synthesizer <b>300</b> manages its signals in digital form up to the input of the DAC <b>318</b>.</p>
    <p num="p-0037">The DAC <b>318</b> and the ADC <b>310</b> add noise to the synthesizer <b>300</b>. However, the amount of noise these elements add can be kept low through the use of accurate converters and by the filtering operation of the feedback loop.</p>
    <p num="p-0038">The digital loop filter <b>314</b> is preferably programmable to selectively attenuate noise components. For example, if the ADC is known to generate a noise spur at 500 KHz, the digital loop filter <b>314</b> can be designed to have a gain of zero, or substantially zero, at 500 KHz, thus preventing the 500 KHz spur from appearing at the output of the synthesizer. Given the flexibility with which digital filters can be designed, particularly FIR (Finite Impulse Response) filters, frequency “zeroes” can be added to the transfer function of the digital loop filter <b>314</b> as needed for an arbitrary number of noise frequencies from any source. Preferably, the transfer function of the digital loop filter <b>314</b> is field programmable to accommodate particular noise characteristics of any target application.</p>
    <p num="p-0039">The synthesizer <b>300</b> is preferably implemented on a circuit board assembly that includes a combination of digital and analog components. In the preferred embodiment, the digital phase detector <b>312</b>, digital loop filter <b>314</b>, and sigma-delta modulator <b>316</b> are provided together in a single digital component, such as an FPGA (Field Programmable Gate Array) or an ASIC (Application Specific Integrated Circuit). This is not required, however. Alternatively, they can be provided separately, or in the form of discrete logic. Some components can be provided in separate FPGAs, ASICs, or discrete logic, and others can be provided together. The digital phase detector <b>312</b>, digital loop filter <b>314</b>, and sigma-delta modulator <b>316</b> can also be implemented in software that runs on a computer processor.</p>
    <p num="p-0040">The ADC <b>310</b> preferably has a resolution of at least 14 bits and a sampling rate of 100 MSa/s. This is not required, however. The type of converter (e.g., sigma-delta, successive approximation, etc.) is not critical to the invention. For synthesizers that are required to operate over only a narrow frequency range, the ADC <b>310</b> may be implemented as a bandpass sigma-delta converter. The DAC <b>318</b> preferably has a high resolution (e.g., 16-24 bits). Again, the type of converter is not critical to the invention.</p>
    <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows a suitable digital phase detector for the synthesizer <b>300</b> according to an embodiment of the invention. As shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, the first input of the digital phase detector is coupled to a digital oscillator <b>414</b>, and the second input of the digital phase detector is coupled to a down-converter <b>410</b>. Based upon the input data (F<sub>REF</sub>, φ<sub>REF</sub>), the digital oscillator <b>414</b> synthesizes a digital reference signal having frequency a F<sub>OSC </sub>and a phase φ<sub>OSC</sub>. F<sub>OSC </sub>is preferably equal to F<sub>REF</sub>, and φ<sub>OSC </sub>is preferably equal to φ<sub>REF</sub>.</p>
    <p num="p-0042">The digital reference signal is preferably a quadrature reference signal, i.e., it is provided in two parts that represent two sinusoids separated by a phase difference of 90-degrees. Conventionally, a first part of the quadrature reference signal is designated as a cosine and a second part is designated as a sine. Therefore, the first part of the quadrature reference signal has the form Cos(2πF<sub>OSC</sub>t+φ<sub>OSC</sub>) and the second part has the form Sin(2πF<sub>OSC</sub>t+φ<sub>OSC</sub>).</p>
    <p num="p-0043">The quadrature reference signal is provided to the down-converter <b>510</b>, whereupon it is mixed with the feedback signal. Taking the digital phase detector out of the context of the synthesizer <b>300</b>, the feedback signal can be regarded more generally as a sampled periodic signal having the form Cos(2πF<sub>IN</sub>t+φ<sub>IN</sub>).</p>
    <p num="p-0044">The down-converter <b>410</b> produces a difference signal in response to the sampled periodic signal and quadrature reference signal. The difference signal is preferably a quadrature signal having two parts: one part having substantially the form Cos [2π(F<sub>IN</sub>−F<sub>OSC</sub>)t+π<sub>IN</sub>−π<sub>OSC</sub>], and the other part having substantially the form Sin [2π(F<sub>IN</sub>−F<sub>OSC</sub>)t+φ<sub>IN</sub>−φ<sub>OSC</sub>]. Therefore, the frequency of the quadrature difference signal equals the difference between the input and oscillator frequencies, F<sub>IN</sub>−F<sub>OSC</sub>, and the phase of the quadrature difference signal equals the difference between the input and oscillator phases, φ<sub>IN</sub>−φ<sub>OSC</sub>.</p>
    <p num="p-0045">Turning briefly to <figref idrefs="DRAWINGS">FIGS. 6 and 7</figref>, two embodiments are shown of the down-converter <b>410</b>. In <figref idrefs="DRAWINGS">FIG. 6</figref>, a Hilbert filter <b>612</b> generates a 90-degree phase-shifted version of the sampled periodic signal. A delay unit <b>610</b> accounts for any fixed propagation delay in the Hilbert filter <b>612</b>. The output of the delay unit <b>610</b> and the output of the Hilbert filter <b>612</b> together form a quadrature version of the sampled periodic signal. A demodulator <b>614</b> demodulates the quadrature version of the sampled periodic signal with the quadrature reference signal to product the quadrature difference signal.</p>
    <p num="p-0046"> <figref idrefs="DRAWINGS">FIG. 7</figref> shows a far simpler approach. The sampled periodic signal is respectively provided to first and second multipliers <b>710</b> and <b>712</b>. The first multiplier <b>710</b> multiplies the sampled periodic signal by the first part of the quadrature reference signal, and the second multiplier <b>712</b> multiplies the sampled periodic signal by the second part of the quadrature reference signal. Each multiplication generates sum and difference components. First and second digital low-pass filters <b>714</b> and <b>716</b> respectively filter the outputs of the first and second multipliers <b>710</b> and <b>712</b> to remove the sum components and pass the difference components. These difference components form the quadrature difference signal.</p>
    <p num="p-0047">Returning to <figref idrefs="DRAWINGS">FIG. 4</figref>, the quadrature difference signal is provided to a phase extractor <b>416</b>. The phase extractor <b>416</b> generates a cumulative phase difference represented by the quadrature difference signal. In the preferred embodiment, the phase extractor <b>416</b> performs an ATAN2 function. As is known, ATAN2 generates a 4-quadrant inverse tangent of a quotient of two inputs. Where the two inputs to ATAN2 are a sine and a cosine of the same angle, θ, ATAN2 [sin(θ), cos(θ)] is simply the angle, θ. Therefore, ATAN2 of the two parts of the quadrature difference signal evaluates to [2π(F<sub>IN</sub>−F<sub>OSC</sub>)t+φ<sub>IN</sub>−φ<sub>OSC</sub>]. This value corresponds to the cumulative phase difference between the output of the digital oscillator <b>514</b> and the sampled periodic signal. If F<sub>IN</sub>, F<sub>OSC</sub>, φ<sub>IN </sub>and φ<sub>OSC </sub>are constant, the values described by the cumulative phase difference take the form of a straight line over time.</p>
    <p num="p-0048">In the context of the synthesizer <b>300</b>, the cumulative phase difference produced by the phase extractor <b>416</b> provides a digital phase error, which is not unlike the analog phase error generated by the analog phase detector <b>210</b> of the prior art. Optionally, a phase φ<sub>ADJ </sub>may be added to or subtracted from the cumulative phase difference, via a summer <b>420</b>, to adjust the phase error passed to other components of the synthesizer <b>300</b>. Adding or subtracting phase via the summer <b>420</b> has the effect of shifting the phase of the synthesizer's output signal, F<sub>OUT </sub>.</p>
    <p num="p-0049">For the digital phase detector of <figref idrefs="DRAWINGS">FIG. 4</figref> to perform properly, the digital oscillator <b>414</b> should be able to generate the quadrature reference signal with precision. For example, F<sub>OSC </sub>should substantially equal the frequency specified by F<sub>REF </sub>(nominally, F<sub>OSC </sub>and F<sub>REF </sub>are equal) and (φ<sub>OSC </sub>must substantially equal the phase specified by (φ<sub>REF </sub>(nominally, (φ<sub>OSC </sub>and (φ<sub>REF </sub>are equal). This requirement places significant demands on the digital oscillator <b>414</b>, as it is required to produce precise values of the quadrature reference signal on the fly and at the requisite sampling rate.</p>
    <p num="p-0050">This requirement can be achieved with relative ease if F<sub>OSC </sub>and F<sub>S </sub>are related, such that K/F<sub>OSC</sub>=L/F<sub>S</sub>, where K and L are both integers. In this case, the digital oscillator <b>414</b> can employ a look-up table for generating the quadrature reference signal. The look-up table associates pre-stored values of the quadrature reference signal with successive cycles of the sample clock. The digital oscillator can thus generate the quadrature reference signal simply by cycling through values stored its look-up table.</p>
    <p num="p-0051">The situation becomes more complex, however, if K/F<sub>OSC </sub>does not equal L/F<sub>s</sub>. Under this circumstance, a simple look-up table cannot be used because the values that are proper for one iteration through the look-up table become improper for other iterations. A different solution is required. One solution is to provide the digital oscillator <b>414</b> with a computing engine for calculating values of the quadrature reference signal on the fly and at speed. However, this solution is complex.</p>
    <p num="p-0052">Another solution is shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, which shows an alternative embodiment of the digital phase detector <b>312</b>. The down-converter <b>510</b>, phase extractor <b>516</b>, and summer <b>520</b> of <figref idrefs="DRAWINGS">FIG. 5</figref> are substantially the same as the down-converter <b>410</b>, phase extractor <b>416</b>, and summer <b>420</b> of <figref idrefs="DRAWINGS">FIG. 4</figref>. However, <figref idrefs="DRAWINGS">FIG. 5</figref> also includes a calculation unit <b>512</b>, an accumulator <b>518</b>, and a second summer <b>522</b>.</p>
    <p num="p-0053">The calculation unit <b>512</b> divides the input data (F<sub>REF</sub>, φ<sub>REF</sub>) into two parts, a primary part and a secondary part. The primary part (F<sub>OSC </sub>, φ<sub>OSC </sub>) represents an approximation of the reference signal (F<sub>REF</sub>, φ<sub>REF </sub>) that the digital oscillator <b>514</b> can readily generate, such as by using a look-up table. The secondary part (φ<sub>RES</sub>) represents a residual phase value, i.e., the error in the above approximation. The primary part preferably meets the requirement that K/F<sub>OSC</sub>=L/F<sub>S</sub>. If F<sub>OSC </sub>does not equal F<sub>REF</sub>, then as a matter of convention K and L are preferably selected such that F<sub>OSC </sub>is slightly greater than F<sub>REF</sub>. Therefore, the secondary part, (φ<sub>RES</sub>, represents the phase difference between F<sub>OSC </sub>and F<sub>REF </sub>that accrues over each cycle of F<sub>S</sub>.</p>
    <p num="p-0054">The accumulator <b>518</b> accumulates (i.e., adds to its own contents) values of φ<sub>RES </sub>on each cycle of F<sub>S</sub>. The values held by the accumulator <b>518</b>, when viewed over time, thus take the form of a straight line.</p>
    <p num="p-0055">The output of the phase extractor <b>516</b> does not account for the secondary part of the input data. The summer <b>522</b> corrects this output by subtracting the output of the accumulator <b>518</b> from the output of the phase extractor <b>516</b>. The output of the summer <b>522</b> thus accounts for both the primary and secondary parts of the input data, and produces an accurate representation of phase error between the sampled periodic signal and the reference (i.e., F<sub>REF</sub>, (φ<sub>REF</sub>).</p>
    <p num="p-0056">The general implementations of the digital phase detectors of <figref idrefs="DRAWINGS">FIGS. 4 and 5</figref> have been described above in connection with <figref idrefs="DRAWINGS">FIG. 3</figref>. Certain elements, such as the ATAN2 function and the accumulator <b>518</b>, have logic definitions that are commercially available. These definitions may be purchased, downloaded, and embodied in an FPGA or ASIC with little original design work.</p>
    <p num="p-0057">The reference data (F<sub>REF</sub>, φ<sub>REF</sub>) is preferably variable. When the digital phase detector of <figref idrefs="DRAWINGS">FIGS. 4</figref> or <b>5</b> is used in a synthesizer, the reference data is preferably programmable for establishing different output frequencies. The values of the integers K and L are preferably updated each time a new value of reference data is programmed. To minimize the size of the residue, K is preferably made as large as practicable. K and L may be computed manually, or may be generated by software, firmware, or hardware based upon the desired output frequency and the sampling rate.</p>
    <p num="p-0058">The digital phase detectors of <figref idrefs="DRAWINGS">FIGS. 4 and 5</figref> offer many benefits. For example, phase error is updated at a high frequency, such as once per cycle of the sample clock. In addition, phase error is provided with exceedingly high resolution. Because the phase residue, φ<sub>RES</sub>, is managed independently of the primary part of the reference frequency, a large number of bits of numerical precision can be applied to φ<sub>RES</sub>. Also, the contribution of φ<sub>RES </sub>to the overall phase error can be made exceedingly small by increasing the number of cycles of F<sub>OSC </sub>(i.e., the value of K) that are stored in the look-up table used to implement the digital oscillator <b>514</b>.</p>
    <p num="p-0059"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows a process according to an embodiment of the invention for measuring a cumulative phase difference between a periodic sampled signal and a digital oscillatory reference signal. By way of example, both the digital phase detector of <figref idrefs="DRAWINGS">FIG. 4</figref> and the digital phase detector of <figref idrefs="DRAWINGS">FIG. 5</figref> can be arranged to conduct this process.</p>
    <p num="p-0060"> <figref idrefs="DRAWINGS">FIG. 9</figref> shows a process according to another embodiment of the invention for measuring a cumulative phase difference between a periodic sampled signal and a digital oscillatory reference signal. By way of example, the digital phase detector of <figref idrefs="DRAWINGS">FIG. 5</figref> can be arranged to conduct this process.</p>
    <p num="p-0061"> <figref idrefs="DRAWINGS">FIG. 10</figref> shows an application of frequency synthesizers of the type shown in <figref idrefs="DRAWINGS">FIG. 3</figref>. An automatic test system <b>1012</b> is controlled by a host computer <b>1010</b> for testing a DUT (device under test) <b>1040</b>. The automatic test system <b>1012</b> includes instruments, such as an analog instrument <b>1020</b>, a digitizer <b>1022</b>, and an arbitrary waveform generator (AWG) <b>1024</b>. The automatic test system <b>1012</b> may also include a plurality of digital electronic channels, shown generally as digital pins <b>1026</b>, <b>1028</b>, and <b>1030</b>. The digital electronic channels are arranged for sourcing and sensing digital signals.</p>
    <p num="p-0062">Notably, the automatic test system <b>1012</b> includes a plurality of frequency synthesizers <b>1016</b> <i>a</i>-<i>g</i>. These synthesizers are of the same general type as that shown in <figref idrefs="DRAWINGS">FIG. 3</figref>. The synthesizers <b>1016</b> <i>a</i>-<i>g </i>each receive a clock signal, F<sub>S</sub>, from a system clock <b>1014</b>. They also each receive respective input data (F<sub>REF</sub>, φ<sub>REF </sub>) for specifying desired output frequencies and phases. In response to their clock and respective input data, the frequency synthesizers <b>1016</b> <i>a</i>-<i>g </i>each generate a respective periodic output signal. These output signals can be provided to the instruments <b>1020</b>, <b>1022</b>, and <b>1024</b>, which may require frequency references or clocks for their normal operation. The output signals can also be used as clocks for controlling the digital pins <b>1026</b>, <b>1028</b>, and <b>1030</b>. A frequency synthesizer can be used as input to a pattern generator <b>1018</b>. The pattern generator <b>1018</b> can work in conjunction with frequency synthesizers for causing the digital pins to source and/or sense digital signals with specified formatting and at precisely controlled instants of time.</p>
    <p num="p-0063">The embodiments disclosed herein may be varied within the scope of the invention. For example, the digital phase detectors shown in <figref idrefs="DRAWINGS">FIGS. 4 and 5</figref> have been shown and described for use in connection with frequency synthesizers, such as the one shown in <figref idrefs="DRAWINGS">FIG. 3</figref>. Alternatively, however, these digital phase detectors may be used in any application to measure a phase difference between an input signal and a reference.</p>
    <p num="p-0064">As shown and described, the synthesizer of <figref idrefs="DRAWINGS">FIG. 3</figref> includes a digital loop filter <b>314</b>. Alternatively, an analog loop filter, similar to the filter <b>212</b>, may be inserted at the output of the DAC <b>318</b>, and the digital loop filter <b>314</b> may be omitted.</p>
    <p num="p-0065">As shown and described, the synthesizer <b>300</b> includes a sigma-delta modulator <b>316</b>. Alternatively, however, the sigma-delta modulator may be omitted.</p>
    <p num="p-0066">As used herein, the words “comprising,” “having,” and “including,” as well as grammatical variations of these words, do not signal closed groups of elements, but rather open-ended groups that may contain additional elements. In addition, the word “coupling” and grammatical variations thereof do not require a direct connection between elements, but designate connections that may be direct or indirect. Therefore, elements may be connected between elements that are “coupled” together.</p>
    <p num="p-0067">The embodiments disclosed herein involve the use of digital electronics for performing mathematical functions. Owing to the flexibility of mathematics, different mathematical operations or combinations may be used for achieving substantially the same results as are achieved herein in equivalent ways. These variations are intended to fall within the scope of the invention.</p>
    <p num="p-0068">Therefore, the embodiments disclosed herein should not be construed as limiting.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4090145">US4090145</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 8, 1972</td><td class="patent-data-table-td patent-date-value">May 16, 1978</td><td class="patent-data-table-td ">Webb Joseph A</td><td class="patent-data-table-td ">Digital quadrature demodulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4156204">US4156204</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 3, 1976</td><td class="patent-data-table-td patent-date-value">May 22, 1979</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Voltage controlled oscillator with frequency and phase control loop</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6603362">US6603362</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 14, 2000</td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td ">Intersil Americas Inc.</td><td class="patent-data-table-td ">Subsampling digitizer-based frequency synthesizer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6807134">US6807134</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 27, 2000</td><td class="patent-data-table-td patent-date-value">Oct 19, 2004</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Asymmetry detection apparatus, jitter detection apparatus, and recording/reproduction apparatus</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Danny Abramovitch, "<a href='http://scholar.google.com/scholar?q="Phase-Locked+Loops%3A+A+Control+Centric+Tutorial%2C"'>Phase-Locked Loops: A Control Centric Tutorial,</a>" May 8, 2002, Communications and Research Lab, Agilent Labs.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7635997">US7635997</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 2005</td><td class="patent-data-table-td patent-date-value">Dec 22, 2009</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Circuit for and method of changing a frequency in a circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7711328">US7711328</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2006</td><td class="patent-data-table-td patent-date-value">May 4, 2010</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method of and circuit for sampling a frequency difference in an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7724096">US7724096</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2007</td><td class="patent-data-table-td patent-date-value">May 25, 2010</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Method and system for signal generation via a PLL with undersampled feedback</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7915999">US7915999</a></td><td class="patent-data-table-td patent-date-value">May 29, 2007</td><td class="patent-data-table-td patent-date-value">Mar 29, 2011</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Method and system for simultaneous transmission and reception of FM signals utilizing a DDFS clocked by an RFID PLL</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7920893">US7920893</a></td><td class="patent-data-table-td patent-date-value">May 29, 2007</td><td class="patent-data-table-td patent-date-value">Apr 5, 2011</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Method and system for transmission or reception of FM signals utilizing a DDFS clocked by an RFID PLL</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8086190">US8086190</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2008</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Method and system for reconfigurable devices for multi-frequency coexistence</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8368440">US8368440</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 8, 2011</td><td class="patent-data-table-td patent-date-value">Feb 5, 2013</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Phase-locked-loop circuit including digitally-controlled oscillator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8432203">US8432203</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 9, 2012</td><td class="patent-data-table-td patent-date-value">Apr 30, 2013</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">System including circuitry for controlling a characteristic of a periodic signal and method for adjusting a signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8437706">US8437706</a></td><td class="patent-data-table-td patent-date-value">Apr 5, 2011</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Method and system for transmission or reception of FM signals utilizing a DDFS clocked by an RFID PLL</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8664986">US8664986</a></td><td class="patent-data-table-td patent-date-value">Jul 9, 2012</td><td class="patent-data-table-td patent-date-value">Mar 4, 2014</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">System, method and emulation circuitry useful for adjusting a characteristic of a periodic signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120280731">US20120280731</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 8, 2011</td><td class="patent-data-table-td patent-date-value">Nov 8, 2012</td><td class="patent-data-table-td ">Tsinghua University</td><td class="patent-data-table-td ">Phase-locked-loop circuit including digitally-controlled oscillator</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S156000">327/156</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S113000">327/113</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc331/defs331.htm&usg=AFQjCNHhVSrSreshQPR_PYhdLJ0aw9tBCQ#C331S025000">331/25</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S107000">327/107</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0025040000">G01R25/04</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007087000">H03L7/087</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007085000">H03L7/085</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0025000000">G01R25/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0031317000">G01R31/317</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007000000">H03L7/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03D0013000000">H03D13/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0031319000">G01R31/319</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007160000">H03L7/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03D0003000000">H03D3/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007091000">H03L7/091</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0031280000">G01R31/28</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/16">H03L7/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G01R25/04">G01R25/04</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/085">H03L7/085</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/091">H03L7/091</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/087">H03L7/087</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03D13/003">H03D13/003</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G01R31/31922">G01R31/31922</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G6hhBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G01R31/31709">G01R31/31709</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03D13/00B</span>, <span class="nested-value">H03L7/16</span>, <span class="nested-value">H03L7/091</span>, <span class="nested-value">G01R31/317J1</span>, <span class="nested-value">G01R25/04</span>, <span class="nested-value">G01R31/319S2</span>, <span class="nested-value">H03L7/085</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 7, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 13, 2010</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-14 IS CONFIRMED. CLAIMS 15-22 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090728</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 13, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TERADYNE, INC, MASSACHUSETTS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:022668/0750</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090427</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TERADYNE, INC,MASSACHUSETTS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22668/750</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:22668/750</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:22668/750</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;US-ASSIGNMENT DATABASE UPDATED:20100408;REEL/FRAME:22668/750</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:22668/750</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:22668/750</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 3, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, TE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:TERADYNE, INC.;REEL/FRAME:021912/0762</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20081114</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT,TEX</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:TERADYNE, INC.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:21912/762</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:TERADYNE, INC.;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:21912/762</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:TERADYNE, INC.;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:21912/762</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:TERADYNE, INC.;US-ASSIGNMENT DATABASE UPDATED:20100408;REEL/FRAME:21912/762</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:TERADYNE, INC.;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:21912/762</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:TERADYNE, INC.;REEL/FRAME:21912/762</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TERADYNE, INC., MASSACHUSETTS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XU, FANG;REEL/FRAME:017771/0600</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040402</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3xzXNaVB3wBj9TJpsc__UlPd1DZw\u0026id=G6hhBQABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2PaSp8K5ZaDS4QoXGAT0LFeMx0ug\u0026id=G6hhBQABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U27fQthjYIqUgrcjuseQqHyA5279w","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/High_performance_signal_generation.pdf?id=G6hhBQABERAJ\u0026output=pdf\u0026sig=ACfU3U1f6wGC3uKHMBVC-7XttWy0sPFJEg"},"sample_url":"http://www.google.com/patents/reader?id=G6hhBQABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>