
Node 2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006c  00800200  00000b36  00000bca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080026c  0080026c  00000c36  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c36  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000278  00000000  00000000  00000c66  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001891  00000000  00000000  00000ede  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cf1  00000000  00000000  0000276f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000011e2  00000000  00000000  00003460  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000500  00000000  00000000  00004644  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000681  00000000  00000000  00004b44  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000009cc  00000000  00000000  000051c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e0  00000000  00000000  00005b91  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	f2 c0       	rjmp	.+484    	; 0x1f2 <__vector_3>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	9a c1       	rjmp	.+820    	; 0x386 <__vector_20>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ea c4       	rjmp	.+2516   	; 0xa3e <__vector_26>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	25 c4       	rjmp	.+2122   	; 0x8e8 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	8f 04       	cpc	r8, r15
  e6:	e1 04       	cpc	r14, r1
  e8:	e1 04       	cpc	r14, r1
  ea:	e1 04       	cpc	r14, r1
  ec:	e1 04       	cpc	r14, r1
  ee:	e1 04       	cpc	r14, r1
  f0:	e1 04       	cpc	r14, r1
  f2:	e1 04       	cpc	r14, r1
  f4:	8f 04       	cpc	r8, r15
  f6:	e1 04       	cpc	r14, r1
  f8:	e1 04       	cpc	r14, r1
  fa:	e1 04       	cpc	r14, r1
  fc:	e1 04       	cpc	r14, r1
  fe:	e1 04       	cpc	r14, r1
 100:	e1 04       	cpc	r14, r1
 102:	e1 04       	cpc	r14, r1
 104:	91 04       	cpc	r9, r1
 106:	e1 04       	cpc	r14, r1
 108:	e1 04       	cpc	r14, r1
 10a:	e1 04       	cpc	r14, r1
 10c:	e1 04       	cpc	r14, r1
 10e:	e1 04       	cpc	r14, r1
 110:	e1 04       	cpc	r14, r1
 112:	e1 04       	cpc	r14, r1
 114:	e1 04       	cpc	r14, r1
 116:	e1 04       	cpc	r14, r1
 118:	e1 04       	cpc	r14, r1
 11a:	e1 04       	cpc	r14, r1
 11c:	e1 04       	cpc	r14, r1
 11e:	e1 04       	cpc	r14, r1
 120:	e1 04       	cpc	r14, r1
 122:	e1 04       	cpc	r14, r1
 124:	91 04       	cpc	r9, r1
 126:	e1 04       	cpc	r14, r1
 128:	e1 04       	cpc	r14, r1
 12a:	e1 04       	cpc	r14, r1
 12c:	e1 04       	cpc	r14, r1
 12e:	e1 04       	cpc	r14, r1
 130:	e1 04       	cpc	r14, r1
 132:	e1 04       	cpc	r14, r1
 134:	e1 04       	cpc	r14, r1
 136:	e1 04       	cpc	r14, r1
 138:	e1 04       	cpc	r14, r1
 13a:	e1 04       	cpc	r14, r1
 13c:	e1 04       	cpc	r14, r1
 13e:	e1 04       	cpc	r14, r1
 140:	e1 04       	cpc	r14, r1
 142:	e1 04       	cpc	r14, r1
 144:	dd 04       	cpc	r13, r13
 146:	e1 04       	cpc	r14, r1
 148:	e1 04       	cpc	r14, r1
 14a:	e1 04       	cpc	r14, r1
 14c:	e1 04       	cpc	r14, r1
 14e:	e1 04       	cpc	r14, r1
 150:	e1 04       	cpc	r14, r1
 152:	e1 04       	cpc	r14, r1
 154:	ba 04       	cpc	r11, r10
 156:	e1 04       	cpc	r14, r1
 158:	e1 04       	cpc	r14, r1
 15a:	e1 04       	cpc	r14, r1
 15c:	e1 04       	cpc	r14, r1
 15e:	e1 04       	cpc	r14, r1
 160:	e1 04       	cpc	r14, r1
 162:	e1 04       	cpc	r14, r1
 164:	e1 04       	cpc	r14, r1
 166:	e1 04       	cpc	r14, r1
 168:	e1 04       	cpc	r14, r1
 16a:	e1 04       	cpc	r14, r1
 16c:	e1 04       	cpc	r14, r1
 16e:	e1 04       	cpc	r14, r1
 170:	e1 04       	cpc	r14, r1
 172:	e1 04       	cpc	r14, r1
 174:	ae 04       	cpc	r10, r14
 176:	e1 04       	cpc	r14, r1
 178:	e1 04       	cpc	r14, r1
 17a:	e1 04       	cpc	r14, r1
 17c:	e1 04       	cpc	r14, r1
 17e:	e1 04       	cpc	r14, r1
 180:	e1 04       	cpc	r14, r1
 182:	e1 04       	cpc	r14, r1
 184:	cc 04       	cpc	r12, r12

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e6 e3       	ldi	r30, 0x36	; 54
 19e:	fb e0       	ldi	r31, 0x0B	; 11
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	ac 36       	cpi	r26, 0x6C	; 108
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	ac e6       	ldi	r26, 0x6C	; 108
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a8 38       	cpi	r26, 0x88	; 136
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	35 d1       	rcall	.+618    	; 0x42c <main>
 1c2:	b7 c4       	rjmp	.+2414   	; 0xb32 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:
#include <util/delay.h>


void adc_init(void){
	//Use avcc as vref
	ADMUX |= (1<<REFS0);
 1c6:	ec e7       	ldi	r30, 0x7C	; 124
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	80 64       	ori	r24, 0x40	; 64
 1ce:	80 83       	st	Z, r24
	
	
	
	//Set prescaler to 128
	ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
 1d0:	ea e7       	ldi	r30, 0x7A	; 122
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	87 60       	ori	r24, 0x07	; 7
 1d8:	80 83       	st	Z, r24
	
	//Set ADC auto triger mode
	ADCSRA |= (1<<ADATE);
 1da:	80 81       	ld	r24, Z
 1dc:	80 62       	ori	r24, 0x20	; 32
 1de:	80 83       	st	Z, r24
	
	
	//Turn on adc, start conversion
	ADCSRA |= (1<<ADEN) | (1<<ADSC);
 1e0:	80 81       	ld	r24, Z
 1e2:	80 6c       	ori	r24, 0xC0	; 192
 1e4:	80 83       	st	Z, r24
 1e6:	08 95       	ret

000001e8 <adc_read>:
	 
}

uint16_t adc_read(uint8_t channel){
	return ADC;
 1e8:	80 91 78 00 	lds	r24, 0x0078
 1ec:	90 91 79 00 	lds	r25, 0x0079
 1f0:	08 95       	ret

000001f2 <__vector_3>:
#include "mcp2515_registers.h"
#include <stdio.h>

static uint8_t can_message_available_var = 0;

ISR(INT2_vect){
 1f2:	1f 92       	push	r1
 1f4:	0f 92       	push	r0
 1f6:	0f b6       	in	r0, 0x3f	; 63
 1f8:	0f 92       	push	r0
 1fa:	11 24       	eor	r1, r1
 1fc:	8f 93       	push	r24
	can_message_available_var = 1;
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	80 93 6c 02 	sts	0x026C, r24
}
 204:	8f 91       	pop	r24
 206:	0f 90       	pop	r0
 208:	0f be       	out	0x3f, r0	; 63
 20a:	0f 90       	pop	r0
 20c:	1f 90       	pop	r1
 20e:	18 95       	reti

00000210 <can_message_available>:

uint8_t can_message_available(){
	return can_message_available_var;
}
 210:	80 91 6c 02 	lds	r24, 0x026C
 214:	08 95       	ret

00000216 <can_init>:

void can_init(){
	mcp2515_init();
 216:	65 d1       	rcall	.+714    	; 0x4e2 <mcp2515_init>
	mcp2515_reset();
 218:	a1 d1       	rcall	.+834    	; 0x55c <mcp2515_reset>
	
	
	
	
	//Receive every message, no filter
 	mcp2515_write(RXB0CTRL, RXB_RXM1 | RXB_RXM0);
 21a:	60 e6       	ldi	r22, 0x60	; 96
 21c:	80 e6       	ldi	r24, 0x60	; 96
 21e:	71 d1       	rcall	.+738    	; 0x502 <mcp2515_write>
	 
	 //Enable interrupt on received message in both buffers
	 mcp2515_write(CANINTE, 0x03);
 220:	63 e0       	ldi	r22, 0x03	; 3
 222:	8b e2       	ldi	r24, 0x2B	; 43
 224:	6e d1       	rcall	.+732    	; 0x502 <mcp2515_write>
 	
	//Set mode to normal operation
	mcp2515_write(CANCTRL,MODE_NORMAL);
 226:	60 e0       	ldi	r22, 0x00	; 0
 228:	8f e0       	ldi	r24, 0x0F	; 15
 22a:	6b d1       	rcall	.+726    	; 0x502 <mcp2515_write>
	

	
	//Enable interrupt on falling edge of INT2, PD2, pin 19 on arduino
	EICRA |= (1<<ISC21); 
 22c:	e9 e6       	ldi	r30, 0x69	; 105
 22e:	f0 e0       	ldi	r31, 0x00	; 0
 230:	80 81       	ld	r24, Z
 232:	80 62       	ori	r24, 0x20	; 32
 234:	80 83       	st	Z, r24
	EIMSK |= (1<<INT2);
 236:	ea 9a       	sbi	0x1d, 2	; 29
 238:	08 95       	ret

0000023a <can_transmit>:
}

void can_transmit(can_message_t message){
 23a:	ef 92       	push	r14
 23c:	ff 92       	push	r15
 23e:	0f 93       	push	r16
 240:	1f 93       	push	r17
 242:	cf 93       	push	r28
 244:	df 93       	push	r29
 246:	cd b7       	in	r28, 0x3d	; 61
 248:	de b7       	in	r29, 0x3e	; 62
 24a:	2b 97       	sbiw	r28, 0x0b	; 11
 24c:	0f b6       	in	r0, 0x3f	; 63
 24e:	f8 94       	cli
 250:	de bf       	out	0x3e, r29	; 62
 252:	0f be       	out	0x3f, r0	; 63
 254:	cd bf       	out	0x3d, r28	; 61
 256:	e9 82       	std	Y+1, r14	; 0x01
 258:	fa 82       	std	Y+2, r15	; 0x02
 25a:	0b 83       	std	Y+3, r16	; 0x03
 25c:	1c 83       	std	Y+4, r17	; 0x04
 25e:	2d 83       	std	Y+5, r18	; 0x05
 260:	3e 83       	std	Y+6, r19	; 0x06
 262:	4f 83       	std	Y+7, r20	; 0x07
 264:	58 87       	std	Y+8, r21	; 0x08
 266:	69 87       	std	Y+9, r22	; 0x09
 268:	7a 87       	std	Y+10, r23	; 0x0a
 26a:	8b 87       	std	Y+11, r24	; 0x0b
 26c:	e9 80       	ldd	r14, Y+1	; 0x01
 26e:	fa 80       	ldd	r15, Y+2	; 0x02
	//Use buffer 0
	
	//Load ID
	mcp2515_write(TXB0SIDH, (0xff & (message.id >> 3))); //load high
 270:	b7 01       	movw	r22, r14
 272:	76 95       	lsr	r23
 274:	67 95       	ror	r22
 276:	76 95       	lsr	r23
 278:	67 95       	ror	r22
 27a:	76 95       	lsr	r23
 27c:	67 95       	ror	r22
 27e:	81 e3       	ldi	r24, 0x31	; 49
 280:	40 d1       	rcall	.+640    	; 0x502 <mcp2515_write>
	mcp2515_write(TXB0SIDL, 0xe0 & (message.id << 5));
 282:	6e 2d       	mov	r22, r14
 284:	62 95       	swap	r22
 286:	66 0f       	add	r22, r22
 288:	60 7e       	andi	r22, 0xE0	; 224
 28a:	82 e3       	ldi	r24, 0x32	; 50
 28c:	3a d1       	rcall	.+628    	; 0x502 <mcp2515_write>
	
	//Set length
	mcp2515_write(TXB0DLC, 0x0f & message.length);
 28e:	60 2f       	mov	r22, r16
 290:	6f 70       	andi	r22, 0x0F	; 15
 292:	85 e3       	ldi	r24, 0x35	; 53
 294:	36 d1       	rcall	.+620    	; 0x502 <mcp2515_write>
	
	//Load data
	for (uint8_t i = 0; i < message.length; i++){
 296:	00 23       	and	r16, r16
 298:	71 f0       	breq	.+28     	; 0x2b6 <can_transmit+0x7c>
 29a:	7e 01       	movw	r14, r28
 29c:	84 e0       	ldi	r24, 0x04	; 4
 29e:	e8 0e       	add	r14, r24
 2a0:	f1 1c       	adc	r15, r1
 2a2:	0a 5c       	subi	r16, 0xCA	; 202
 2a4:	16 e3       	ldi	r17, 0x36	; 54
		mcp2515_write(TXB0D0+i, message.data[i]);
 2a6:	f7 01       	movw	r30, r14
 2a8:	61 91       	ld	r22, Z+
 2aa:	7f 01       	movw	r14, r30
 2ac:	81 2f       	mov	r24, r17
 2ae:	29 d1       	rcall	.+594    	; 0x502 <mcp2515_write>
 2b0:	1f 5f       	subi	r17, 0xFF	; 255
	
	//Set length
	mcp2515_write(TXB0DLC, 0x0f & message.length);
	
	//Load data
	for (uint8_t i = 0; i < message.length; i++){
 2b2:	10 13       	cpse	r17, r16
 2b4:	f8 cf       	rjmp	.-16     	; 0x2a6 <can_transmit+0x6c>
		mcp2515_write(TXB0D0+i, message.data[i]);
	}
	
	//Send request to send
	mcp2515_rts(1);
 2b6:	81 e0       	ldi	r24, 0x01	; 1
 2b8:	33 d1       	rcall	.+614    	; 0x520 <mcp2515_rts>
	
}
 2ba:	2b 96       	adiw	r28, 0x0b	; 11
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	f8 94       	cli
 2c0:	de bf       	out	0x3e, r29	; 62
 2c2:	0f be       	out	0x3f, r0	; 63
 2c4:	cd bf       	out	0x3d, r28	; 61
 2c6:	df 91       	pop	r29
 2c8:	cf 91       	pop	r28
 2ca:	1f 91       	pop	r17
 2cc:	0f 91       	pop	r16
 2ce:	ff 90       	pop	r15
 2d0:	ef 90       	pop	r14
 2d2:	08 95       	ret

000002d4 <can_recive>:

void can_recive(can_message_t *message){
 2d4:	0f 93       	push	r16
 2d6:	1f 93       	push	r17
 2d8:	cf 93       	push	r28
 2da:	df 93       	push	r29
 2dc:	ec 01       	movw	r28, r24
	//Read id
	message->id = mcp2515_read(RXB0SIDH) << 3;
 2de:	81 e6       	ldi	r24, 0x61	; 97
 2e0:	02 d1       	rcall	.+516    	; 0x4e6 <mcp2515_read>
 2e2:	98 e0       	ldi	r25, 0x08	; 8
 2e4:	89 9f       	mul	r24, r25
 2e6:	80 01       	movw	r16, r0
 2e8:	11 24       	eor	r1, r1
 2ea:	19 83       	std	Y+1, r17	; 0x01
 2ec:	08 83       	st	Y, r16
	message->id |= (7 & (mcp2515_read(RXB0SIDL) >> 5)) ;
 2ee:	82 e6       	ldi	r24, 0x62	; 98
 2f0:	fa d0       	rcall	.+500    	; 0x4e6 <mcp2515_read>
 2f2:	82 95       	swap	r24
 2f4:	86 95       	lsr	r24
 2f6:	87 70       	andi	r24, 0x07	; 7
 2f8:	08 2b       	or	r16, r24
 2fa:	19 83       	std	Y+1, r17	; 0x01
 2fc:	08 83       	st	Y, r16

	
	//Read length
	message->length = 0x0f & mcp2515_read(RXB0DLC);
 2fe:	85 e6       	ldi	r24, 0x65	; 101
 300:	f2 d0       	rcall	.+484    	; 0x4e6 <mcp2515_read>
 302:	8f 70       	andi	r24, 0x0F	; 15
 304:	8a 83       	std	Y+2, r24	; 0x02
	
	//Read data
	for (uint8_t i = 0; i < message->length; i++){
 306:	88 23       	and	r24, r24
 308:	61 f0       	breq	.+24     	; 0x322 <can_recive+0x4e>
 30a:	10 e0       	ldi	r17, 0x00	; 0
		message->data[i] = mcp2515_read(RXB0D0+i);
 30c:	86 e6       	ldi	r24, 0x66	; 102
 30e:	81 0f       	add	r24, r17
 310:	ea d0       	rcall	.+468    	; 0x4e6 <mcp2515_read>
 312:	fe 01       	movw	r30, r28
 314:	e1 0f       	add	r30, r17
 316:	f1 1d       	adc	r31, r1
 318:	83 83       	std	Z+3, r24	; 0x03
	
	//Read length
	message->length = 0x0f & mcp2515_read(RXB0DLC);
	
	//Read data
	for (uint8_t i = 0; i < message->length; i++){
 31a:	1f 5f       	subi	r17, 0xFF	; 255
 31c:	8a 81       	ldd	r24, Y+2	; 0x02
 31e:	18 17       	cp	r17, r24
 320:	a8 f3       	brcs	.-22     	; 0x30c <can_recive+0x38>
	}
	
	//Clear interrupt flags

	//Has to be written twise to work
	mcp2515_bit_modify(CANINTF, 0x01, 0x00);
 322:	40 e0       	ldi	r20, 0x00	; 0
 324:	61 e0       	ldi	r22, 0x01	; 1
 326:	8c e2       	ldi	r24, 0x2C	; 44
 328:	05 d1       	rcall	.+522    	; 0x534 <mcp2515_bit_modify>
	mcp2515_bit_modify(CANINTF, 0x01, 0x00);
 32a:	40 e0       	ldi	r20, 0x00	; 0
 32c:	61 e0       	ldi	r22, 0x01	; 1
 32e:	8c e2       	ldi	r24, 0x2C	; 44
 330:	01 d1       	rcall	.+514    	; 0x534 <mcp2515_bit_modify>
	//printf("Can interrupt flags = %02x | ", mcp2515_read(CANINTF));
	can_message_available_var = 0;	
 332:	10 92 6c 02 	sts	0x026C, r1

	
	
 336:	df 91       	pop	r29
 338:	cf 91       	pop	r28
 33a:	1f 91       	pop	r17
 33c:	0f 91       	pop	r16
 33e:	08 95       	ret

00000340 <board_init>:
}



void board_init(){
	adc_init();
 340:	42 df       	rcall	.-380    	; 0x1c6 <adc_init>
	DDRH |= (1<<PH0);
 342:	e1 e0       	ldi	r30, 0x01	; 1
 344:	f1 e0       	ldi	r31, 0x01	; 1
 346:	80 81       	ld	r24, Z
 348:	81 60       	ori	r24, 0x01	; 1
 34a:	80 83       	st	Z, r24
	PORTH |= (1<<PH0);
 34c:	e2 e0       	ldi	r30, 0x02	; 2
 34e:	f1 e0       	ldi	r31, 0x01	; 1
 350:	80 81       	ld	r24, Z
 352:	81 60       	ori	r24, 0x01	; 1
 354:	80 83       	st	Z, r24
 356:	08 95       	ret

00000358 <board_update_ball_status>:

	
}

void board_update_ball_status(){
	uint16_t reading = adc_read(0);
 358:	80 e0       	ldi	r24, 0x00	; 0
 35a:	46 df       	rcall	.-372    	; 0x1e8 <adc_read>
	if(reading < beam_threshold){
 35c:	c2 97       	sbiw	r24, 0x32	; 50
 35e:	70 f4       	brcc	.+28     	; 0x37c <board_update_ball_status+0x24>
		
		if (ball_down_counter >= 2){
 360:	80 91 6e 02 	lds	r24, 0x026E
 364:	82 30       	cpi	r24, 0x02	; 2
 366:	20 f0       	brcs	.+8      	; 0x370 <board_update_ball_status+0x18>
			
			ball_status = 1;
 368:	81 e0       	ldi	r24, 0x01	; 1
 36a:	80 93 6d 02 	sts	0x026D, r24
 36e:	08 95       	ret
		}
		else{
			ball_status = 0;
 370:	10 92 6d 02 	sts	0x026D, r1
			ball_down_counter++;
 374:	8f 5f       	subi	r24, 0xFF	; 255
 376:	80 93 6e 02 	sts	0x026E, r24
 37a:	08 95       	ret
		}
		
	}
	
	else {
		ball_down_counter = 0;
 37c:	10 92 6e 02 	sts	0x026E, r1
		ball_status = 0;
 380:	10 92 6d 02 	sts	0x026D, r1
 384:	08 95       	ret

00000386 <__vector_20>:
uint8_t ball_status = 0;

static const uint16_t beam_threshold = 50;

//Runs every 20ms. Uses same timer as the servo
ISR(TIMER1_OVF_vect){
 386:	1f 92       	push	r1
 388:	0f 92       	push	r0
 38a:	0f b6       	in	r0, 0x3f	; 63
 38c:	0f 92       	push	r0
 38e:	11 24       	eor	r1, r1
 390:	0b b6       	in	r0, 0x3b	; 59
 392:	0f 92       	push	r0
 394:	2f 93       	push	r18
 396:	3f 93       	push	r19
 398:	4f 93       	push	r20
 39a:	5f 93       	push	r21
 39c:	6f 93       	push	r22
 39e:	7f 93       	push	r23
 3a0:	8f 93       	push	r24
 3a2:	9f 93       	push	r25
 3a4:	af 93       	push	r26
 3a6:	bf 93       	push	r27
 3a8:	ef 93       	push	r30
 3aa:	ff 93       	push	r31
	motor_update_pid();
 3ac:	3b d1       	rcall	.+630    	; 0x624 <motor_update_pid>
	board_update_ball_status();
 3ae:	d4 df       	rcall	.-88     	; 0x358 <board_update_ball_status>
}
 3b0:	ff 91       	pop	r31
 3b2:	ef 91       	pop	r30
 3b4:	bf 91       	pop	r27
 3b6:	af 91       	pop	r26
 3b8:	9f 91       	pop	r25
 3ba:	8f 91       	pop	r24
 3bc:	7f 91       	pop	r23
 3be:	6f 91       	pop	r22
 3c0:	5f 91       	pop	r21
 3c2:	4f 91       	pop	r20
 3c4:	3f 91       	pop	r19
 3c6:	2f 91       	pop	r18
 3c8:	0f 90       	pop	r0
 3ca:	0b be       	out	0x3b, r0	; 59
 3cc:	0f 90       	pop	r0
 3ce:	0f be       	out	0x3f, r0	; 63
 3d0:	0f 90       	pop	r0
 3d2:	1f 90       	pop	r1
 3d4:	18 95       	reti

000003d6 <board_get_ball_status>:

//Returns one true if ball is down
uint8_t board_get_ball_status(){
	return ball_status;
	
}
 3d6:	80 91 6d 02 	lds	r24, 0x026D
 3da:	08 95       	ret

000003dc <board_solenoid_trigger>:
void board_solenoid_trigger() {
	PORTH &= ~(1<<PH0);
 3dc:	e2 e0       	ldi	r30, 0x02	; 2
 3de:	f1 e0       	ldi	r31, 0x01	; 1
 3e0:	80 81       	ld	r24, Z
 3e2:	8e 7f       	andi	r24, 0xFE	; 254
 3e4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3e6:	2f ef       	ldi	r18, 0xFF	; 255
 3e8:	83 ef       	ldi	r24, 0xF3	; 243
 3ea:	91 e0       	ldi	r25, 0x01	; 1
 3ec:	21 50       	subi	r18, 0x01	; 1
 3ee:	80 40       	sbci	r24, 0x00	; 0
 3f0:	90 40       	sbci	r25, 0x00	; 0
 3f2:	e1 f7       	brne	.-8      	; 0x3ec <board_solenoid_trigger+0x10>
 3f4:	00 c0       	rjmp	.+0      	; 0x3f6 <board_solenoid_trigger+0x1a>
 3f6:	00 00       	nop
	_delay_ms(40);
	PORTH |= (1<<PH0);
 3f8:	80 81       	ld	r24, Z
 3fa:	81 60       	ori	r24, 0x01	; 1
 3fc:	80 83       	st	Z, r24
 3fe:	08 95       	ret

00000400 <dac_init>:
#include "TWI_Master.h"

#define ADC_I2C_ADDRESS_W 0x50 

void dac_init(){
	TWI_Master_Initialise();
 400:	47 c2       	rjmp	.+1166   	; 0x890 <TWI_Master_Initialise>
 402:	08 95       	ret

00000404 <dac_write>:
}

void dac_write(uint8_t channel, uint8_t value){
 404:	cf 93       	push	r28
 406:	df 93       	push	r29
 408:	00 d0       	rcall	.+0      	; 0x40a <dac_write+0x6>
 40a:	cd b7       	in	r28, 0x3d	; 61
 40c:	de b7       	in	r29, 0x3e	; 62
	uint8_t message [3];
	
	//Set address and read write bit, 
	//Read write bit is zero for write, and is LSB of address.
	message[0] = ADC_I2C_ADDRESS_W;
 40e:	90 e5       	ldi	r25, 0x50	; 80
 410:	99 83       	std	Y+1, r25	; 0x01
	
	//Set command byte, RST = 0, PD = 0, A2 = 0, [A1 A0] = channel
	message[1] = 3 & channel;
 412:	83 70       	andi	r24, 0x03	; 3
 414:	8a 83       	std	Y+2, r24	; 0x02
	
	//Set value of output
	message[2] = value;
 416:	6b 83       	std	Y+3, r22	; 0x03
	
	//printf("Address = %d, command = %d, value = %d\n", message[0], message[1], message[2]);
	
	//Transmit data over I2C
	TWI_Start_Transceiver_With_Data(message , 3);
 418:	63 e0       	ldi	r22, 0x03	; 3
 41a:	ce 01       	movw	r24, r28
 41c:	01 96       	adiw	r24, 0x01	; 1
 41e:	42 d2       	rcall	.+1156   	; 0x8a4 <TWI_Start_Transceiver_With_Data>
	
	
	
	
 420:	0f 90       	pop	r0
 422:	0f 90       	pop	r0
 424:	0f 90       	pop	r0
 426:	df 91       	pop	r29
 428:	cf 91       	pop	r28
 42a:	08 95       	ret

0000042c <main>:
#include <avr/interrupt.h>



int main(void)
{
 42c:	cf 93       	push	r28
 42e:	df 93       	push	r29
 430:	cd b7       	in	r28, 0x3d	; 61
 432:	de b7       	in	r29, 0x3e	; 62
 434:	66 97       	sbiw	r28, 0x16	; 22
 436:	0f b6       	in	r0, 0x3f	; 63
 438:	f8 94       	cli
 43a:	de bf       	out	0x3e, r29	; 62
 43c:	0f be       	out	0x3f, r0	; 63
 43e:	cd bf       	out	0x3d, r28	; 61
	
	uart_init();
 440:	2e d3       	rcall	.+1628   	; 0xa9e <uart_init>
	printf("Starting init\n");
 442:	83 e5       	ldi	r24, 0x53	; 83
 444:	92 e0       	ldi	r25, 0x02	; 2
 446:	48 d3       	rcall	.+1680   	; 0xad8 <puts>
	can_init();
 448:	e6 de       	rcall	.-564    	; 0x216 <can_init>
	servo_init();
 44a:	d8 d1       	rcall	.+944    	; 0x7fc <servo_init>
	board_init();
 44c:	79 df       	rcall	.-270    	; 0x340 <board_init>
	motor_init();
 44e:	8b d0       	rcall	.+278    	; 0x566 <motor_init>
	board_init();
 450:	77 df       	rcall	.-274    	; 0x340 <board_init>

	sei();
 452:	78 94       	sei


	printf("Init done\n");
 454:	81 e6       	ldi	r24, 0x61	; 97
 456:	92 e0       	ldi	r25, 0x02	; 2
 458:	3f d3       	rcall	.+1662   	; 0xad8 <puts>
	
	can_message_t r;

	servo_set_pos(128);
 45a:	80 e8       	ldi	r24, 0x80	; 128
 45c:	e7 d1       	rcall	.+974    	; 0x82c <servo_set_pos>
	
	uint8_t previous_ball_status = 0;
 45e:	10 e0       	ldi	r17, 0x00	; 0
	//printf("Previous ball status = %d \n", board_get_ball_status());
	if (board_get_ball_status() != 0){
		
		
		if(previous_ball_status == 0){
			can_message_t ball_status = {
 460:	0f 2e       	mov	r0, r31
 462:	fb e0       	ldi	r31, 0x0B	; 11
 464:	8f 2e       	mov	r8, r31
 466:	f0 2d       	mov	r31, r0
 468:	6e 01       	movw	r12, r28
 46a:	8c e0       	ldi	r24, 0x0C	; 12
 46c:	c8 0e       	add	r12, r24
 46e:	d1 1c       	adc	r13, r1
 470:	0f 2e       	mov	r0, r31
 472:	fa ee       	ldi	r31, 0xEA	; 234
 474:	af 2e       	mov	r10, r31
 476:	f0 2d       	mov	r31, r0
 478:	0f 2e       	mov	r0, r31
 47a:	f3 e0       	ldi	r31, 0x03	; 3
 47c:	9f 2e       	mov	r9, r31
 47e:	f0 2d       	mov	r31, r0
		}
		
	}
	
	else {
		previous_ball_status = 0;
 480:	b1 2c       	mov	r11, r1
 482:	01 c0       	rjmp	.+2      	; 0x486 <main+0x5a>
 484:	1b 2d       	mov	r17, r11
	servo_set_pos(128);
	
	uint8_t previous_ball_status = 0;
	while(1){
		
	if(can_message_available()){
 486:	c4 de       	rcall	.-632    	; 0x210 <can_message_available>
 488:	88 23       	and	r24, r24
 48a:	79 f0       	breq	.+30     	; 0x4aa <main+0x7e>
		//printf("CAN message available \n");
		can_recive(&r);
 48c:	ce 01       	movw	r24, r28
 48e:	01 96       	adiw	r24, 0x01	; 1
 490:	21 df       	rcall	.-446    	; 0x2d4 <can_recive>
		//printf("Received id = %d | ", r.id);
		//printf("Joystick pos = %d \n", (int8_t)r.data[0]);
		servo_set_pos(255 - r.data[1]);
 492:	8d 81       	ldd	r24, Y+5	; 0x05
 494:	80 95       	com	r24
 496:	ca d1       	rcall	.+916    	; 0x82c <servo_set_pos>
		
		//int8_t xpos = (int8_t)r.data[0];
		int8_t xpos = (int8_t)r.data[2] + 128;
 498:	0e 81       	ldd	r16, Y+6	; 0x06
 49a:	00 58       	subi	r16, 0x80	; 128
		
		//printf("xpos = %d\n", xpos);
		motor_enable(1);
 49c:	81 e0       	ldi	r24, 0x01	; 1
 49e:	79 d0       	rcall	.+242    	; 0x592 <motor_enable>
		uint8_t button=r.data[3];
		if (button )
 4a0:	8f 81       	ldd	r24, Y+7	; 0x07
 4a2:	81 11       	cpse	r24, r1
		{
			board_solenoid_trigger() ;
 4a4:	9b df       	rcall	.-202    	; 0x3dc <board_solenoid_trigger>
		}
		
		
		motor_set_pos(xpos);
 4a6:	80 2f       	mov	r24, r16
 4a8:	a0 d1       	rcall	.+832    	; 0x7ea <motor_set_pos>
	}
	
	//Send a can message if the ball goes down, but only sends it once.
	//printf("Ball status = %d \n", board_get_ball_status());
	//printf("Previous ball status = %d \n", board_get_ball_status());
	if (board_get_ball_status() != 0){
 4aa:	95 df       	rcall	.-214    	; 0x3d6 <board_get_ball_status>
 4ac:	88 23       	and	r24, r24
 4ae:	51 f3       	breq	.-44     	; 0x484 <main+0x58>
		
		
		if(previous_ball_status == 0){
 4b0:	11 11       	cpse	r17, r1
 4b2:	e9 cf       	rjmp	.-46     	; 0x486 <main+0x5a>
			can_message_t ball_status = {
 4b4:	f6 01       	movw	r30, r12
 4b6:	88 2d       	mov	r24, r8
 4b8:	11 92       	st	Z+, r1
 4ba:	8a 95       	dec	r24
 4bc:	e9 f7       	brne	.-6      	; 0x4b8 <main+0x8c>
 4be:	ea 2c       	mov	r14, r10
				.id = CAN_SENDT_BALL_DOWN,
				.length = 0
			};
			
			can_transmit(ball_status);
 4c0:	f9 2c       	mov	r15, r9
 4c2:	0e 85       	ldd	r16, Y+14	; 0x0e
 4c4:	1f 85       	ldd	r17, Y+15	; 0x0f
 4c6:	28 89       	ldd	r18, Y+16	; 0x10
 4c8:	39 89       	ldd	r19, Y+17	; 0x11
 4ca:	4a 89       	ldd	r20, Y+18	; 0x12
 4cc:	5b 89       	ldd	r21, Y+19	; 0x13
 4ce:	6c 89       	ldd	r22, Y+20	; 0x14
 4d0:	7d 89       	ldd	r23, Y+21	; 0x15
 4d2:	8e 89       	ldd	r24, Y+22	; 0x16
 4d4:	b2 de       	rcall	.-668    	; 0x23a <can_transmit>
			previous_ball_status = 1;
 4d6:	11 e0       	ldi	r17, 0x01	; 1
 4d8:	d6 cf       	rjmp	.-84     	; 0x486 <main+0x5a>

000004da <mcp2515_disable>:
	mcp2515_enable();
	spi_transmit(0xa0);
	data = spi_transmit(0);
	mcp2515_disable();
	return data;
}
 4da:	2f 9a       	sbi	0x05, 7	; 5
 4dc:	08 95       	ret

000004de <mcp2515_enable>:
 4de:	2f 98       	cbi	0x05, 7	; 5
 4e0:	08 95       	ret

000004e2 <mcp2515_init>:
 4e2:	c1 c1       	rjmp	.+898    	; 0x866 <spi_init>
 4e4:	08 95       	ret

000004e6 <mcp2515_read>:
 4e6:	cf 93       	push	r28
 4e8:	c8 2f       	mov	r28, r24
 4ea:	f9 df       	rcall	.-14     	; 0x4de <mcp2515_enable>
 4ec:	83 e0       	ldi	r24, 0x03	; 3
 4ee:	c7 d1       	rcall	.+910    	; 0x87e <spi_transmit>
 4f0:	8c 2f       	mov	r24, r28
 4f2:	c5 d1       	rcall	.+906    	; 0x87e <spi_transmit>
 4f4:	80 e0       	ldi	r24, 0x00	; 0
 4f6:	c3 d1       	rcall	.+902    	; 0x87e <spi_transmit>
 4f8:	c8 2f       	mov	r28, r24
 4fa:	ef df       	rcall	.-34     	; 0x4da <mcp2515_disable>
 4fc:	8c 2f       	mov	r24, r28
 4fe:	cf 91       	pop	r28
 500:	08 95       	ret

00000502 <mcp2515_write>:
 502:	cf 93       	push	r28
 504:	df 93       	push	r29
 506:	d8 2f       	mov	r29, r24
 508:	c6 2f       	mov	r28, r22
 50a:	e9 df       	rcall	.-46     	; 0x4de <mcp2515_enable>
 50c:	82 e0       	ldi	r24, 0x02	; 2
 50e:	b7 d1       	rcall	.+878    	; 0x87e <spi_transmit>
 510:	8d 2f       	mov	r24, r29
 512:	b5 d1       	rcall	.+874    	; 0x87e <spi_transmit>
 514:	8c 2f       	mov	r24, r28
 516:	b3 d1       	rcall	.+870    	; 0x87e <spi_transmit>
 518:	e0 df       	rcall	.-64     	; 0x4da <mcp2515_disable>
 51a:	df 91       	pop	r29
 51c:	cf 91       	pop	r28
 51e:	08 95       	ret

00000520 <mcp2515_rts>:
 520:	cf 93       	push	r28
 522:	c8 2f       	mov	r28, r24
 524:	dc df       	rcall	.-72     	; 0x4de <mcp2515_enable>
 526:	8c 2f       	mov	r24, r28
 528:	87 70       	andi	r24, 0x07	; 7
 52a:	80 68       	ori	r24, 0x80	; 128
 52c:	a8 d1       	rcall	.+848    	; 0x87e <spi_transmit>
 52e:	d5 df       	rcall	.-86     	; 0x4da <mcp2515_disable>
 530:	cf 91       	pop	r28
 532:	08 95       	ret

00000534 <mcp2515_bit_modify>:

//Allows the user to set or clear individual bits in a particular
//register. Note: Not all registers can be bit-modified with this
//command.
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
 534:	1f 93       	push	r17
 536:	cf 93       	push	r28
 538:	df 93       	push	r29
 53a:	18 2f       	mov	r17, r24
 53c:	d6 2f       	mov	r29, r22
 53e:	c4 2f       	mov	r28, r20
	mcp2515_enable();
 540:	ce df       	rcall	.-100    	; 0x4de <mcp2515_enable>
	spi_transmit(0x05);
 542:	85 e0       	ldi	r24, 0x05	; 5
 544:	9c d1       	rcall	.+824    	; 0x87e <spi_transmit>
	spi_transmit(address);
 546:	81 2f       	mov	r24, r17
 548:	9a d1       	rcall	.+820    	; 0x87e <spi_transmit>
	spi_transmit(mask);
 54a:	8d 2f       	mov	r24, r29
 54c:	98 d1       	rcall	.+816    	; 0x87e <spi_transmit>
	spi_transmit(data);
 54e:	8c 2f       	mov	r24, r28
 550:	96 d1       	rcall	.+812    	; 0x87e <spi_transmit>
	mcp2515_disable();
 552:	c3 df       	rcall	.-122    	; 0x4da <mcp2515_disable>
}
 554:	df 91       	pop	r29
 556:	cf 91       	pop	r28
 558:	1f 91       	pop	r17
 55a:	08 95       	ret

0000055c <mcp2515_reset>:

//Resets internal registers to default state,
void mcp2515_reset(){
	mcp2515_enable();
 55c:	c0 df       	rcall	.-128    	; 0x4de <mcp2515_enable>
	spi_transmit(0xc0);
 55e:	80 ec       	ldi	r24, 0xC0	; 192
 560:	8e d1       	rcall	.+796    	; 0x87e <spi_transmit>
	mcp2515_disable();
 562:	bb cf       	rjmp	.-138    	; 0x4da <mcp2515_disable>
 564:	08 95       	ret

00000566 <motor_init>:

}

void motor_init(){
	//Set EN and DIR as outputs
	MOTOR_CONTROLL_DDR |= (1<<MOTOR_EN_PIN) | (1<<MOTOR_DIR_PIN) | (1<<MOTOR_OE_PIN) | (1<<MOTOR_SEL_PIN) | (1<<MOTOR_RST_PIN);
 566:	e1 e0       	ldi	r30, 0x01	; 1
 568:	f1 e0       	ldi	r31, 0x01	; 1
 56a:	80 81       	ld	r24, Z
 56c:	8a 67       	ori	r24, 0x7A	; 122
 56e:	80 83       	st	Z, r24
	
	//Set encoder port as input
	MOTOR_ENCODER_DDR = 0;
 570:	10 92 07 01 	sts	0x0107, r1
	
	//Set active low outputs high
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_OE_PIN);
 574:	e2 e0       	ldi	r30, 0x02	; 2
 576:	f1 e0       	ldi	r31, 0x01	; 1
 578:	80 81       	ld	r24, Z
 57a:	80 62       	ori	r24, 0x20	; 32
 57c:	80 83       	st	Z, r24
	
	//Set active high outputs low
	MOTOR_CONTROLL_PORT &= ~((1<<MOTOR_EN_PIN) | (1<<MOTOR_DIR_PIN) | (1<<MOTOR_RST_PIN));
 57e:	80 81       	ld	r24, Z
 580:	8d 7a       	andi	r24, 0xAD	; 173
 582:	80 83       	st	Z, r24
	
	dac_init();
 584:	3d df       	rcall	.-390    	; 0x400 <dac_init>
	
	//Use timer 1, same as for servo. It runs at 50 Hz. Enable interupt on timer TOP
	TIMSK1 |= (1<<TOIE1);
 586:	ef e6       	ldi	r30, 0x6F	; 111
 588:	f0 e0       	ldi	r31, 0x00	; 0
 58a:	80 81       	ld	r24, Z
 58c:	81 60       	ori	r24, 0x01	; 1
 58e:	80 83       	st	Z, r24
 590:	08 95       	ret

00000592 <motor_enable>:


}

void motor_enable(uint8_t enable){
		if(enable){
 592:	88 23       	and	r24, r24
 594:	31 f0       	breq	.+12     	; 0x5a2 <motor_enable+0x10>
			MOTOR_CONTROLL_PORT |= (1<<MOTOR_EN_PIN);
 596:	e2 e0       	ldi	r30, 0x02	; 2
 598:	f1 e0       	ldi	r31, 0x01	; 1
 59a:	80 81       	ld	r24, Z
 59c:	80 61       	ori	r24, 0x10	; 16
 59e:	80 83       	st	Z, r24
 5a0:	08 95       	ret
		}
		
		else {
			MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_EN_PIN);
 5a2:	e2 e0       	ldi	r30, 0x02	; 2
 5a4:	f1 e0       	ldi	r31, 0x01	; 1
 5a6:	80 81       	ld	r24, Z
 5a8:	8f 7e       	andi	r24, 0xEF	; 239
 5aa:	80 83       	st	Z, r24
 5ac:	08 95       	ret

000005ae <motor_set_speed>:
		}
}

void motor_set_speed(uint8_t speed){
	dac_write(0, speed);
 5ae:	68 2f       	mov	r22, r24
 5b0:	80 e0       	ldi	r24, 0x00	; 0
 5b2:	28 cf       	rjmp	.-432    	; 0x404 <dac_write>
 5b4:	08 95       	ret

000005b6 <motor_set_direction>:
}

void motor_set_direction(uint8_t direction){
	if(direction != 0){
 5b6:	88 23       	and	r24, r24
 5b8:	31 f0       	breq	.+12     	; 0x5c6 <motor_set_direction+0x10>
		MOTOR_CONTROLL_PORT |= (1<<MOTOR_DIR_PIN);
 5ba:	e2 e0       	ldi	r30, 0x02	; 2
 5bc:	f1 e0       	ldi	r31, 0x01	; 1
 5be:	80 81       	ld	r24, Z
 5c0:	82 60       	ori	r24, 0x02	; 2
 5c2:	80 83       	st	Z, r24
 5c4:	08 95       	ret
	}
	
	else {
		MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_DIR_PIN);
 5c6:	e2 e0       	ldi	r30, 0x02	; 2
 5c8:	f1 e0       	ldi	r31, 0x01	; 1
 5ca:	80 81       	ld	r24, Z
 5cc:	8d 7f       	andi	r24, 0xFD	; 253
 5ce:	80 83       	st	Z, r24
 5d0:	08 95       	ret

000005d2 <motor_get_encoder>:


int16_t motor_get_encoder(void){
	int16_t encoder = 0;
	//Enable output form motor box
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_OE_PIN);
 5d2:	e2 e0       	ldi	r30, 0x02	; 2
 5d4:	f1 e0       	ldi	r31, 0x01	; 1
 5d6:	80 81       	ld	r24, Z
 5d8:	8f 7d       	andi	r24, 0xDF	; 223
 5da:	80 83       	st	Z, r24
	
	
	//Read upper 8 bits
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_SEL_PIN);
 5dc:	80 81       	ld	r24, Z
 5de:	87 7f       	andi	r24, 0xF7	; 247
 5e0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5e2:	2a e6       	ldi	r18, 0x6A	; 106
 5e4:	2a 95       	dec	r18
 5e6:	f1 f7       	brne	.-4      	; 0x5e4 <motor_get_encoder+0x12>
 5e8:	00 c0       	rjmp	.+0      	; 0x5ea <motor_get_encoder+0x18>
	_delay_us(20);
	encoder = 0xFF00 & (MOTOR_ENCODER_PIN << 8);
 5ea:	80 91 06 01 	lds	r24, 0x0106
 5ee:	90 e0       	ldi	r25, 0x00	; 0
 5f0:	98 2f       	mov	r25, r24
 5f2:	88 27       	eor	r24, r24
	
	
	
	//Read lower 8 bits
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_SEL_PIN);
 5f4:	20 81       	ld	r18, Z
 5f6:	28 60       	ori	r18, 0x08	; 8
 5f8:	20 83       	st	Z, r18
 5fa:	3a e6       	ldi	r19, 0x6A	; 106
 5fc:	3a 95       	dec	r19
 5fe:	f1 f7       	brne	.-4      	; 0x5fc <motor_get_encoder+0x2a>
 600:	00 c0       	rjmp	.+0      	; 0x602 <motor_get_encoder+0x30>
	_delay_us(20);
	encoder |= 0x00FF & MOTOR_ENCODER_PIN;
 602:	20 91 06 01 	lds	r18, 0x0106
	
	//Reset encoder
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_RST_PIN);
 606:	30 81       	ld	r19, Z
 608:	3f 7b       	andi	r19, 0xBF	; 191
 60a:	30 83       	st	Z, r19
 60c:	3a e6       	ldi	r19, 0x6A	; 106
 60e:	3a 95       	dec	r19
 610:	f1 f7       	brne	.-4      	; 0x60e <motor_get_encoder+0x3c>
 612:	00 c0       	rjmp	.+0      	; 0x614 <motor_get_encoder+0x42>
	_delay_us(20);
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_RST_PIN);
 614:	30 81       	ld	r19, Z
 616:	30 64       	ori	r19, 0x40	; 64
 618:	30 83       	st	Z, r19
	
	
	//Disable output from motor box
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_OE_PIN);
 61a:	30 81       	ld	r19, Z
 61c:	30 62       	ori	r19, 0x20	; 32
 61e:	30 83       	st	Z, r19
	
	return encoder;
	
}
 620:	82 2b       	or	r24, r18
 622:	08 95       	ret

00000624 <motor_update_pid>:

volatile int16_t motor_pid_output = 0;



inline void motor_update_pid(){
 624:	cf 93       	push	r28
 626:	df 93       	push	r29
	// Range form about -4000 to +4000
	//Negative is left side of board. Encoder counts the other way.
	motor_pid_curr_pos += -motor_get_encoder();
 628:	c0 91 75 02 	lds	r28, 0x0275
 62c:	d0 91 76 02 	lds	r29, 0x0276
 630:	d0 df       	rcall	.-96     	; 0x5d2 <motor_get_encoder>
 632:	c8 1b       	sub	r28, r24
 634:	d9 0b       	sbc	r29, r25
 636:	d0 93 76 02 	sts	0x0276, r29
 63a:	c0 93 75 02 	sts	0x0275, r28
		
	//Limit values to allowable range
	if(motor_pid_curr_pos < - MOTOR_POS_MAX){
 63e:	80 91 75 02 	lds	r24, 0x0275
 642:	90 91 76 02 	lds	r25, 0x0276
 646:	80 36       	cpi	r24, 0x60	; 96
 648:	90 4f       	sbci	r25, 0xF0	; 240
 64a:	3c f4       	brge	.+14     	; 0x65a <motor_update_pid+0x36>
		motor_pid_curr_pos = - MOTOR_POS_MAX;
 64c:	80 e6       	ldi	r24, 0x60	; 96
 64e:	90 ef       	ldi	r25, 0xF0	; 240
 650:	90 93 76 02 	sts	0x0276, r25
 654:	80 93 75 02 	sts	0x0275, r24
 658:	0d c0       	rjmp	.+26     	; 0x674 <motor_update_pid+0x50>
	}
		
	else if(motor_pid_curr_pos > MOTOR_POS_MAX){
 65a:	80 91 75 02 	lds	r24, 0x0275
 65e:	90 91 76 02 	lds	r25, 0x0276
 662:	81 3a       	cpi	r24, 0xA1	; 161
 664:	9f 40       	sbci	r25, 0x0F	; 15
 666:	34 f0       	brlt	.+12     	; 0x674 <motor_update_pid+0x50>
		motor_pid_curr_pos = MOTOR_POS_MAX;
 668:	80 ea       	ldi	r24, 0xA0	; 160
 66a:	9f e0       	ldi	r25, 0x0F	; 15
 66c:	90 93 76 02 	sts	0x0276, r25
 670:	80 93 75 02 	sts	0x0275, r24
	}
		
	motor_pid_error = motor_pid_setpoint - motor_pid_curr_pos;
 674:	80 91 77 02 	lds	r24, 0x0277
 678:	90 91 78 02 	lds	r25, 0x0278
 67c:	20 91 75 02 	lds	r18, 0x0275
 680:	30 91 76 02 	lds	r19, 0x0276
 684:	82 1b       	sub	r24, r18
 686:	93 0b       	sbc	r25, r19
 688:	90 93 72 02 	sts	0x0272, r25
 68c:	80 93 71 02 	sts	0x0271, r24
		
	//Reduce gain on the I by a factor of 32
	motor_pid_errorsum += (motor_pid_error / 32);
 690:	20 91 71 02 	lds	r18, 0x0271
 694:	30 91 72 02 	lds	r19, 0x0272
 698:	40 91 73 02 	lds	r20, 0x0273
 69c:	50 91 74 02 	lds	r21, 0x0274
 6a0:	c9 01       	movw	r24, r18
 6a2:	99 23       	and	r25, r25
 6a4:	0c f4       	brge	.+2      	; 0x6a8 <motor_update_pid+0x84>
 6a6:	4f 96       	adiw	r24, 0x1f	; 31
 6a8:	95 95       	asr	r25
 6aa:	87 95       	ror	r24
 6ac:	95 95       	asr	r25
 6ae:	87 95       	ror	r24
 6b0:	95 95       	asr	r25
 6b2:	87 95       	ror	r24
 6b4:	95 95       	asr	r25
 6b6:	87 95       	ror	r24
 6b8:	95 95       	asr	r25
 6ba:	87 95       	ror	r24
 6bc:	84 0f       	add	r24, r20
 6be:	95 1f       	adc	r25, r21
 6c0:	90 93 74 02 	sts	0x0274, r25
 6c4:	80 93 73 02 	sts	0x0273, r24
		
	//Limit values to allowable range
	if(motor_pid_errorsum < - MOTOR_POS_MAX ){
 6c8:	80 91 73 02 	lds	r24, 0x0273
 6cc:	90 91 74 02 	lds	r25, 0x0274
 6d0:	80 36       	cpi	r24, 0x60	; 96
 6d2:	90 4f       	sbci	r25, 0xF0	; 240
 6d4:	3c f4       	brge	.+14     	; 0x6e4 <motor_update_pid+0xc0>
		motor_pid_curr_pos = - MOTOR_POS_MAX;
 6d6:	80 e6       	ldi	r24, 0x60	; 96
 6d8:	90 ef       	ldi	r25, 0xF0	; 240
 6da:	90 93 76 02 	sts	0x0276, r25
 6de:	80 93 75 02 	sts	0x0275, r24
 6e2:	0d c0       	rjmp	.+26     	; 0x6fe <motor_update_pid+0xda>
	}
		
	else if(motor_pid_errorsum > MOTOR_POS_MAX){
 6e4:	80 91 73 02 	lds	r24, 0x0273
 6e8:	90 91 74 02 	lds	r25, 0x0274
 6ec:	81 3a       	cpi	r24, 0xA1	; 161
 6ee:	9f 40       	sbci	r25, 0x0F	; 15
 6f0:	34 f0       	brlt	.+12     	; 0x6fe <motor_update_pid+0xda>
		motor_pid_errorsum = MOTOR_POS_MAX;
 6f2:	80 ea       	ldi	r24, 0xA0	; 160
 6f4:	9f e0       	ldi	r25, 0x0F	; 15
 6f6:	90 93 74 02 	sts	0x0274, r25
 6fa:	80 93 73 02 	sts	0x0273, r24
	}
		
	motor_pid_output = (motor_pid_kp * motor_pid_error) + (motor_pid_ki * motor_pid_errorsum);
 6fe:	40 91 02 02 	lds	r20, 0x0202
 702:	50 91 03 02 	lds	r21, 0x0203
 706:	60 91 71 02 	lds	r22, 0x0271
 70a:	70 91 72 02 	lds	r23, 0x0272
 70e:	80 91 00 02 	lds	r24, 0x0200
 712:	90 91 01 02 	lds	r25, 0x0201
 716:	e0 91 73 02 	lds	r30, 0x0273
 71a:	f0 91 74 02 	lds	r31, 0x0274
 71e:	e8 9f       	mul	r30, r24
 720:	90 01       	movw	r18, r0
 722:	e9 9f       	mul	r30, r25
 724:	30 0d       	add	r19, r0
 726:	f8 9f       	mul	r31, r24
 728:	30 0d       	add	r19, r0
 72a:	11 24       	eor	r1, r1
 72c:	64 9f       	mul	r22, r20
 72e:	c0 01       	movw	r24, r0
 730:	65 9f       	mul	r22, r21
 732:	90 0d       	add	r25, r0
 734:	74 9f       	mul	r23, r20
 736:	90 0d       	add	r25, r0
 738:	11 24       	eor	r1, r1
 73a:	82 0f       	add	r24, r18
 73c:	93 1f       	adc	r25, r19
 73e:	90 93 70 02 	sts	0x0270, r25
 742:	80 93 6f 02 	sts	0x026F, r24
		
	motor_pid_output = motor_pid_output / 64;
 746:	80 91 6f 02 	lds	r24, 0x026F
 74a:	90 91 70 02 	lds	r25, 0x0270
 74e:	99 23       	and	r25, r25
 750:	0c f4       	brge	.+2      	; 0x754 <motor_update_pid+0x130>
 752:	cf 96       	adiw	r24, 0x3f	; 63
 754:	08 2e       	mov	r0, r24
 756:	89 2f       	mov	r24, r25
 758:	00 0c       	add	r0, r0
 75a:	88 1f       	adc	r24, r24
 75c:	99 0b       	sbc	r25, r25
 75e:	00 0c       	add	r0, r0
 760:	88 1f       	adc	r24, r24
 762:	99 1f       	adc	r25, r25
 764:	90 93 70 02 	sts	0x0270, r25
 768:	80 93 6f 02 	sts	0x026F, r24
		
		
		
	if(motor_pid_output < 0){
 76c:	80 91 6f 02 	lds	r24, 0x026F
 770:	90 91 70 02 	lds	r25, 0x0270
 774:	99 23       	and	r25, r25
 776:	0c f5       	brge	.+66     	; 0x7ba <motor_update_pid+0x196>
		motor_set_direction(0);
 778:	80 e0       	ldi	r24, 0x00	; 0
 77a:	1d df       	rcall	.-454    	; 0x5b6 <motor_set_direction>
		//Invert output so it is always positive
		motor_pid_output = -motor_pid_output;
 77c:	80 91 6f 02 	lds	r24, 0x026F
 780:	90 91 70 02 	lds	r25, 0x0270
 784:	91 95       	neg	r25
 786:	81 95       	neg	r24
 788:	91 09       	sbc	r25, r1
 78a:	90 93 70 02 	sts	0x0270, r25
 78e:	80 93 6f 02 	sts	0x026F, r24
			
		//Limit output to max adc output
		if (motor_pid_output >  255){
 792:	80 91 6f 02 	lds	r24, 0x026F
 796:	90 91 70 02 	lds	r25, 0x0270
 79a:	8f 3f       	cpi	r24, 0xFF	; 255
 79c:	91 05       	cpc	r25, r1
 79e:	39 f0       	breq	.+14     	; 0x7ae <motor_update_pid+0x18a>
 7a0:	34 f0       	brlt	.+12     	; 0x7ae <motor_update_pid+0x18a>
			motor_pid_output = 255;
 7a2:	8f ef       	ldi	r24, 0xFF	; 255
 7a4:	90 e0       	ldi	r25, 0x00	; 0
 7a6:	90 93 70 02 	sts	0x0270, r25
 7aa:	80 93 6f 02 	sts	0x026F, r24
		}
		uint16_t output = motor_pid_output;
 7ae:	80 91 6f 02 	lds	r24, 0x026F
 7b2:	90 91 70 02 	lds	r25, 0x0270
		motor_set_speed(output);
 7b6:	fb de       	rcall	.-522    	; 0x5ae <motor_set_speed>
 7b8:	15 c0       	rjmp	.+42     	; 0x7e4 <motor_update_pid+0x1c0>
			
	}
		
	else {
		motor_set_direction(1);
 7ba:	81 e0       	ldi	r24, 0x01	; 1
 7bc:	fc de       	rcall	.-520    	; 0x5b6 <motor_set_direction>
		//Limit output to max adc output
		if (motor_pid_output >  255){
 7be:	80 91 6f 02 	lds	r24, 0x026F
 7c2:	90 91 70 02 	lds	r25, 0x0270
 7c6:	8f 3f       	cpi	r24, 0xFF	; 255
 7c8:	91 05       	cpc	r25, r1
 7ca:	39 f0       	breq	.+14     	; 0x7da <motor_update_pid+0x1b6>
 7cc:	34 f0       	brlt	.+12     	; 0x7da <motor_update_pid+0x1b6>
			motor_pid_output = 255;
 7ce:	8f ef       	ldi	r24, 0xFF	; 255
 7d0:	90 e0       	ldi	r25, 0x00	; 0
 7d2:	90 93 70 02 	sts	0x0270, r25
 7d6:	80 93 6f 02 	sts	0x026F, r24
		}
		uint16_t output = motor_pid_output;
 7da:	80 91 6f 02 	lds	r24, 0x026F
 7de:	90 91 70 02 	lds	r25, 0x0270
		motor_set_speed(output);
 7e2:	e5 de       	rcall	.-566    	; 0x5ae <motor_set_speed>
	}

}
 7e4:	df 91       	pop	r29
 7e6:	cf 91       	pop	r28
 7e8:	08 95       	ret

000007ea <motor_set_pos>:
	return encoder;
	
}

void motor_set_pos(int8_t pos){
	motor_pid_setpoint = pos * 32;
 7ea:	20 e2       	ldi	r18, 0x20	; 32
 7ec:	82 02       	muls	r24, r18
 7ee:	c0 01       	movw	r24, r0
 7f0:	11 24       	eor	r1, r1
 7f2:	90 93 78 02 	sts	0x0278, r25
 7f6:	80 93 77 02 	sts	0x0277, r24
 7fa:	08 95       	ret

000007fc <servo_init>:


void servo_init(){
	//Use timer 1 and output OC1A PB5, pin 11 on arduino, for the pwm signal
	//Set pin as output
	DDRB |= (1<<PB5);
 7fc:	25 9a       	sbi	0x04, 5	; 4
	
	//Enable output on OC1A, noninverted mode. Output is set at bottom, and cleared on timer reset
	TCCR1A |= (1<<COM1A1) ;	
 7fe:	e0 e8       	ldi	r30, 0x80	; 128
 800:	f0 e0       	ldi	r31, 0x00	; 0
 802:	80 81       	ld	r24, Z
 804:	80 68       	ori	r24, 0x80	; 128
 806:	80 83       	st	Z, r24
	
	//Fast pwm mode
	//Set it to mode 14, table 17-2, counts to ICRn then resets to 0
	TCCR1A |= (1<<WGM11);
 808:	80 81       	ld	r24, Z
 80a:	82 60       	ori	r24, 0x02	; 2
 80c:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13) | (1<<WGM12);
 80e:	e1 e8       	ldi	r30, 0x81	; 129
 810:	f0 e0       	ldi	r31, 0x00	; 0
 812:	80 81       	ld	r24, Z
 814:	88 61       	ori	r24, 0x18	; 24
 816:	80 83       	st	Z, r24
	
	//Set counter frequency to 50Hz
	//Set top counter value
	ICR1 = SERVO_TIMER_TOP;
 818:	8f e3       	ldi	r24, 0x3F	; 63
 81a:	9c e9       	ldi	r25, 0x9C	; 156
 81c:	90 93 87 00 	sts	0x0087, r25
 820:	80 93 86 00 	sts	0x0086, r24
	//Set prescaler to 8 and start the timer
	TCCR1B |= (1<<CS11);
 824:	80 81       	ld	r24, Z
 826:	82 60       	ori	r24, 0x02	; 2
 828:	80 83       	st	Z, r24
 82a:	08 95       	ret

0000082c <servo_set_pos>:

}


void servo_set_pos(uint8_t pos){
	uint16_t val = pos * SERVO_8BIT_TO_TIMER + SERVO_TIMER_MIN;
 82c:	90 e0       	ldi	r25, 0x00	; 0
 82e:	9c 01       	movw	r18, r24
 830:	22 0f       	add	r18, r18
 832:	33 1f       	adc	r19, r19
 834:	22 0f       	add	r18, r18
 836:	33 1f       	adc	r19, r19
 838:	22 0f       	add	r18, r18
 83a:	33 1f       	adc	r19, r19
 83c:	82 0f       	add	r24, r18
 83e:	93 1f       	adc	r25, r19
 840:	89 5f       	subi	r24, 0xF9	; 249
 842:	98 4f       	sbci	r25, 0xF8	; 248
	
	if(val < SERVO_TIMER_MIN){
 844:	87 30       	cpi	r24, 0x07	; 7
 846:	27 e0       	ldi	r18, 0x07	; 7
 848:	92 07       	cpc	r25, r18
 84a:	10 f4       	brcc	.+4      	; 0x850 <servo_set_pos+0x24>
		val = SERVO_TIMER_MIN;
 84c:	87 e0       	ldi	r24, 0x07	; 7
 84e:	97 e0       	ldi	r25, 0x07	; 7
 850:	88 36       	cpi	r24, 0x68	; 104
 852:	20 e1       	ldi	r18, 0x10	; 16
 854:	92 07       	cpc	r25, r18
 856:	10 f0       	brcs	.+4      	; 0x85c <servo_set_pos+0x30>
 858:	87 e6       	ldi	r24, 0x67	; 103
 85a:	90 e1       	ldi	r25, 0x10	; 16
	
	if(val > SERVO_TIMER_MAX){
		val = SERVO_TIMER_MAX;
	}
	
	OCR1A = val;
 85c:	90 93 89 00 	sts	0x0089, r25
 860:	80 93 88 00 	sts	0x0088, r24
 864:	08 95       	ret

00000866 <spi_init>:

#include "spi.h"

void spi_init(void){
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<PB1)|(1<<PB2);
 866:	84 b1       	in	r24, 0x04	; 4
 868:	86 60       	ori	r24, 0x06	; 6
 86a:	84 b9       	out	0x04, r24	; 4
	
	//Set SS as output
	DDRB |= (1<<PB7);
 86c:	27 9a       	sbi	0x04, 7	; 4
	
	//Set SS input as output, as it will set spi mode to slave if it is not done
	DDRB |= (1<<PB0);
 86e:	20 9a       	sbi	0x04, 0	; 4
	
	//Set MISO as input
	DDRB &= ~(1<<PB3);
 870:	23 98       	cbi	0x04, 3	; 4
	
	//Set spi clk to fosc/2
	SPSR |= (1<<SPI2X);
 872:	8d b5       	in	r24, 0x2d	; 45
 874:	81 60       	ori	r24, 0x01	; 1
 876:	8d bd       	out	0x2d, r24	; 45
	/* Enable SPI, Master */
	SPCR = (1<<SPE)|(1<<MSTR);
 878:	80 e5       	ldi	r24, 0x50	; 80
 87a:	8c bd       	out	0x2c, r24	; 44
 87c:	08 95       	ret

0000087e <spi_transmit>:
}

uint8_t spi_transmit(uint8_t data){
	/* Start transmission */
	SPDR = data;
 87e:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 880:	0d b4       	in	r0, 0x2d	; 45
 882:	07 fc       	sbrc	r0, 7
 884:	04 c0       	rjmp	.+8      	; 0x88e <spi_transmit+0x10>
	
	data = SPDR;
 886:	8e b5       	in	r24, 0x2e	; 46

uint8_t spi_transmit(uint8_t data){
	/* Start transmission */
	SPDR = data;
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 888:	0d b4       	in	r0, 0x2d	; 45
 88a:	07 fe       	sbrs	r0, 7
 88c:	fc cf       	rjmp	.-8      	; 0x886 <spi_transmit+0x8>
	
	data = SPDR;

	return data;
 88e:	08 95       	ret

00000890 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 890:	8c e0       	ldi	r24, 0x0C	; 12
 892:	80 93 b8 00 	sts	0x00B8, r24
 896:	8f ef       	ldi	r24, 0xFF	; 255
 898:	80 93 bb 00 	sts	0x00BB, r24
 89c:	84 e0       	ldi	r24, 0x04	; 4
 89e:	80 93 bc 00 	sts	0x00BC, r24
 8a2:	08 95       	ret

000008a4 <TWI_Start_Transceiver_With_Data>:
 8a4:	ec eb       	ldi	r30, 0xBC	; 188
 8a6:	f0 e0       	ldi	r31, 0x00	; 0
 8a8:	20 81       	ld	r18, Z
 8aa:	20 fd       	sbrc	r18, 0
 8ac:	fd cf       	rjmp	.-6      	; 0x8a8 <TWI_Start_Transceiver_With_Data+0x4>
 8ae:	60 93 7b 02 	sts	0x027B, r22
 8b2:	fc 01       	movw	r30, r24
 8b4:	20 81       	ld	r18, Z
 8b6:	20 93 7c 02 	sts	0x027C, r18
 8ba:	20 fd       	sbrc	r18, 0
 8bc:	0c c0       	rjmp	.+24     	; 0x8d6 <TWI_Start_Transceiver_With_Data+0x32>
 8be:	62 30       	cpi	r22, 0x02	; 2
 8c0:	50 f0       	brcs	.+20     	; 0x8d6 <TWI_Start_Transceiver_With_Data+0x32>
 8c2:	dc 01       	movw	r26, r24
 8c4:	11 96       	adiw	r26, 0x01	; 1
 8c6:	ed e7       	ldi	r30, 0x7D	; 125
 8c8:	f2 e0       	ldi	r31, 0x02	; 2
 8ca:	81 e0       	ldi	r24, 0x01	; 1
 8cc:	9d 91       	ld	r25, X+
 8ce:	91 93       	st	Z+, r25
 8d0:	8f 5f       	subi	r24, 0xFF	; 255
 8d2:	86 13       	cpse	r24, r22
 8d4:	fb cf       	rjmp	.-10     	; 0x8cc <TWI_Start_Transceiver_With_Data+0x28>
 8d6:	10 92 7a 02 	sts	0x027A, r1
 8da:	88 ef       	ldi	r24, 0xF8	; 248
 8dc:	80 93 04 02 	sts	0x0204, r24
 8e0:	85 ea       	ldi	r24, 0xA5	; 165
 8e2:	80 93 bc 00 	sts	0x00BC, r24
 8e6:	08 95       	ret

000008e8 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 8e8:	1f 92       	push	r1
 8ea:	0f 92       	push	r0
 8ec:	0f b6       	in	r0, 0x3f	; 63
 8ee:	0f 92       	push	r0
 8f0:	11 24       	eor	r1, r1
 8f2:	0b b6       	in	r0, 0x3b	; 59
 8f4:	0f 92       	push	r0
 8f6:	2f 93       	push	r18
 8f8:	3f 93       	push	r19
 8fa:	8f 93       	push	r24
 8fc:	9f 93       	push	r25
 8fe:	af 93       	push	r26
 900:	bf 93       	push	r27
 902:	ef 93       	push	r30
 904:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 906:	80 91 b9 00 	lds	r24, 0x00B9
 90a:	90 e0       	ldi	r25, 0x00	; 0
 90c:	fc 01       	movw	r30, r24
 90e:	38 97       	sbiw	r30, 0x08	; 8
 910:	e1 35       	cpi	r30, 0x51	; 81
 912:	f1 05       	cpc	r31, r1
 914:	08 f0       	brcs	.+2      	; 0x918 <__vector_39+0x30>
 916:	55 c0       	rjmp	.+170    	; 0x9c2 <__vector_39+0xda>
 918:	ee 58       	subi	r30, 0x8E	; 142
 91a:	ff 4f       	sbci	r31, 0xFF	; 255
 91c:	d7 c0       	rjmp	.+430    	; 0xacc <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 91e:	10 92 79 02 	sts	0x0279, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 922:	e0 91 79 02 	lds	r30, 0x0279
 926:	80 91 7b 02 	lds	r24, 0x027B
 92a:	e8 17       	cp	r30, r24
 92c:	70 f4       	brcc	.+28     	; 0x94a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 92e:	81 e0       	ldi	r24, 0x01	; 1
 930:	8e 0f       	add	r24, r30
 932:	80 93 79 02 	sts	0x0279, r24
 936:	f0 e0       	ldi	r31, 0x00	; 0
 938:	e4 58       	subi	r30, 0x84	; 132
 93a:	fd 4f       	sbci	r31, 0xFD	; 253
 93c:	80 81       	ld	r24, Z
 93e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 942:	85 e8       	ldi	r24, 0x85	; 133
 944:	80 93 bc 00 	sts	0x00BC, r24
 948:	43 c0       	rjmp	.+134    	; 0x9d0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 94a:	80 91 7a 02 	lds	r24, 0x027A
 94e:	81 60       	ori	r24, 0x01	; 1
 950:	80 93 7a 02 	sts	0x027A, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 954:	84 e9       	ldi	r24, 0x94	; 148
 956:	80 93 bc 00 	sts	0x00BC, r24
 95a:	3a c0       	rjmp	.+116    	; 0x9d0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 95c:	e0 91 79 02 	lds	r30, 0x0279
 960:	81 e0       	ldi	r24, 0x01	; 1
 962:	8e 0f       	add	r24, r30
 964:	80 93 79 02 	sts	0x0279, r24
 968:	80 91 bb 00 	lds	r24, 0x00BB
 96c:	f0 e0       	ldi	r31, 0x00	; 0
 96e:	e4 58       	subi	r30, 0x84	; 132
 970:	fd 4f       	sbci	r31, 0xFD	; 253
 972:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 974:	20 91 79 02 	lds	r18, 0x0279
 978:	30 e0       	ldi	r19, 0x00	; 0
 97a:	80 91 7b 02 	lds	r24, 0x027B
 97e:	90 e0       	ldi	r25, 0x00	; 0
 980:	01 97       	sbiw	r24, 0x01	; 1
 982:	28 17       	cp	r18, r24
 984:	39 07       	cpc	r19, r25
 986:	24 f4       	brge	.+8      	; 0x990 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 988:	85 ec       	ldi	r24, 0xC5	; 197
 98a:	80 93 bc 00 	sts	0x00BC, r24
 98e:	20 c0       	rjmp	.+64     	; 0x9d0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 990:	85 e8       	ldi	r24, 0x85	; 133
 992:	80 93 bc 00 	sts	0x00BC, r24
 996:	1c c0       	rjmp	.+56     	; 0x9d0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 998:	80 91 bb 00 	lds	r24, 0x00BB
 99c:	e0 91 79 02 	lds	r30, 0x0279
 9a0:	f0 e0       	ldi	r31, 0x00	; 0
 9a2:	e4 58       	subi	r30, 0x84	; 132
 9a4:	fd 4f       	sbci	r31, 0xFD	; 253
 9a6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 9a8:	80 91 7a 02 	lds	r24, 0x027A
 9ac:	81 60       	ori	r24, 0x01	; 1
 9ae:	80 93 7a 02 	sts	0x027A, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 9b2:	84 e9       	ldi	r24, 0x94	; 148
 9b4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 9b8:	0b c0       	rjmp	.+22     	; 0x9d0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 9ba:	85 ea       	ldi	r24, 0xA5	; 165
 9bc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 9c0:	07 c0       	rjmp	.+14     	; 0x9d0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 9c2:	80 91 b9 00 	lds	r24, 0x00B9
 9c6:	80 93 04 02 	sts	0x0204, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 9ca:	84 e0       	ldi	r24, 0x04	; 4
 9cc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 9d0:	ff 91       	pop	r31
 9d2:	ef 91       	pop	r30
 9d4:	bf 91       	pop	r27
 9d6:	af 91       	pop	r26
 9d8:	9f 91       	pop	r25
 9da:	8f 91       	pop	r24
 9dc:	3f 91       	pop	r19
 9de:	2f 91       	pop	r18
 9e0:	0f 90       	pop	r0
 9e2:	0b be       	out	0x3b, r0	; 59
 9e4:	0f 90       	pop	r0
 9e6:	0f be       	out	0x3f, r0	; 63
 9e8:	0f 90       	pop	r0
 9ea:	1f 90       	pop	r1
 9ec:	18 95       	reti

000009ee <uart_transmit>:
	
}

uint8_t uart_transmit(unsigned char data, FILE* stream){
	//Wait for buffer to not be full
	while (buffer_tail == ((buffer_head + 1) & UART_TX_BUFFER_MASK)){
 9ee:	40 91 81 02 	lds	r20, 0x0281
 9f2:	20 91 80 02 	lds	r18, 0x0280
 9f6:	50 e0       	ldi	r21, 0x00	; 0
 9f8:	30 e0       	ldi	r19, 0x00	; 0
 9fa:	2f 5f       	subi	r18, 0xFF	; 255
 9fc:	3f 4f       	sbci	r19, 0xFF	; 255
 9fe:	2f 73       	andi	r18, 0x3F	; 63
 a00:	33 27       	eor	r19, r19
 a02:	42 17       	cp	r20, r18
 a04:	53 07       	cpc	r21, r19
 a06:	99 f3       	breq	.-26     	; 0x9ee <uart_transmit>
	}
	

	//Write data to head of buffer
	BUFFER[buffer_head] = data;
 a08:	e0 91 80 02 	lds	r30, 0x0280
 a0c:	f0 e0       	ldi	r31, 0x00	; 0
 a0e:	eb 5f       	subi	r30, 0xFB	; 251
 a10:	fd 4f       	sbci	r31, 0xFD	; 253
 a12:	80 83       	st	Z, r24
	buffer_head = (buffer_head +1) & UART_TX_BUFFER_MASK;
 a14:	80 91 80 02 	lds	r24, 0x0280
 a18:	8f 5f       	subi	r24, 0xFF	; 255
 a1a:	8f 73       	andi	r24, 0x3F	; 63
 a1c:	80 93 80 02 	sts	0x0280, r24
	
	//Enable interrupt on empty uart buffer
	UCSR0B |= (1<<UDRIE0);
 a20:	e1 ec       	ldi	r30, 0xC1	; 193
 a22:	f0 e0       	ldi	r31, 0x00	; 0
 a24:	80 81       	ld	r24, Z
 a26:	80 62       	ori	r24, 0x20	; 32
 a28:	80 83       	st	Z, r24

	return 0;
}
 a2a:	80 e0       	ldi	r24, 0x00	; 0
 a2c:	08 95       	ret

00000a2e <uart_receive>:

//Function to receive data
unsigned char uart_receive(FILE* stream){
	while (!(UCSR0A & (1<<RXC0)));
 a2e:	e0 ec       	ldi	r30, 0xC0	; 192
 a30:	f0 e0       	ldi	r31, 0x00	; 0
 a32:	80 81       	ld	r24, Z
 a34:	88 23       	and	r24, r24
 a36:	ec f7       	brge	.-6      	; 0xa32 <uart_receive+0x4>
	return UDR0;
 a38:	80 91 c6 00 	lds	r24, 0x00C6
}
 a3c:	08 95       	ret

00000a3e <__vector_26>:
volatile static char BUFFER[UART_TX_BUFFER_SIZE] = {'a'};
volatile static uint8_t buffer_tail = 0;
volatile static uint8_t buffer_head = 0;

//Runs when buffer is empty
ISR(USART0_UDRE_vect){
 a3e:	1f 92       	push	r1
 a40:	0f 92       	push	r0
 a42:	0f b6       	in	r0, 0x3f	; 63
 a44:	0f 92       	push	r0
 a46:	11 24       	eor	r1, r1
 a48:	0b b6       	in	r0, 0x3b	; 59
 a4a:	0f 92       	push	r0
 a4c:	8f 93       	push	r24
 a4e:	9f 93       	push	r25
 a50:	ef 93       	push	r30
 a52:	ff 93       	push	r31

	
	//When head and tail are equal the buffer is empty
	if(buffer_head != buffer_tail){
 a54:	90 91 80 02 	lds	r25, 0x0280
 a58:	80 91 81 02 	lds	r24, 0x0281
 a5c:	98 17       	cp	r25, r24
 a5e:	79 f0       	breq	.+30     	; 0xa7e <__vector_26+0x40>

		UDR0 = BUFFER[buffer_tail];
 a60:	e0 91 81 02 	lds	r30, 0x0281
 a64:	f0 e0       	ldi	r31, 0x00	; 0
 a66:	eb 5f       	subi	r30, 0xFB	; 251
 a68:	fd 4f       	sbci	r31, 0xFD	; 253
 a6a:	80 81       	ld	r24, Z
 a6c:	80 93 c6 00 	sts	0x00C6, r24

		buffer_tail = ((buffer_tail +1) & UART_TX_BUFFER_MASK);
 a70:	80 91 81 02 	lds	r24, 0x0281
 a74:	8f 5f       	subi	r24, 0xFF	; 255
 a76:	8f 73       	andi	r24, 0x3F	; 63
 a78:	80 93 81 02 	sts	0x0281, r24
 a7c:	05 c0       	rjmp	.+10     	; 0xa88 <__vector_26+0x4a>
	}
	
	else {
		//disable interrupt when buffer is empty
		UCSR0B &= ~(1<<UDRIE0);
 a7e:	e1 ec       	ldi	r30, 0xC1	; 193
 a80:	f0 e0       	ldi	r31, 0x00	; 0
 a82:	80 81       	ld	r24, Z
 a84:	8f 7d       	andi	r24, 0xDF	; 223
 a86:	80 83       	st	Z, r24
	}
	
}
 a88:	ff 91       	pop	r31
 a8a:	ef 91       	pop	r30
 a8c:	9f 91       	pop	r25
 a8e:	8f 91       	pop	r24
 a90:	0f 90       	pop	r0
 a92:	0b be       	out	0x3b, r0	; 59
 a94:	0f 90       	pop	r0
 a96:	0f be       	out	0x3f, r0	; 63
 a98:	0f 90       	pop	r0
 a9a:	1f 90       	pop	r1
 a9c:	18 95       	reti

00000a9e <uart_init>:

void uart_init(){

	// Set baudrate to 9600

	UBRR0H |= (BAUD_PRESCALE >> 8);
 a9e:	e5 ec       	ldi	r30, 0xC5	; 197
 aa0:	f0 e0       	ldi	r31, 0x00	; 0
 aa2:	80 81       	ld	r24, Z
 aa4:	80 83       	st	Z, r24
	UBRR0L |= BAUD_PRESCALE;
 aa6:	e4 ec       	ldi	r30, 0xC4	; 196
 aa8:	f0 e0       	ldi	r31, 0x00	; 0
 aaa:	80 81       	ld	r24, Z
 aac:	87 66       	ori	r24, 0x67	; 103
 aae:	80 83       	st	Z, r24
	// Enable TX rx
	UCSR0B = (1<<TXEN0)|(1<<RXEN0);
 ab0:	88 e1       	ldi	r24, 0x18	; 24
 ab2:	80 93 c1 00 	sts	0x00C1, r24
	

	
	//uart_str = fdevopen(uart_transmit, uart_receive);
	stdout = stdin = &uart_str;
 ab6:	85 e4       	ldi	r24, 0x45	; 69
 ab8:	92 e0       	ldi	r25, 0x02	; 2
 aba:	90 93 83 02 	sts	0x0283, r25
 abe:	80 93 82 02 	sts	0x0282, r24
 ac2:	90 93 85 02 	sts	0x0285, r25
 ac6:	80 93 84 02 	sts	0x0284, r24
 aca:	08 95       	ret

00000acc <__tablejump2__>:
 acc:	ee 0f       	add	r30, r30
 ace:	ff 1f       	adc	r31, r31

00000ad0 <__tablejump__>:
 ad0:	05 90       	lpm	r0, Z+
 ad2:	f4 91       	lpm	r31, Z
 ad4:	e0 2d       	mov	r30, r0
 ad6:	19 94       	eijmp

00000ad8 <puts>:
 ad8:	0f 93       	push	r16
 ada:	1f 93       	push	r17
 adc:	cf 93       	push	r28
 ade:	df 93       	push	r29
 ae0:	e0 91 84 02 	lds	r30, 0x0284
 ae4:	f0 91 85 02 	lds	r31, 0x0285
 ae8:	23 81       	ldd	r18, Z+3	; 0x03
 aea:	21 ff       	sbrs	r18, 1
 aec:	1b c0       	rjmp	.+54     	; 0xb24 <puts+0x4c>
 aee:	ec 01       	movw	r28, r24
 af0:	00 e0       	ldi	r16, 0x00	; 0
 af2:	10 e0       	ldi	r17, 0x00	; 0
 af4:	89 91       	ld	r24, Y+
 af6:	60 91 84 02 	lds	r22, 0x0284
 afa:	70 91 85 02 	lds	r23, 0x0285
 afe:	db 01       	movw	r26, r22
 b00:	18 96       	adiw	r26, 0x08	; 8
 b02:	ed 91       	ld	r30, X+
 b04:	fc 91       	ld	r31, X
 b06:	19 97       	sbiw	r26, 0x09	; 9
 b08:	88 23       	and	r24, r24
 b0a:	31 f0       	breq	.+12     	; 0xb18 <puts+0x40>
 b0c:	19 95       	eicall
 b0e:	89 2b       	or	r24, r25
 b10:	89 f3       	breq	.-30     	; 0xaf4 <puts+0x1c>
 b12:	0f ef       	ldi	r16, 0xFF	; 255
 b14:	1f ef       	ldi	r17, 0xFF	; 255
 b16:	ee cf       	rjmp	.-36     	; 0xaf4 <puts+0x1c>
 b18:	8a e0       	ldi	r24, 0x0A	; 10
 b1a:	19 95       	eicall
 b1c:	89 2b       	or	r24, r25
 b1e:	11 f4       	brne	.+4      	; 0xb24 <puts+0x4c>
 b20:	c8 01       	movw	r24, r16
 b22:	02 c0       	rjmp	.+4      	; 0xb28 <puts+0x50>
 b24:	8f ef       	ldi	r24, 0xFF	; 255
 b26:	9f ef       	ldi	r25, 0xFF	; 255
 b28:	df 91       	pop	r29
 b2a:	cf 91       	pop	r28
 b2c:	1f 91       	pop	r17
 b2e:	0f 91       	pop	r16
 b30:	08 95       	ret

00000b32 <_exit>:
 b32:	f8 94       	cli

00000b34 <__stop_program>:
 b34:	ff cf       	rjmp	.-2      	; 0xb34 <__stop_program>
