Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Sep 28 17:47:32 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file source_timing_summary_routed.rpt -pb source_timing_summary_routed.pb -rpx source_timing_summary_routed.rpx -warn_on_violation
| Design       : source
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[7]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.787ns  (logic 5.689ns (52.741%)  route 5.098ns (47.259%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  I[7] (IN)
                         net (fo=0)                   0.000     0.000    I[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  I_IBUF[7]_inst/O
                         net (fo=9, routed)           2.614     4.099    I_IBUF[7]
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.124     4.223 r  Y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     4.223    Y_OBUF[7]_inst_i_4_n_0
    SLICE_X43Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     4.461 r  Y_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.461    Y_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.565 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.483     7.048    Y_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.739    10.787 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.787    Y[7]
    W20                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.647ns  (logic 5.537ns (52.003%)  route 5.110ns (47.997%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=11, routed)          2.340     3.814    I_IBUF[3]
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.938 r  Y_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.938    Y_OBUF[4]_inst_i_3_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     4.183 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.770     6.954    Y_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.694    10.647 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.647    Y[4]
    T19                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 5.683ns (53.717%)  route 4.896ns (46.283%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=11, routed)          2.707     4.182    I_IBUF[3]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.306 r  Y_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     4.306    Y_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     4.553 r  Y_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.553    Y_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     4.651 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.189     6.840    Y_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.740    10.579 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.579    Y[6]
    V20                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.495ns  (logic 5.523ns (52.622%)  route 4.972ns (47.378%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=11, routed)          2.707     4.182    I_IBUF[3]
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.306    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     4.518 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.265     6.782    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.712    10.495 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.495    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.346ns  (logic 5.269ns (50.932%)  route 5.076ns (49.068%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  I_IBUF[0]_inst/O
                         net (fo=9, routed)           2.545     3.991    I_IBUF[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.115 r  Y_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.670     4.786    Y_OBUF[5]_inst_i_2_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.910 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862     6.771    Y_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.574    10.346 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.346    Y[5]
    U13                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 5.686ns (55.148%)  route 4.624ns (44.852%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  I_IBUF[1]_inst/O
                         net (fo=10, routed)          2.378     3.856    I_IBUF[1]
    SLICE_X43Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  Y_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.980    Y_OBUF[1]_inst_i_4_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     4.218 r  Y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.218    Y_OBUF[1]_inst_i_2_n_0
    SLICE_X43Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     4.322 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.246     6.569    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.741    10.310 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.310    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[7]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.277ns  (logic 5.654ns (55.018%)  route 4.623ns (44.982%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  I[7] (IN)
                         net (fo=0)                   0.000     0.000    I[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  I_IBUF[7]_inst/O
                         net (fo=9, routed)           2.373     3.857    I_IBUF[7]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.981 r  Y_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.981    Y_OBUF[0]_inst_i_7_n_0
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     4.195 r  Y_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.195    Y_OBUF[0]_inst_i_3_n_0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I1_O)      0.088     4.283 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.250     6.533    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.744    10.277 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.277    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 5.247ns (51.107%)  route 5.020ns (48.893%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  I_IBUF[0]_inst/O
                         net (fo=9, routed)           2.695     4.141    I_IBUF[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.265 r  Y_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.263     4.528    Y_OBUF[2]_inst_i_4_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.652 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.062     6.715    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.267 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.267    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[4]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.645ns (65.584%)  route 0.863ns (34.416%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  I[4] (IN)
                         net (fo=0)                   0.000     0.000    I[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  I_IBUF[4]_inst/O
                         net (fo=11, routed)          0.390     0.670    I_IBUF[4]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.715 r  Y_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.054     0.769    Y_OBUF[5]_inst_i_3_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.814 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.233    Y_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.275     2.508 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.508    Y[5]
    U13                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[5]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.628ns (63.805%)  route 0.923ns (36.195%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  I[5] (IN)
                         net (fo=0)                   0.000     0.000    I[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  I_IBUF[5]_inst/O
                         net (fo=10, routed)          0.373     0.658    I_IBUF[5]
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.703 r  Y_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.049     0.752    Y_OBUF[2]_inst_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.797 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.298    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     2.551 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.551    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.803ns (65.238%)  route 0.961ns (34.762%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  F (IN)
                         net (fo=0)                   0.000     0.000    F
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  F_IBUF_inst/O
                         net (fo=10, routed)          0.365     0.714    F_IBUF
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  Y_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.759    Y_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I0_O)      0.073     0.832 r  Y_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.832    Y_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y34         MUXF8 (Prop_muxf8_I0_O)      0.022     0.854 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.596     1.450    Y_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.313     2.764 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.764    Y[6]
    V20                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[4]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.736ns (61.900%)  route 1.069ns (38.100%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  I[4] (IN)
                         net (fo=0)                   0.000     0.000    I[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  I_IBUF[4]_inst/O
                         net (fo=11, routed)          0.377     0.656    I_IBUF[4]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.045     0.701 r  Y_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.701    Y_OBUF[7]_inst_i_5_n_0
    SLICE_X43Y36         MUXF7 (Prop_muxf7_I1_O)      0.074     0.775 r  Y_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.775    Y_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y36         MUXF8 (Prop_muxf8_I0_O)      0.023     0.798 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.692     1.491    Y_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.314     2.805 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.805    Y[7]
    W20                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.719ns (61.179%)  route 1.091ns (38.821%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  A_IBUF[1]_inst/O
                         net (fo=26, routed)          0.488     0.764    A_IBUF[1]
    SLICE_X43Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.809 r  Y_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.809    Y_OBUF[1]_inst_i_6_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     0.871 r  Y_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.871    Y_OBUF[1]_inst_i_3_n_0
    SLICE_X43Y35         MUXF8 (Prop_muxf8_I1_O)      0.019     0.890 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.493    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.317     2.809 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.809    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.720ns (60.018%)  route 1.145ns (39.982%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  A_IBUF[1]_inst/O
                         net (fo=26, routed)          0.568     0.844    A_IBUF[1]
    SLICE_X42Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.889 r  Y_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.889    Y_OBUF[0]_inst_i_6_n_0
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     0.951 r  Y_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.951    Y_OBUF[0]_inst_i_3_n_0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I1_O)      0.019     0.970 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.577     1.548    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.318     2.865 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.865    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.687ns (58.857%)  route 1.179ns (41.143%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  A_IBUF[1]_inst/O
                         net (fo=26, routed)          0.604     0.880    A_IBUF[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.925 r  Y_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.925    Y_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.065     0.990 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.576     1.565    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.301     2.867 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.867    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.649ns (53.393%)  route 1.440ns (46.607%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  I_IBUF[1]_inst/O
                         net (fo=10, routed)          0.622     0.869    I_IBUF[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.914 r  Y_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.914    Y_OBUF[4]_inst_i_3_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.074     0.988 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.817     1.805    Y_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         1.284     3.089 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.089    Y[4]
    T19                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------





