INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/twos_compliment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_compliment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/Section3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sources_1/new/ass1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ass1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sim_1/new/twos_compliment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_compliment_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass1/ass1.srcs/sim_1/new/Section3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Section3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Downloads/sample autotest-20250328/autotest01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autotest01
