Analysis & Synthesis report for vup1500
Sun Apr 10 21:12:49 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |vup1500|sdram:DRAM0|CUR
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component|altsyncram_lcr3:auto_generated
 17. Source assignments for mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component|altsyncram_kcr3:auto_generated
 18. Source assignments for videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1
 19. Source assignments for videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1
 20. Source assignments for videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component|altsyncram_nvq3:auto_generated
 21. Source assignments for videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated
 22. Source assignments for videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated
 23. Source assignments for videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 24. Source assignments for videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 25. Source assignments for videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 26. Source assignments for ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component|altsyncram_olo3:auto_generated
 27. Parameter Settings for User Entity Instance: mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254
 30. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u1
 31. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u3
 32. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u4
 33. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5
 34. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u0
 35. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1
 36. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u2
 37. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u6
 38. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u7
 39. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8
 40. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U10
 41. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u12
 42. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u14
 43. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U15
 44. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U19
 45. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U21
 46. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U22
 47. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6
 48. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u0
 49. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1
 50. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u2
 51. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u6
 52. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u7
 53. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8
 54. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U10
 55. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u12
 56. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u14
 57. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U15
 58. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U19
 59. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U21
 60. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U22
 61. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7
 62. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u0
 63. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1
 64. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u2
 65. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u6
 66. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u7
 67. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8
 68. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U10
 69. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u12
 70. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u14
 71. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U15
 72. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U19
 73. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U21
 74. Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U22
 75. Parameter Settings for User Entity Instance: videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component
 84. Parameter Settings for User Entity Instance: ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: pll100:CKGEN0|altpll:altpll_component
 86. altsyncram Parameter Settings by Entity Instance
 87. altpll Parameter Settings by Entity Instance
 88. Port Connectivity Checks: "sdram:DRAM0"
 89. Port Connectivity Checks: "videoout:VIDEO0"
 90. Port Connectivity Checks: "psg:PSG1"
 91. Port Connectivity Checks: "z8420:PIO0"
 92. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det:U18"
 93. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4"
 94. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_edge_det:U1"
 95. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3"
 96. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0"
 97. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_edge_det:U3"
 98. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_edge_det:U0"
 99. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_edge_det:U2"
100. Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254"
101. Port Connectivity Checks: "i8253:PIT0"
102. Port Connectivity Checks: "i8255:PPI0"
103. In-System Memory Content Editor Settings
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 10 21:12:49 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; vup1500                                     ;
; Top-level Entity Name              ; vup1500                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,479                                       ;
;     Total combinational functions  ; 2,124                                       ;
;     Dedicated logic registers      ; 1,194                                       ;
; Total registers                    ; 1194                                        ;
; Total pins                         ; 217                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 330,752                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                                      ; vup1500            ; vup1500            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+
; vup1500.vhd                                                        ; yes             ; User VHDL File                               ; D:/develop/vup1500/vup1500.vhd                                                        ;             ;
; pll100.vhd                                                         ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/pll100.vhd                                                         ;             ;
; mrom.vhd                                                           ; yes             ; User VHDL File                               ; D:/develop/vup1500/mrom.vhd                                                           ;             ;
; mrom2k.vhd                                                         ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/mrom2k.vhd                                                         ;             ;
; i8255.vhd                                                          ; yes             ; User VHDL File                               ; D:/develop/vup1500/i8255.vhd                                                          ;             ;
; i8253.vhd                                                          ; yes             ; User VHDL File                               ; D:/develop/vup1500/i8253.vhd                                                          ;             ;
; gh_timer_8254_wb.vhd                                               ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_timer_8254_wb.vhd                                               ;             ;
; gh_edge_det_XCD_t.vhd                                              ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_edge_det_XCD_t.vhd                                              ;             ;
; gh_div2_bcd_4digits.vhd                                            ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_div2_bcd_4digits.vhd                                            ;             ;
; gh_div_bcd2.vhd                                                    ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_div_bcd2.vhd                                                    ;             ;
; gh_counter_down_16b_bb.vhd                                         ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_counter_down_16b_bb.vhd                                         ;             ;
; gh_counter_down_4b_bb.vhd                                          ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_counter_down_4b_bb.vhd                                          ;             ;
; gh_counter_control.vhd                                             ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_counter_control.vhd                                             ;             ;
; gh_register_ce.vhd                                                 ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_register_ce.vhd                                                 ;             ;
; gh_jkff.vhd                                                        ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_jkff.vhd                                                        ;             ;
; gh_edge_det.vhd                                                    ; yes             ; User VHDL File                               ; D:/develop/vup1500/gh_edge_det.vhd                                                    ;             ;
; z8420.vhd                                                          ; yes             ; User VHDL File                               ; D:/develop/vup1500/z8420.vhd                                                          ;             ;
; Interrupt.vhd                                                      ; yes             ; User VHDL File                               ; D:/develop/vup1500/Interrupt.vhd                                                      ;             ;
; psg.vhd                                                            ; yes             ; User VHDL File                               ; D:/develop/vup1500/psg.vhd                                                            ;             ;
; psg_tone.vhd                                                       ; yes             ; User VHDL File                               ; D:/develop/vup1500/psg_tone.vhd                                                       ;             ;
; psg_noise.vhd                                                      ; yes             ; User VHDL File                               ; D:/develop/vup1500/psg_noise.vhd                                                      ;             ;
; dac.vhd                                                            ; yes             ; User VHDL File                               ; D:/develop/vup1500/dac.vhd                                                            ;             ;
; videoout.vhd                                                       ; yes             ; User VHDL File                               ; D:/develop/vup1500/videoout.vhd                                                       ;             ;
; pll57.vhd                                                          ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/pll57.vhd                                                          ;             ;
; ram2k.vhd                                                          ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/ram2k.vhd                                                          ;             ;
; pcg.vhd                                                            ; yes             ; User VHDL File                               ; D:/develop/vup1500/pcg.vhd                                                            ;             ;
; ram1k.vhd                                                          ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/ram1k.vhd                                                          ;             ;
; cgrom.vhd                                                          ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/cgrom.vhd                                                          ;             ;
; ScanConv.vhd                                                       ; yes             ; User VHDL File                               ; D:/develop/vup1500/ScanConv.vhd                                                       ;             ;
; linebuf.vhd                                                        ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/linebuf.vhd                                                        ;             ;
; mrom4k.vhd                                                         ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/mrom4k.vhd                                                         ;             ;
; ram8k.vhd                                                          ; yes             ; User Wizard-Generated File                   ; D:/develop/vup1500/ram8k.vhd                                                          ;             ;
; sdram.vhd                                                          ; yes             ; User VHDL File                               ; D:/develop/vup1500/sdram.vhd                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_lcr3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_lcr3.tdf                                             ;             ;
; 9z502m_e8.hex                                                      ; yes             ; Auto-Found Memory Initialization File        ; D:/develop/vup1500/9z502m_e8.hex                                                      ;             ;
; db/altsyncram_kcr3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_kcr3.tdf                                             ;             ;
; 9z502m_f0.hex                                                      ; yes             ; Auto-Found Memory Initialization File        ; D:/develop/vup1500/9z502m_f0.hex                                                      ;             ;
; db/altsyncram_98r3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_98r3.tdf                                             ;             ;
; db/altsyncram_vlo2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_vlo2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; db/altsyncram_nvq3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_nvq3.tdf                                             ;             ;
; font.hex                                                           ; yes             ; Auto-Found Memory Initialization File        ; D:/develop/vup1500/font.hex                                                           ;             ;
; db/altsyncram_17p3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_17p3.tdf                                             ;             ;
; db/altsyncram_pcp3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_pcp3.tdf                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/pll57_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/pll57_altpll.v                                                  ;             ;
; db/altsyncram_olo3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_olo3.tdf                                             ;             ;
; db/pll100_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/pll100_altpll.v                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldc3dd541a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/develop/vup1500/db/ip/sldc3dd541a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; db/altsyncram_ggo3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/vup1500/db/altsyncram_ggo3.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 2,479      ;
;                                             ;            ;
; Total combinational functions               ; 2124       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 926        ;
;     -- 3 input functions                    ; 599        ;
;     -- <=2 input functions                  ; 599        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1782       ;
;     -- arithmetic mode                      ; 342        ;
;                                             ;            ;
; Total registers                             ; 1194       ;
;     -- Dedicated logic registers            ; 1194       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 217        ;
; Total memory bits                           ; 330752     ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Total PLLs                                  ; 2          ;
;     -- PLLs                                 ; 2          ;
;                                             ;            ;
; Maximum fan-out node                        ; ZRST~input ;
; Maximum fan-out                             ; 636        ;
; Total fan-out                               ; 12467      ;
; Average fan-out                             ; 3.16       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vup1500                                                                                                                                ; 2124 (276)        ; 1194 (124)   ; 330752      ; 0          ; 0            ; 0       ; 0         ; 217  ; 0            ; 0          ; |vup1500                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |ScanConv:SCONV0|                                                                                                                    ; 56 (56)           ; 63 (63)      ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|ScanConv:SCONV0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |linebuf:SBUF|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|ScanConv:SCONV0|linebuf:SBUF                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_olo3:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component|altsyncram_olo3:auto_generated                                                                                                                                                                                                                                                ; work         ;
;    |i8253:PIT0|                                                                                                                         ; 572 (1)           ; 196 (3)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |gh_timer_8254_wb:PIT8254|                                                                                                        ; 571 (13)          ; 193 (1)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254                                                                                                                                                                                                                                                                                                        ; work         ;
;          |gh_counter_control:U5|                                                                                                        ; 171 (32)          ; 60 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5                                                                                                                                                                                                                                                                                  ; work         ;
;             |gh_counter_down_16b_bb:U9|                                                                                                 ; 129 (49)          ; 24 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9                                                                                                                                                                                                                                                        ; work         ;
;                |gh_counter_down_4b_bb:U4|                                                                                               ; 13 (13)           ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U5|                                                                                               ; 16 (16)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U5                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U6|                                                                                               ; 16 (16)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U6                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U7|                                                                                               ; 18 (18)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U7                                                                                                                                                                                                                               ; work         ;
;                |gh_div2_bcd_4digits:U0|                                                                                                 ; 15 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0                                                                                                                                                                                                                                 ; work         ;
;                   |gh_div_bcd2:U0|                                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U1|                                                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U2|                                                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U3|                                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3                                                                                                                                                                                                                  ; work         ;
;                |gh_edge_det:U1|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_edge_det:U1                                                                                                                                                                                                                                         ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_jkff:U2                                                                                                                                                                                                                                             ; work         ;
;                |gh_jkff:U3|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_jkff:U3                                                                                                                                                                                                                                             ; work         ;
;             |gh_edge_det_XCD_t:U1|                                                                                                      ; 3 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1                                                                                                                                                                                                                                                             ; work         ;
;                |gh_edge_det:U0|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_edge_det:U0                                                                                                                                                                                                                                              ; work         ;
;                |gh_edge_det:U3|                                                                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_edge_det:U3                                                                                                                                                                                                                                              ; work         ;
;                |gh_jkff:U1|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_jkff:U1                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_jkff:U2                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U4|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_jkff:U4                                                                                                                                                                                                                                                  ; work         ;
;             |gh_edge_det_XCD_t:U8|                                                                                                      ; 2 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8                                                                                                                                                                                                                                                             ; work         ;
;                |gh_edge_det:U0|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8|gh_edge_det:U0                                                                                                                                                                                                                                              ; work         ;
;                |gh_edge_det:U3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8|gh_edge_det:U3                                                                                                                                                                                                                                              ; work         ;
;                |gh_jkff:U1|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8|gh_jkff:U1                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8|gh_jkff:U2                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U4|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8|gh_jkff:U4                                                                                                                                                                                                                                                  ; work         ;
;             |gh_jkff:U3|                                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_jkff:U3                                                                                                                                                                                                                                                                       ; work         ;
;             |gh_jkff:U4|                                                                                                                ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_jkff:U4                                                                                                                                                                                                                                                                       ; work         ;
;             |gh_register_ce:u2|                                                                                                         ; 0 (0)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u2                                                                                                                                                                                                                                                                ; work         ;
;             |gh_register_ce:u6|                                                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u6                                                                                                                                                                                                                                                                ; work         ;
;             |gh_register_ce:u7|                                                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u7                                                                                                                                                                                                                                                                ; work         ;
;          |gh_counter_control:U6|                                                                                                        ; 212 (35)          ; 60 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6                                                                                                                                                                                                                                                                                  ; work         ;
;             |gh_counter_down_16b_bb:U9|                                                                                                 ; 168 (52)          ; 24 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9                                                                                                                                                                                                                                                        ; work         ;
;                |gh_counter_down_4b_bb:U4|                                                                                               ; 14 (14)           ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U5|                                                                                               ; 17 (17)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U5                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U6|                                                                                               ; 17 (17)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U6                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U7|                                                                                               ; 18 (18)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U7                                                                                                                                                                                                                               ; work         ;
;                |gh_div2_bcd_4digits:U0|                                                                                                 ; 48 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0                                                                                                                                                                                                                                 ; work         ;
;                   |gh_div_bcd2:U0|                                                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U1|                                                                                                      ; 15 (15)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U2|                                                                                                      ; 15 (15)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U3|                                                                                                      ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3                                                                                                                                                                                                                  ; work         ;
;                |gh_edge_det:U1|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_edge_det:U1                                                                                                                                                                                                                                         ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_jkff:U2                                                                                                                                                                                                                                             ; work         ;
;                |gh_jkff:U3|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_jkff:U3                                                                                                                                                                                                                                             ; work         ;
;             |gh_edge_det_XCD_t:U1|                                                                                                      ; 3 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1                                                                                                                                                                                                                                                             ; work         ;
;                |gh_edge_det:U0|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1|gh_edge_det:U0                                                                                                                                                                                                                                              ; work         ;
;                |gh_edge_det:U3|                                                                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1|gh_edge_det:U3                                                                                                                                                                                                                                              ; work         ;
;                |gh_jkff:U1|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1|gh_jkff:U1                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1|gh_jkff:U2                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U4|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1|gh_jkff:U4                                                                                                                                                                                                                                                  ; work         ;
;             |gh_edge_det_XCD_t:U8|                                                                                                      ; 2 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8                                                                                                                                                                                                                                                             ; work         ;
;                |gh_edge_det:U0|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8|gh_edge_det:U0                                                                                                                                                                                                                                              ; work         ;
;                |gh_edge_det:U3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8|gh_edge_det:U3                                                                                                                                                                                                                                              ; work         ;
;                |gh_jkff:U1|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8|gh_jkff:U1                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8|gh_jkff:U2                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U4|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8|gh_jkff:U4                                                                                                                                                                                                                                                  ; work         ;
;             |gh_jkff:U3|                                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_jkff:U3                                                                                                                                                                                                                                                                       ; work         ;
;             |gh_jkff:U4|                                                                                                                ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_jkff:U4                                                                                                                                                                                                                                                                       ; work         ;
;             |gh_register_ce:u2|                                                                                                         ; 0 (0)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u2                                                                                                                                                                                                                                                                ; work         ;
;             |gh_register_ce:u6|                                                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u6                                                                                                                                                                                                                                                                ; work         ;
;             |gh_register_ce:u7|                                                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u7                                                                                                                                                                                                                                                                ; work         ;
;          |gh_counter_control:U7|                                                                                                        ; 173 (34)          ; 60 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7                                                                                                                                                                                                                                                                                  ; work         ;
;             |gh_counter_down_16b_bb:U9|                                                                                                 ; 129 (49)          ; 24 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9                                                                                                                                                                                                                                                        ; work         ;
;                |gh_counter_down_4b_bb:U4|                                                                                               ; 13 (13)           ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U5|                                                                                               ; 16 (16)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U5                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U6|                                                                                               ; 16 (16)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U6                                                                                                                                                                                                                               ; work         ;
;                |gh_counter_down_4b_bb:U7|                                                                                               ; 18 (18)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U7                                                                                                                                                                                                                               ; work         ;
;                |gh_div2_bcd_4digits:U0|                                                                                                 ; 15 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0                                                                                                                                                                                                                                 ; work         ;
;                   |gh_div_bcd2:U0|                                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U1|                                                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U2|                                                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2                                                                                                                                                                                                                  ; work         ;
;                   |gh_div_bcd2:U3|                                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3                                                                                                                                                                                                                  ; work         ;
;                |gh_edge_det:U1|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_edge_det:U1                                                                                                                                                                                                                                         ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_jkff:U2                                                                                                                                                                                                                                             ; work         ;
;                |gh_jkff:U3|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_jkff:U3                                                                                                                                                                                                                                             ; work         ;
;             |gh_edge_det_XCD_t:U1|                                                                                                      ; 3 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1                                                                                                                                                                                                                                                             ; work         ;
;                |gh_edge_det:U0|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1|gh_edge_det:U0                                                                                                                                                                                                                                              ; work         ;
;                |gh_edge_det:U3|                                                                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1|gh_edge_det:U3                                                                                                                                                                                                                                              ; work         ;
;                |gh_jkff:U1|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1|gh_jkff:U1                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1|gh_jkff:U2                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U4|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1|gh_jkff:U4                                                                                                                                                                                                                                                  ; work         ;
;             |gh_edge_det_XCD_t:U8|                                                                                                      ; 2 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8                                                                                                                                                                                                                                                             ; work         ;
;                |gh_edge_det:U0|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8|gh_edge_det:U0                                                                                                                                                                                                                                              ; work         ;
;                |gh_edge_det:U3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8|gh_edge_det:U3                                                                                                                                                                                                                                              ; work         ;
;                |gh_jkff:U1|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8|gh_jkff:U1                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U2|                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8|gh_jkff:U2                                                                                                                                                                                                                                                  ; work         ;
;                |gh_jkff:U4|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8|gh_jkff:U4                                                                                                                                                                                                                                                  ; work         ;
;             |gh_jkff:U3|                                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_jkff:U3                                                                                                                                                                                                                                                                       ; work         ;
;             |gh_jkff:U4|                                                                                                                ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_jkff:U4                                                                                                                                                                                                                                                                       ; work         ;
;             |gh_register_ce:u2|                                                                                                         ; 0 (0)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u2                                                                                                                                                                                                                                                                ; work         ;
;             |gh_register_ce:u6|                                                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u6                                                                                                                                                                                                                                                                ; work         ;
;             |gh_register_ce:u7|                                                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u7                                                                                                                                                                                                                                                                ; work         ;
;          |gh_edge_det:U2|                                                                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_edge_det:U2                                                                                                                                                                                                                                                                                         ; work         ;
;          |gh_register_ce:u3|                                                                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u3                                                                                                                                                                                                                                                                                      ; work         ;
;          |gh_register_ce:u4|                                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u4                                                                                                                                                                                                                                                                                      ; work         ;
;    |i8255:PPI0|                                                                                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|i8255:PPI0                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |mrom:MROM0|                                                                                                                         ; 2 (2)             ; 0 (0)        ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|mrom:MROM0                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |mrom2k:mrom0|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|mrom:MROM0|mrom2k:mrom0                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_lcr3:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component|altsyncram_lcr3:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;       |mrom4k:mrom1|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|mrom:MROM0|mrom4k:mrom1                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_kcr3:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component|altsyncram_kcr3:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;    |pll100:CKGEN0|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|pll100:CKGEN0                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|pll100:CKGEN0|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; work         ;
;          |pll100_altpll:auto_generated|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|pll100:CKGEN0|altpll:altpll_component|pll100_altpll:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;    |psg:PSG0|                                                                                                                           ; 203 (77)          ; 129 (60)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG0                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |dac:inst_dac|                                                                                                                    ; 9 (9)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG0|dac:inst_dac                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |psg_noise:t3|                                                                                                                    ; 33 (33)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG0|psg_noise:t3                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |psg_tone:t0|                                                                                                                     ; 28 (28)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG0|psg_tone:t0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |psg_tone:t1|                                                                                                                     ; 28 (28)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG0|psg_tone:t1                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |psg_tone:t2|                                                                                                                     ; 28 (28)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG0|psg_tone:t2                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |psg:PSG1|                                                                                                                           ; 195 (69)          ; 131 (62)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG1                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |dac:inst_dac|                                                                                                                    ; 9 (9)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG1|dac:inst_dac                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |psg_noise:t3|                                                                                                                    ; 33 (33)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG1|psg_noise:t3                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |psg_tone:t0|                                                                                                                     ; 28 (28)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG1|psg_tone:t0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |psg_tone:t1|                                                                                                                     ; 28 (28)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG1|psg_tone:t1                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |psg_tone:t2|                                                                                                                     ; 28 (28)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|psg:PSG1|psg_tone:t2                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sdram:DRAM0|                                                                                                                        ; 116 (116)         ; 106 (106)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sdram:DRAM0                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 157 (1)           ; 97 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 156 (0)           ; 97 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 156 (0)           ; 97 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 156 (1)           ; 97 (6)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 155 (0)           ; 91 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 155 (116)         ; 91 (63)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |videoout:VIDEO0|                                                                                                                    ; 416 (252)         ; 243 (147)    ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |pcg:VPCG0|                                                                                                                       ; 48 (48)           ; 22 (22)      ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cgrom:CGROM0|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_nvq3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component|altsyncram_nvq3:auto_generated                                                                                                                                                                                                                                      ; work         ;
;          |ram1k:CGRAM0|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_17p3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated                                                                                                                                                                                                                                      ; work         ;
;          |ram1k:CGRAM1|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_17p3:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated                                                                                                                                                                                                                                      ; work         ;
;       |pll57:VCKGEN|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pll57:VCKGEN                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component                                                                                                                                                                                                                                                                                       ; work         ;
;             |pll57_altpll:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component|pll57_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;       |ram2k:VARAM0|                                                                                                                    ; 58 (0)            ; 37 (0)       ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VARAM0                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 58 (0)            ; 37 (0)       ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_98r3:auto_generated|                                                                                            ; 58 (0)            ; 37 (0)       ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_vlo2:altsyncram1|                                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1                                                                                                                                                                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 58 (37)           ; 37 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                      ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                   ; work         ;
;       |ram2k:VVRAM0|                                                                                                                    ; 58 (0)            ; 37 (0)       ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 58 (0)            ; 37 (0)       ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_98r3:auto_generated|                                                                                            ; 58 (0)            ; 37 (0)       ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_vlo2:altsyncram1|                                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1                                                                                                                                                                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 58 (37)           ; 37 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                      ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                   ; work         ;
;       |ram8k:GRAM0|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM0                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_pcp3:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;       |ram8k:GRAM1|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM1                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_pcp3:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;       |ram8k:GRAM2|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM2                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_pcp3:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;    |z8420:PIO0|                                                                                                                         ; 128 (101)         ; 104 (89)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|z8420:PIO0                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |Interrupt:INT0|                                                                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|z8420:PIO0|Interrupt:INT0                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |Interrupt:INT1|                                                                                                                  ; 16 (16)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vup1500|z8420:PIO0|Interrupt:INT1                                                                                                                                                                                                                                                                                                                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component|altsyncram_olo3:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 1024         ; 3            ; 1024         ; 3            ; 3072  ; None          ;
; mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component|altsyncram_lcr3:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; 9z502m_e8.hex ;
; mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component|altsyncram_kcr3:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; 9z502m_f0.hex ;
; videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component|altsyncram_nvq3:auto_generated|ALTSYNCRAM                   ; M9K  ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; font.hex      ;
; videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated|ALTSYNCRAM                   ; M9K  ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None          ;
; videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated|ALTSYNCRAM                   ; M9K  ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None          ;
; videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None          ;
; videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None          ;
; videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None          ;
; videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None          ;
; videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None          ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vup1500|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |vup1500|pll100:CKGEN0                                                                                                                                                                                                                                                       ; pll100.vhd      ;
; Altera ; ROM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|mrom:MROM0|mrom2k:mrom0                                                                                                                                                                                                                                             ; mrom2k.vhd      ;
; Altera ; ROM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|mrom:MROM0|mrom4k:mrom1                                                                                                                                                                                                                                             ; mrom4k.vhd      ;
; Altera ; RAM: 2-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|ScanConv:SCONV0|linebuf:SBUF                                                                                                                                                                                                                                        ; linebuf.vhd     ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|ram8k:GRAM0                                                                                                                                                                                                                                         ; ram8k.vhd       ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|ram8k:GRAM1                                                                                                                                                                                                                                         ; ram8k.vhd       ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|ram8k:GRAM2                                                                                                                                                                                                                                         ; ram8k.vhd       ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|ram2k:VARAM0                                                                                                                                                                                                                                        ; ram2k.vhd       ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|pll57:VCKGEN                                                                                                                                                                                                                                        ; pll57.vhd       ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0                                                                                                                                                                                                                              ; ram1k.vhd       ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1                                                                                                                                                                                                                              ; ram1k.vhd       ;
; Altera ; ROM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0                                                                                                                                                                                                                              ; cgrom.vhd       ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0                                                                                                                                                                                                                                        ; ram2k.vhd       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vup1500|sdram:DRAM0|CUR                                                                                                                                                                                                                                                                                                                                               ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+-----------+-----------+-----------+----------+-----------+----------+----------+-----------+----------+-----------+-----------+-----------+----------+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; CUR.FDLY4 ; CUR.FDLY3 ; CUR.FDLY2 ; CUR.FDLY1 ; CUR.FRFSH ; CUR.WPRE ; CUR.WDLY3 ; CUR.WDLY2 ; CUR.WRIT2 ; CUR.WRIT ; CUR.WDLY1 ; CUR.WACT ; CUR.HALT ; CUR.RDLY4 ; CUR.RPRE ; CUR.RDLY3 ; CUR.RDLY2 ; CUR.READ2 ; CUR.READ ; CUR.RDLY1 ; CUR.RACT ; CUR.IMODE ; CUR.IDLY6 ; CUR.IDLY5 ; CUR.IDLY4 ; CUR.IDLY3 ; CUR.IDLY2 ; CUR.IRFSH ; CUR.IDLY1 ; CUR.IPALL ; CUR.IWAIT ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+-----------+-----------+-----------+----------+-----------+----------+----------+-----------+----------+-----------+-----------+-----------+----------+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; CUR.IWAIT ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; CUR.IPALL ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; CUR.IDLY1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; CUR.IRFSH ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; CUR.IDLY2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; CUR.IDLY3 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.IDLY4 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.IDLY5 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.IDLY6 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.IMODE ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.RACT  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 1        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.RDLY1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 1         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.READ  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 1        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.READ2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 1         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.RDLY2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 1         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.RDLY3 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 1         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.RPRE  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 1        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.RDLY4 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 1         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.HALT  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 1        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.WACT  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 1        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.WDLY1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 1         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.WRIT  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 1        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.WRIT2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 1         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.WDLY2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 1         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.WDLY3 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.WPRE  ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.FRFSH ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.FDLY1 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.FDLY2 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.FDLY3 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; CUR.FDLY4 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+-----------+-----------+-----------+----------+-----------+----------+----------+-----------+----------+-----------+-----------+-----------+----------+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; z8420:PIO0|Interrupt:INT0|LINTI                    ; GND                 ; yes                    ;
; z8420:PIO0|Interrupt:INT1|LINTI                    ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; sdram:DRAM0|CSDiii[0,1]                                                                                                                              ; Lost fanout                                 ;
; sdram:DRAM0|CSBii[0]                                                                                                                                 ; Stuck at VCC due to stuck port data_in      ;
; sdram:DRAM0|CSCii[0]                                                                                                                                 ; Stuck at VCC due to stuck port data_in      ;
; sdram:DRAM0|CSEii[0]                                                                                                                                 ; Stuck at VCC due to stuck port data_in      ;
; sdram:DRAM0|UBEN2                                                                                                                                    ; Stuck at VCC due to stuck port data_in      ;
; sdram:DRAM0|LBEN2                                                                                                                                    ; Stuck at VCC due to stuck port data_in      ;
; sdram:DRAM0|CSBii[1]                                                                                                                                 ; Lost fanout                                 ;
; sdram:DRAM0|CSCii[1]                                                                                                                                 ; Lost fanout                                 ;
; sdram:DRAM0|CSEii[1]                                                                                                                                 ; Lost fanout                                 ;
; sdram:DRAM0|CSDii[0]                                                                                                                                 ; Stuck at VCC due to stuck port data_in      ;
; sdram:DRAM0|CSDii[1]                                                                                                                                 ; Lost fanout                                 ;
; sdram:DRAM0|CSBi                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; sdram:DRAM0|CSCi                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; sdram:DRAM0|CSDi                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; sdram:DRAM0|CSEi                                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; sdram:DRAM0|RA[19..21]                                                                                                                               ; Stuck at GND due to stuck port data_in      ;
; z8420:PIO0|VECTA[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; z8420:PIO0|VECTB[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; sdram:DRAM0|PE                                                                                                                                       ; Merged with sdram:DRAM0|PB                  ;
; sdram:DRAM0|PD                                                                                                                                       ; Merged with sdram:DRAM0|PC                  ;
; sdram:DRAM0|MDO[8]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[0]              ;
; sdram:DRAM0|MDO[9]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[1]              ;
; sdram:DRAM0|MDO[2]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[10]             ;
; sdram:DRAM0|MDO[3]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[11]             ;
; sdram:DRAM0|MDO[4]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[12]             ;
; sdram:DRAM0|MDO[5]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[13]             ;
; sdram:DRAM0|MDO[6]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[14]             ;
; sdram:DRAM0|MDO[7]                                                                                                                                   ; Merged with sdram:DRAM0|MDO[15]             ;
; z8420:PIO0|Interrupt:INT1|SREGM                                                                                                                      ; Merged with z8420:PIO0|Interrupt:INT0|SREGM ;
; sdram:DRAM0|DBIR[1..31]                                                                                                                              ; Merged with sdram:DRAM0|DBIR[0]             ;
; sdram:DRAM0|DCIR[0..15]                                                                                                                              ; Merged with sdram:DRAM0|DBIR[0]             ;
; sdram:DRAM0|DDIR[0..15]                                                                                                                              ; Merged with sdram:DRAM0|DBIR[0]             ;
; sdram:DRAM0|DEIR[0..31]                                                                                                                              ; Merged with sdram:DRAM0|DBIR[0]             ;
; sdram:DRAM0|DAIR[8]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[0]             ;
; sdram:DRAM0|DAIR[9]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[1]             ;
; sdram:DRAM0|DAIR[2]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[10]            ;
; sdram:DRAM0|DAIR[3]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[11]            ;
; sdram:DRAM0|DAIR[4]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[12]            ;
; sdram:DRAM0|DAIR[5]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[13]            ;
; sdram:DRAM0|DAIR[6]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[14]            ;
; sdram:DRAM0|DAIR[7]                                                                                                                                  ; Merged with sdram:DRAM0|DAIR[15]            ;
; sdram:DRAM0|DBIR[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; psg:PSG0|clk_divide[0]                                                                                                                               ; Merged with psg:PSG1|clk_divide[0]          ;
; psg:PSG0|clk_divide[1]                                                                                                                               ; Merged with psg:PSG1|clk_divide[1]          ;
; psg:PSG0|clk_divide[2]                                                                                                                               ; Merged with psg:PSG1|clk_divide[2]          ;
; psg:PSG0|clk_divide[3]                                                                                                                               ; Merged with psg:PSG1|clk_divide[3]          ;
; sdram:DRAM0|PB                                                                                                                                       ; Stuck at GND due to stuck port data_in      ;
; sdram:DRAM0|PC                                                                                                                                       ; Stuck at GND due to stuck port data_in      ;
; z8420:PIO0|HLB                                                                                                                                       ; Lost fanout                                 ;
; sdram:DRAM0|CUR.RDLY4                                                                                                                                ; Lost fanout                                 ;
; sdram:DRAM0|CUR.READ2                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; sdram:DRAM0|CUR.WRIT2                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; psg:PSG1|CNT[0]                                                                                                                                      ; Merged with psg:PSG0|CNT[0]                 ;
; psg:PSG1|CNT[1]                                                                                                                                      ; Merged with psg:PSG0|CNT[1]                 ;
; psg:PSG0|clk_divide[5]                                                                                                                               ; Lost fanout                                 ;
; psg:PSG1|clk_divide[5]                                                                                                                               ; Lost fanout                                 ;
; videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in      ;
; videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 152                                                                                                              ;                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+-----------------------+---------------------------+-------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                      ;
+-----------------------+---------------------------+-------------------------------------------------------------+
; sdram:DRAM0|CSBii[0]  ; Stuck at VCC              ; sdram:DRAM0|CSBii[1], sdram:DRAM0|CSBi, sdram:DRAM0|DBIR[0] ;
;                       ; due to stuck port data_in ;                                                             ;
; sdram:DRAM0|CSCii[0]  ; Stuck at VCC              ; sdram:DRAM0|CSCii[1], sdram:DRAM0|CSCi, sdram:DRAM0|PB      ;
;                       ; due to stuck port data_in ;                                                             ;
; sdram:DRAM0|CSEii[0]  ; Stuck at VCC              ; sdram:DRAM0|CSEii[1], sdram:DRAM0|CSEi                      ;
;                       ; due to stuck port data_in ;                                                             ;
; sdram:DRAM0|CSDii[0]  ; Stuck at VCC              ; sdram:DRAM0|CSDii[1], sdram:DRAM0|CSDi                      ;
;                       ; due to stuck port data_in ;                                                             ;
; sdram:DRAM0|CSDiii[1] ; Lost Fanouts              ; sdram:DRAM0|CSDiii[0]                                       ;
+-----------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1194  ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 121   ;
; Number of registers using Asynchronous Clear ; 688   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 734   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; ENROM                                     ; 3       ;
; SR_TX[31]                                 ; 1       ;
; FCS                                       ; 61      ;
; CK28M                                     ; 6       ;
; videoout:VIDEO0|WAITi_x                   ; 2       ;
; sdram:DRAM0|UBEN                          ; 1       ;
; sdram:DRAM0|LBEN                          ; 1       ;
; psg:PSG0|dac:inst_dac|sigma_latch[6]      ; 1       ;
; i8255:PPI0|PCi[0]                         ; 2       ;
; psg:PSG1|dac:inst_dac|sigma_latch[6]      ; 1       ;
; SR_TX[30]                                 ; 1       ;
; z8420:PIO0|DIRA[5]                        ; 1       ;
; z8420:PIO0|DIRA[4]                        ; 1       ;
; videoout:VIDEO0|PALET5[0]                 ; 1       ;
; videoout:VIDEO0|PALET7[0]                 ; 1       ;
; videoout:VIDEO0|PALET1[0]                 ; 1       ;
; videoout:VIDEO0|PALET3[0]                 ; 1       ;
; videoout:VIDEO0|PALET5[2]                 ; 1       ;
; videoout:VIDEO0|PALET6[2]                 ; 1       ;
; videoout:VIDEO0|PALET4[2]                 ; 1       ;
; videoout:VIDEO0|PALET7[2]                 ; 1       ;
; videoout:VIDEO0|PALET6[1]                 ; 1       ;
; videoout:VIDEO0|PALET7[1]                 ; 1       ;
; videoout:VIDEO0|PALET2[1]                 ; 1       ;
; videoout:VIDEO0|PALET3[1]                 ; 1       ;
; psg:PSG0|psg_tone:t1|counter[0]           ; 2       ;
; psg:PSG0|psg_tone:t0|counter[0]           ; 2       ;
; psg:PSG0|psg_tone:t2|counter[0]           ; 2       ;
; psg:PSG1|psg_tone:t1|counter[0]           ; 2       ;
; psg:PSG1|psg_tone:t0|counter[0]           ; 2       ;
; psg:PSG1|psg_tone:t2|counter[0]           ; 2       ;
; SR_TX[29]                                 ; 1       ;
; videoout:VIDEO0|HBLK_x                    ; 6       ;
; videoout:VIDEO0|VBLK_x                    ; 7       ;
; videoout:VIDEO0|pcg:VPCG0|RAMWE           ; 17      ;
; videoout:VIDEO0|S157SR[2]                 ; 1       ;
; sdram:DRAM0|CSAii[0]                      ; 3       ;
; sdram:DRAM0|CSAii[1]                      ; 2       ;
; SR_RX[0]                                  ; 2       ;
; SR_RX[1]                                  ; 3       ;
; SR_RX[2]                                  ; 3       ;
; SR_RX[3]                                  ; 3       ;
; SR_RX[4]                                  ; 3       ;
; SR_RX[5]                                  ; 3       ;
; SR_RX[6]                                  ; 3       ;
; SR_RX[7]                                  ; 2       ;
; psg:PSG0|tone1[5]                         ; 1       ;
; psg:PSG0|tone0[5]                         ; 1       ;
; psg:PSG0|tone2[5]                         ; 2       ;
; i8253:PIT0|REG[0]                         ; 2       ;
; i8253:PIT0|REG[1]                         ; 1       ;
; psg:PSG1|tone1[5]                         ; 1       ;
; psg:PSG1|tone0[5]                         ; 1       ;
; psg:PSG1|tone2[5]                         ; 2       ;
; videoout:VIDEO0|HSY_x                     ; 3       ;
; SR_TX[28]                                 ; 1       ;
; z8420:PIO0|Interrupt:INT0|SREGM           ; 2       ;
; videoout:VIDEO0|SNSCSD[0]                 ; 4       ;
; videoout:VIDEO0|SNSCSD[1]                 ; 3       ;
; videoout:VIDEO0|S157SR[1]                 ; 1       ;
; z8420:PIO0|DIRA[0]                        ; 1       ;
; z8420:PIO0|DIRA[1]                        ; 1       ;
; z8420:PIO0|DIRA[2]                        ; 1       ;
; z8420:PIO0|DIRA[3]                        ; 1       ;
; SR_TX[27]                                 ; 1       ;
; z8420:PIO0|IMWA[4]                        ; 3       ;
; z8420:PIO0|IMWA[5]                        ; 4       ;
; z8420:PIO0|IMWA[7]                        ; 1       ;
; z8420:PIO0|IMWA[6]                        ; 1       ;
; z8420:PIO0|IMWA[3]                        ; 1       ;
; z8420:PIO0|IMWA[2]                        ; 1       ;
; z8420:PIO0|IMWA[1]                        ; 1       ;
; z8420:PIO0|IMWA[0]                        ; 1       ;
; z8420:PIO0|IMWB[7]                        ; 1       ;
; z8420:PIO0|IMWB[6]                        ; 1       ;
; z8420:PIO0|IMWB[5]                        ; 1       ;
; z8420:PIO0|IMWB[4]                        ; 1       ;
; z8420:PIO0|IMWB[3]                        ; 1       ;
; z8420:PIO0|IMWB[2]                        ; 1       ;
; z8420:PIO0|IMWB[1]                        ; 1       ;
; z8420:PIO0|IMWB[0]                        ; 1       ;
; videoout:VIDEO0|S157SR[0]                 ; 1       ;
; SR_TX[26]                                 ; 1       ;
; SR_TX[25]                                 ; 1       ;
; SR_TX[24]                                 ; 1       ;
; SR_TX[23]                                 ; 1       ;
; SR_TX[22]                                 ; 1       ;
; SR_TX[21]                                 ; 1       ;
; SR_TX[20]                                 ; 1       ;
; SR_TX[19]                                 ; 1       ;
; SR_TX[18]                                 ; 1       ;
; SR_TX[17]                                 ; 1       ;
; SR_TX[16]                                 ; 1       ;
; psg:PSG0|psg_noise:t3|shift[15]           ; 1       ;
; psg:PSG1|psg_noise:t3|shift[15]           ; 1       ;
; SR_TX[15]                                 ; 1       ;
; psg:PSG0|ctrl3[2]                         ; 1       ;
; psg:PSG1|ctrl3[2]                         ; 1       ;
; SR_TX[14]                                 ; 1       ;
; SR_TX[13]                                 ; 1       ;
; Total number of inverted registers = 116* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vup1500|sdram:DRAM0|CNT3[0]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vup1500|BITCNT[3]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vup1500|EMMADR[13]                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vup1500|RFADR[15]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vup1500|EMMADR[7]                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vup1500|EMMADR[16]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |vup1500|ScanConv:SCONV0|OCTR[3]                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|CNT57M[0]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|VADR[0]                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vup1500|FADR[14]                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vup1500|FCNT[0]                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vup1500|psg:PSG0|psg_noise:t3|counter[3]                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vup1500|psg:PSG1|psg_noise:t3|counter[3]                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|VADR[5]                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |vup1500|psg:PSG0|psg_noise:t3|counter[6]                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |vup1500|psg:PSG1|psg_noise:t3|counter[4]                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |vup1500|videoout:VIDEO0|CNTRAST[6]                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vup1500|sdram:DRAM0|WREN                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4|iQ[1]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U5|iQ[2]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U6|iQ[2]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U7|iQ[1]                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4|iQ[1]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U5|iQ[1]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U6|iQ[2]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U7|iQ[3]                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4|iQ[2]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U5|iQ[0]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U6|iQ[3]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vup1500|i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U7|iQ[1]                                                                       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |vup1500|videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |vup1500|SR_TX[23]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vup1500|sdram:DRAM0|MDO[11]                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vup1500|SR_TX[12]                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG0|volume3[0]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG0|volume2[0]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG0|volume1[0]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG0|volume0[3]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG1|volume3[1]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG1|volume2[1]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG1|volume1[1]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vup1500|psg:PSG1|volume0[0]                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |vup1500|MADR[17]                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |vup1500|MADR[4]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vup1500|DORAM[0]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vup1500|mrom:MROM0|DO[5]                                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |vup1500|videoout:VIDEO0|DO[7]                                                                                                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |vup1500|z8420:PIO0|DO[2]                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vup1500|sdram:DRAM0|Selector6                                                                                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vup1500|videoout:VIDEO0|GOUT                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |vup1500|videoout:VIDEO0|RGBOi[0]                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |vup1500|videoout:VIDEO0|pcg:VPCG0|ROMD[4]                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component|altsyncram_lcr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component|altsyncram_kcr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component|altsyncram_nvq3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component|altsyncram_olo3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; 9z502m_e8.hex        ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_lcr3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; 9z502m_f0.hex        ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_kcr3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; mux0_same_clk  ; false ; Enumerated                                              ;
; mux1_same_clk  ; false ; Enumerated                                              ;
; mux2_same_clk  ; false ; Enumerated                                              ;
; mux0_sync_clk  ; false ; Enumerated                                              ;
; mux1_sync_clk  ; false ; Enumerated                                              ;
; mux2_sync_clk  ; false ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; size           ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                    ;
; sync_clk       ; false ; Enumerated                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                         ;
; sync_clk       ; false ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                         ;
; sync_clk       ; false ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U21 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U22 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                    ;
; sync_clk       ; false ; Enumerated                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                         ;
; sync_clk       ; false ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                         ;
; sync_clk       ; false ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_register_ce:u14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U21 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_edge_det_XCD_t:U22 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                    ;
; sync_clk       ; false ; Enumerated                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                         ;
; sync_clk       ; false ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                         ;
; sync_clk       ; false ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_register_ce:u14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U21 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U7|gh_edge_det_XCD_t:U22 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; same_clk       ; false ; Enumerated                                                                                          ;
; sync_clk       ; false ; Enumerated                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_98r3      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_98r3      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; font.hex             ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_nvq3      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_17p3      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_17p3      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------------------+
; Parameter Name                ; Value                   ; Type                                    ;
+-------------------------------+-------------------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                                 ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll57 ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                 ;
; LOCK_HIGH                     ; 1                       ; Untyped                                 ;
; LOCK_LOW                      ; 1                       ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                 ;
; SKIP_VCO                      ; OFF                     ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                 ;
; BANDWIDTH                     ; 0                       ; Untyped                                 ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer                          ;
; CLK0_MULTIPLY_BY              ; 5727                    ; Signed Integer                          ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1600                    ; Signed Integer                          ;
; CLK0_DIVIDE_BY                ; 5000                    ; Signed Integer                          ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                          ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                 ;
; VCO_MIN                       ; 0                       ; Untyped                                 ;
; VCO_MAX                       ; 0                       ; Untyped                                 ;
; VCO_CENTER                    ; 0                       ; Untyped                                 ;
; PFD_MIN                       ; 0                       ; Untyped                                 ;
; PFD_MAX                       ; 0                       ; Untyped                                 ;
; M_INITIAL                     ; 0                       ; Untyped                                 ;
; M                             ; 0                       ; Untyped                                 ;
; N                             ; 1                       ; Untyped                                 ;
; M2                            ; 1                       ; Untyped                                 ;
; N2                            ; 1                       ; Untyped                                 ;
; SS                            ; 1                       ; Untyped                                 ;
; C0_HIGH                       ; 0                       ; Untyped                                 ;
; C1_HIGH                       ; 0                       ; Untyped                                 ;
; C2_HIGH                       ; 0                       ; Untyped                                 ;
; C3_HIGH                       ; 0                       ; Untyped                                 ;
; C4_HIGH                       ; 0                       ; Untyped                                 ;
; C5_HIGH                       ; 0                       ; Untyped                                 ;
; C6_HIGH                       ; 0                       ; Untyped                                 ;
; C7_HIGH                       ; 0                       ; Untyped                                 ;
; C8_HIGH                       ; 0                       ; Untyped                                 ;
; C9_HIGH                       ; 0                       ; Untyped                                 ;
; C0_LOW                        ; 0                       ; Untyped                                 ;
; C1_LOW                        ; 0                       ; Untyped                                 ;
; C2_LOW                        ; 0                       ; Untyped                                 ;
; C3_LOW                        ; 0                       ; Untyped                                 ;
; C4_LOW                        ; 0                       ; Untyped                                 ;
; C5_LOW                        ; 0                       ; Untyped                                 ;
; C6_LOW                        ; 0                       ; Untyped                                 ;
; C7_LOW                        ; 0                       ; Untyped                                 ;
; C8_LOW                        ; 0                       ; Untyped                                 ;
; C9_LOW                        ; 0                       ; Untyped                                 ;
; C0_INITIAL                    ; 0                       ; Untyped                                 ;
; C1_INITIAL                    ; 0                       ; Untyped                                 ;
; C2_INITIAL                    ; 0                       ; Untyped                                 ;
; C3_INITIAL                    ; 0                       ; Untyped                                 ;
; C4_INITIAL                    ; 0                       ; Untyped                                 ;
; C5_INITIAL                    ; 0                       ; Untyped                                 ;
; C6_INITIAL                    ; 0                       ; Untyped                                 ;
; C7_INITIAL                    ; 0                       ; Untyped                                 ;
; C8_INITIAL                    ; 0                       ; Untyped                                 ;
; C9_INITIAL                    ; 0                       ; Untyped                                 ;
; C0_MODE                       ; BYPASS                  ; Untyped                                 ;
; C1_MODE                       ; BYPASS                  ; Untyped                                 ;
; C2_MODE                       ; BYPASS                  ; Untyped                                 ;
; C3_MODE                       ; BYPASS                  ; Untyped                                 ;
; C4_MODE                       ; BYPASS                  ; Untyped                                 ;
; C5_MODE                       ; BYPASS                  ; Untyped                                 ;
; C6_MODE                       ; BYPASS                  ; Untyped                                 ;
; C7_MODE                       ; BYPASS                  ; Untyped                                 ;
; C8_MODE                       ; BYPASS                  ; Untyped                                 ;
; C9_MODE                       ; BYPASS                  ; Untyped                                 ;
; C0_PH                         ; 0                       ; Untyped                                 ;
; C1_PH                         ; 0                       ; Untyped                                 ;
; C2_PH                         ; 0                       ; Untyped                                 ;
; C3_PH                         ; 0                       ; Untyped                                 ;
; C4_PH                         ; 0                       ; Untyped                                 ;
; C5_PH                         ; 0                       ; Untyped                                 ;
; C6_PH                         ; 0                       ; Untyped                                 ;
; C7_PH                         ; 0                       ; Untyped                                 ;
; C8_PH                         ; 0                       ; Untyped                                 ;
; C9_PH                         ; 0                       ; Untyped                                 ;
; L0_HIGH                       ; 1                       ; Untyped                                 ;
; L1_HIGH                       ; 1                       ; Untyped                                 ;
; G0_HIGH                       ; 1                       ; Untyped                                 ;
; G1_HIGH                       ; 1                       ; Untyped                                 ;
; G2_HIGH                       ; 1                       ; Untyped                                 ;
; G3_HIGH                       ; 1                       ; Untyped                                 ;
; E0_HIGH                       ; 1                       ; Untyped                                 ;
; E1_HIGH                       ; 1                       ; Untyped                                 ;
; E2_HIGH                       ; 1                       ; Untyped                                 ;
; E3_HIGH                       ; 1                       ; Untyped                                 ;
; L0_LOW                        ; 1                       ; Untyped                                 ;
; L1_LOW                        ; 1                       ; Untyped                                 ;
; G0_LOW                        ; 1                       ; Untyped                                 ;
; G1_LOW                        ; 1                       ; Untyped                                 ;
; G2_LOW                        ; 1                       ; Untyped                                 ;
; G3_LOW                        ; 1                       ; Untyped                                 ;
; E0_LOW                        ; 1                       ; Untyped                                 ;
; E1_LOW                        ; 1                       ; Untyped                                 ;
; E2_LOW                        ; 1                       ; Untyped                                 ;
; E3_LOW                        ; 1                       ; Untyped                                 ;
; L0_INITIAL                    ; 1                       ; Untyped                                 ;
; L1_INITIAL                    ; 1                       ; Untyped                                 ;
; G0_INITIAL                    ; 1                       ; Untyped                                 ;
; G1_INITIAL                    ; 1                       ; Untyped                                 ;
; G2_INITIAL                    ; 1                       ; Untyped                                 ;
; G3_INITIAL                    ; 1                       ; Untyped                                 ;
; E0_INITIAL                    ; 1                       ; Untyped                                 ;
; E1_INITIAL                    ; 1                       ; Untyped                                 ;
; E2_INITIAL                    ; 1                       ; Untyped                                 ;
; E3_INITIAL                    ; 1                       ; Untyped                                 ;
; L0_MODE                       ; BYPASS                  ; Untyped                                 ;
; L1_MODE                       ; BYPASS                  ; Untyped                                 ;
; G0_MODE                       ; BYPASS                  ; Untyped                                 ;
; G1_MODE                       ; BYPASS                  ; Untyped                                 ;
; G2_MODE                       ; BYPASS                  ; Untyped                                 ;
; G3_MODE                       ; BYPASS                  ; Untyped                                 ;
; E0_MODE                       ; BYPASS                  ; Untyped                                 ;
; E1_MODE                       ; BYPASS                  ; Untyped                                 ;
; E2_MODE                       ; BYPASS                  ; Untyped                                 ;
; E3_MODE                       ; BYPASS                  ; Untyped                                 ;
; L0_PH                         ; 0                       ; Untyped                                 ;
; L1_PH                         ; 0                       ; Untyped                                 ;
; G0_PH                         ; 0                       ; Untyped                                 ;
; G1_PH                         ; 0                       ; Untyped                                 ;
; G2_PH                         ; 0                       ; Untyped                                 ;
; G3_PH                         ; 0                       ; Untyped                                 ;
; E0_PH                         ; 0                       ; Untyped                                 ;
; E1_PH                         ; 0                       ; Untyped                                 ;
; E2_PH                         ; 0                       ; Untyped                                 ;
; E3_PH                         ; 0                       ; Untyped                                 ;
; M_PH                          ; 0                       ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                 ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                 ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                 ;
; CBXI_PARAMETER                ; pll57_altpll            ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                 ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                 ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                          ;
+-------------------------------+-------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 3                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_olo3      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll100:CKGEN0|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll100 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; -1667                    ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; pll100_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                     ;
; Entity Instance                           ; mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|ram8k:GRAM1|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; videoout:VIDEO0|ram8k:GRAM2|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 3                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 2                                                    ;
; Entity Instance               ; videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                               ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
; Entity Instance               ; pll100:CKGEN0|altpll:altpll_component                ;
;     -- OPERATION_MODE         ; NORMAL                                               ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:DRAM0"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rstout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aa[22..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ab         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dbi        ; Input  ; Info     ; Stuck at GND                                                                        ;
; dbo        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csb        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; web        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; beb        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wqb        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ac         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dci        ; Input  ; Info     ; Stuck at GND                                                                        ;
; dco        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csc        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wec        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bec        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ad         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ddi        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ddo        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csd        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wed        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ae         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dei        ; Input  ; Info     ; Stuck at GND                                                                        ;
; deo        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cse        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wee        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bee        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoout:VIDEO0"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ck7m16 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "psg:PSG1"    ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; input ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z8420:PIO0"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; iei      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ieo      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ai[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ai[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ao       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bo       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lddat    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det:U18"          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; tc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_edge_det:U1" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; cdo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; cdi  ; Input ; Info     ; Stuck at GND                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_edge_det:U3" ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_edge_det:U0" ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_edge_det:U2"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0|gh_timer_8254_wb:PIT8254"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; wb_ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8253:PIT0"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; do    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gate1 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gate2 ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i8255:PPI0"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; do       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mzmode   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; lddat    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; 0              ; VRAM        ; 8     ; 2048  ; Read/Write ; videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated ;
; 1              ; VRAM        ; 8     ; 2048  ; Read/Write ; videoout:VIDEO0|ram2k:VARAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 259                         ;
; cycloneiii_ff         ; 1097                        ;
;     CLR               ; 183                         ;
;     CLR SCLR          ; 11                          ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 195                         ;
;     ENA CLR           ; 389                         ;
;     ENA CLR SLD       ; 39                          ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 25                          ;
;     SLD               ; 16                          ;
;     plain             ; 176                         ;
; cycloneiii_io_obuf    ; 101                         ;
; cycloneiii_lcell_comb ; 1976                        ;
;     arith             ; 334                         ;
;         2 data inputs ; 247                         ;
;         3 data inputs ; 87                          ;
;     normal            ; 1642                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 123                         ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 463                         ;
;         4 data inputs ; 863                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 83                          ;
;                       ;                             ;
; Max LUT depth         ; 14.40                       ;
; Average LUT depth     ; 4.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Apr 10 21:11:30 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vup1500 -c vup1500
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 2 design units, including 1 entities, in source file vup1500.vhd
    Info (12022): Found design unit 1: vup1500-rtl File: D:/develop/vup1500/vup1500.vhd Line: 196
    Info (12023): Found entity 1: vup1500 File: D:/develop/vup1500/vup1500.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file pll100.vhd
    Info (12022): Found design unit 1: pll100-SYN File: D:/develop/vup1500/pll100.vhd Line: 53
    Info (12023): Found entity 1: pll100 File: D:/develop/vup1500/pll100.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mrom.vhd
    Info (12022): Found design unit 1: mrom-rtl File: D:/develop/vup1500/mrom.vhd Line: 23
    Info (12023): Found entity 1: mrom File: D:/develop/vup1500/mrom.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mrom2k.vhd
    Info (12022): Found design unit 1: mrom2k-SYN File: D:/develop/vup1500/mrom2k.vhd Line: 53
    Info (12023): Found entity 1: mrom2k File: D:/develop/vup1500/mrom2k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file i8255.vhd
    Info (12022): Found design unit 1: i8255-Behavioral File: D:/develop/vup1500/i8255.vhd Line: 42
    Info (12023): Found entity 1: i8255 File: D:/develop/vup1500/i8255.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file i8253.vhd
    Info (12022): Found design unit 1: i8253-Behavioral File: D:/develop/vup1500/i8253.vhd Line: 42
    Info (12023): Found entity 1: i8253 File: D:/develop/vup1500/i8253.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file gh_timer_8254_wb.vhd
    Info (12022): Found design unit 1: gh_timer_8254_wb-a File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 58
    Info (12023): Found entity 1: gh_timer_8254_wb File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file gh_edge_det_xcd_t.vhd
    Info (12022): Found design unit 1: gh_edge_det_XCD_t-a File: D:/develop/vup1500/gh_edge_det_XCD_t.vhd Line: 35
    Info (12023): Found entity 1: gh_edge_det_XCD_t File: D:/develop/vup1500/gh_edge_det_XCD_t.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file gh_div2_bcd_4digits.vhd
    Info (12022): Found design unit 1: gh_div2_bcd_4digits-a File: D:/develop/vup1500/gh_div2_bcd_4digits.vhd Line: 28
    Info (12023): Found entity 1: gh_div2_bcd_4digits File: D:/develop/vup1500/gh_div2_bcd_4digits.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file gh_div_bcd2.vhd
    Info (12022): Found design unit 1: gh_div_bcd2-a File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 32
    Info (12023): Found entity 1: gh_div_bcd2 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file gh_counter_down_16b_bb.vhd
    Info (12022): Found design unit 1: gh_counter_down_16b_bb-a File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 37
    Info (12023): Found entity 1: gh_counter_down_16b_bb File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file gh_counter_down_4b_bb.vhd
    Info (12022): Found design unit 1: gh_counter_down_4b_bb-a File: D:/develop/vup1500/gh_counter_down_4b_bb.vhd Line: 35
    Info (12023): Found entity 1: gh_counter_down_4b_bb File: D:/develop/vup1500/gh_counter_down_4b_bb.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file gh_counter_control.vhd
    Info (12022): Found design unit 1: gh_counter_control-a File: D:/develop/vup1500/gh_counter_control.vhd Line: 42
    Info (12023): Found entity 1: gh_counter_control File: D:/develop/vup1500/gh_counter_control.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file gh_register_ce.vhd
    Info (12022): Found design unit 1: gh_register_ce-a File: D:/develop/vup1500/gh_register_ce.vhd Line: 33
    Info (12023): Found entity 1: gh_register_ce File: D:/develop/vup1500/gh_register_ce.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file gh_register.vhd
    Info (12022): Found design unit 1: gh_register-a File: D:/develop/vup1500/gh_register.vhd Line: 31
    Info (12023): Found entity 1: gh_register File: D:/develop/vup1500/gh_register.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file gh_jkff.vhd
    Info (12022): Found design unit 1: gh_jkff-a File: D:/develop/vup1500/gh_jkff.vhd Line: 33
    Info (12023): Found entity 1: gh_jkff File: D:/develop/vup1500/gh_jkff.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file gh_edge_det.vhd
    Info (12022): Found design unit 1: gh_edge_det-a File: D:/develop/vup1500/gh_edge_det.vhd Line: 37
    Info (12023): Found entity 1: gh_edge_det File: D:/develop/vup1500/gh_edge_det.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file z8420.vhd
    Info (12022): Found design unit 1: z8420-Behavioral File: D:/develop/vup1500/z8420.vhd Line: 47
    Info (12023): Found entity 1: z8420 File: D:/develop/vup1500/z8420.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file interrupt.vhd
    Info (12022): Found design unit 1: Interrupt-Behavioral File: D:/develop/vup1500/Interrupt.vhd Line: 34
    Info (12023): Found entity 1: Interrupt File: D:/develop/vup1500/Interrupt.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file psg.vhd
    Info (12022): Found design unit 1: psg-rtl File: D:/develop/vup1500/psg.vhd Line: 17
    Info (12023): Found entity 1: psg File: D:/develop/vup1500/psg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file psg_tone.vhd
    Info (12022): Found design unit 1: psg_tone-rtl File: D:/develop/vup1500/psg_tone.vhd Line: 13
    Info (12023): Found entity 1: psg_tone File: D:/develop/vup1500/psg_tone.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file psg_noise.vhd
    Info (12022): Found design unit 1: psg_noise-rtl File: D:/develop/vup1500/psg_noise.vhd Line: 14
    Info (12023): Found entity 1: psg_noise File: D:/develop/vup1500/psg_noise.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dac.vhd
    Info (12022): Found design unit 1: dac-rtl File: D:/develop/vup1500/dac.vhd Line: 13
    Info (12023): Found entity 1: dac File: D:/develop/vup1500/dac.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file videoout.vhd
    Info (12022): Found design unit 1: videoout-RTL File: D:/develop/vup1500/videoout.vhd Line: 52
    Info (12023): Found entity 1: videoout File: D:/develop/vup1500/videoout.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file pll57.vhd
    Info (12022): Found design unit 1: pll57-SYN File: D:/develop/vup1500/pll57.vhd Line: 53
    Info (12023): Found entity 1: pll57 File: D:/develop/vup1500/pll57.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram2k.vhd
    Info (12022): Found design unit 1: ram2k-SYN File: D:/develop/vup1500/ram2k.vhd Line: 55
    Info (12023): Found entity 1: ram2k File: D:/develop/vup1500/ram2k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pcg.vhd
    Info (12022): Found design unit 1: pcg-RTL File: D:/develop/vup1500/pcg.vhd Line: 34
    Info (12023): Found entity 1: pcg File: D:/develop/vup1500/pcg.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file ram1k.vhd
    Info (12022): Found design unit 1: ram1k-SYN File: D:/develop/vup1500/ram1k.vhd Line: 55
    Info (12023): Found entity 1: ram1k File: D:/develop/vup1500/ram1k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file cgrom.vhd
    Info (12022): Found design unit 1: cgrom-SYN File: D:/develop/vup1500/cgrom.vhd Line: 53
    Info (12023): Found entity 1: cgrom File: D:/develop/vup1500/cgrom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file scanconv.vhd
    Info (12022): Found design unit 1: ScanConv-RTL File: D:/develop/vup1500/ScanConv.vhd Line: 29
    Info (12023): Found entity 1: ScanConv File: D:/develop/vup1500/ScanConv.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file linebuf.vhd
    Info (12022): Found design unit 1: linebuf-SYN File: D:/develop/vup1500/linebuf.vhd Line: 57
    Info (12023): Found entity 1: linebuf File: D:/develop/vup1500/linebuf.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mrom4k.vhd
    Info (12022): Found design unit 1: mrom4k-SYN File: D:/develop/vup1500/mrom4k.vhd Line: 53
    Info (12023): Found entity 1: mrom4k File: D:/develop/vup1500/mrom4k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram8k.vhd
    Info (12022): Found design unit 1: ram8k-SYN File: D:/develop/vup1500/ram8k.vhd Line: 55
    Info (12023): Found entity 1: ram8k File: D:/develop/vup1500/ram8k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sdram.vhd
    Info (12022): Found design unit 1: sdram-rtl File: D:/develop/vup1500/sdram.vhd Line: 74
    Info (12023): Found entity 1: sdram File: D:/develop/vup1500/sdram.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mrom501.vhd
    Info (12022): Found design unit 1: mrom501-SYN File: D:/develop/vup1500/mrom501.vhd Line: 53
    Info (12023): Found entity 1: mrom501 File: D:/develop/vup1500/mrom501.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mrom502_0.vhd
    Info (12022): Found design unit 1: mrom502_0-SYN File: D:/develop/vup1500/mrom502_0.vhd Line: 53
    Info (12023): Found entity 1: mrom502_0 File: D:/develop/vup1500/mrom502_0.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mrom502_1.vhd
    Info (12022): Found design unit 1: mrom502_1-SYN File: D:/develop/vup1500/mrom502_1.vhd Line: 53
    Info (12023): Found entity 1: mrom502_1 File: D:/develop/vup1500/mrom502_1.vhd Line: 43
Info (12127): Elaborating entity "vup1500" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(19): used implicit default value for signal "AD5681R_LDACn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(20): used implicit default value for signal "AD5681R_RSTn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(21): used implicit default value for signal "AD5681R_SCL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(22): used implicit default value for signal "AD5681R_SDA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(23): used implicit default value for signal "AD5681R_SYNCn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(27): used implicit default value for signal "ADT7420_SCL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(30): used implicit default value for signal "ADXL362_CS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(34): used implicit default value for signal "ADXL362_MOSI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(35): used implicit default value for signal "ADXL362_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at vup1500.vhd(217): object "CK7M16" assigned a value but never read File: D:/develop/vup1500/vup1500.vhd Line: 217
Warning (10036): Verilog HDL or VHDL warning at vup1500.vhd(230): object "PPIPA" assigned a value but never read File: D:/develop/vup1500/vup1500.vhd Line: 230
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(231): used implicit default value for signal "PPIPB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 231
Warning (10541): VHDL Signal Declaration warning at vup1500.vhd(248): used implicit default value for signal "PIOPB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/vup1500.vhd Line: 248
Warning (10492): VHDL Process Statement warning at vup1500.vhd(857): signal "ZRST_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/vup1500.vhd Line: 857
Warning (10873): Using initial value X (don't care) for net "SDRAM_A[12]" at vup1500.vhd(178) File: D:/develop/vup1500/vup1500.vhd Line: 178
Warning (10873): Using initial value X (don't care) for net "PIOPA[7..6]" at vup1500.vhd(247) File: D:/develop/vup1500/vup1500.vhd Line: 247
Warning (10873): Using initial value X (don't care) for net "PIOPA[3..0]" at vup1500.vhd(247) File: D:/develop/vup1500/vup1500.vhd Line: 247
Info (12128): Elaborating entity "mrom" for hierarchy "mrom:MROM0" File: D:/develop/vup1500/vup1500.vhd Line: 543
Info (12128): Elaborating entity "mrom2k" for hierarchy "mrom:MROM0|mrom2k:mrom0" File: D:/develop/vup1500/mrom.vhd Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component" File: D:/develop/vup1500/mrom2k.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component" File: D:/develop/vup1500/mrom2k.vhd Line: 60
Info (12133): Instantiated megafunction "mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/vup1500/mrom2k.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "9z502m_e8.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lcr3.tdf
    Info (12023): Found entity 1: altsyncram_lcr3 File: D:/develop/vup1500/db/altsyncram_lcr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lcr3" for hierarchy "mrom:MROM0|mrom2k:mrom0|altsyncram:altsyncram_component|altsyncram_lcr3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113007): Byte addressed memory initialization file "9z502m_e8.hex" was read in the word-addressed format File: D:/develop/vup1500/9z502m_e8.hex Line: 1
Warning (113015): Width of data items in "9z502m_e8.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10 File: D:/develop/vup1500/9z502m_e8.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "9z502m_e8.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_e8.hex Line: 10
Info (12128): Elaborating entity "mrom4k" for hierarchy "mrom:MROM0|mrom4k:mrom1" File: D:/develop/vup1500/mrom.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component" File: D:/develop/vup1500/mrom4k.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component" File: D:/develop/vup1500/mrom4k.vhd Line: 60
Info (12133): Instantiated megafunction "mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/vup1500/mrom4k.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "9z502m_f0.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kcr3.tdf
    Info (12023): Found entity 1: altsyncram_kcr3 File: D:/develop/vup1500/db/altsyncram_kcr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kcr3" for hierarchy "mrom:MROM0|mrom4k:mrom1|altsyncram:altsyncram_component|altsyncram_kcr3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113007): Byte addressed memory initialization file "9z502m_f0.hex" was read in the word-addressed format File: D:/develop/vup1500/9z502m_f0.hex Line: 1
Warning (113015): Width of data items in "9z502m_f0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: D:/develop/vup1500/9z502m_f0.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "9z502m_f0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/9z502m_f0.hex Line: 10
Info (12128): Elaborating entity "i8255" for hierarchy "i8255:PPI0" File: D:/develop/vup1500/vup1500.vhd Line: 550
Warning (10541): VHDL Signal Declaration warning at i8255.vhd(36): used implicit default value for signal "LDDAT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/i8255.vhd Line: 36
Info (12128): Elaborating entity "i8253" for hierarchy "i8253:PIT0" File: D:/develop/vup1500/vup1500.vhd Line: 571
Info (12128): Elaborating entity "gh_timer_8254_wb" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254" File: D:/develop/vup1500/i8253.vhd Line: 99
Info (12128): Elaborating entity "gh_register_ce" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u1" File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 136
Info (12128): Elaborating entity "gh_edge_det" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_edge_det:U2" File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 150
Info (12128): Elaborating entity "gh_register_ce" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_register_ce:u4" File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 197
Info (12128): Elaborating entity "gh_counter_control" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5" File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 248
Info (12128): Elaborating entity "gh_edge_det_XCD_t" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1" File: D:/develop/vup1500/gh_counter_control.vhd Line: 186
Info (12128): Elaborating entity "gh_jkff" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_edge_det_XCD_t:U1|gh_jkff:U1" File: D:/develop/vup1500/gh_edge_det_XCD_t.vhd Line: 74
Info (12128): Elaborating entity "gh_register_ce" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_register_ce:u2" File: D:/develop/vup1500/gh_counter_control.vhd Line: 196
Info (12128): Elaborating entity "gh_counter_down_16b_bb" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9" File: D:/develop/vup1500/gh_counter_control.vhd Line: 395
Info (12128): Elaborating entity "gh_div2_bcd_4digits" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0" File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 109
Info (12128): Elaborating entity "gh_div_bcd2" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0" File: D:/develop/vup1500/gh_div2_bcd_4digits.vhd Line: 45
Info (12128): Elaborating entity "gh_counter_down_4b_bb" for hierarchy "i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U5|gh_counter_down_16b_bb:U9|gh_counter_down_4b_bb:U4" File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 230
Info (12128): Elaborating entity "z8420" for hierarchy "z8420:PIO0" File: D:/develop/vup1500/vup1500.vhd Line: 591
Warning (10541): VHDL Signal Declaration warning at z8420.vhd(41): used implicit default value for signal "LDDAT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/vup1500/z8420.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at z8420.vhd(66): object "MODEA" assigned a value but never read File: D:/develop/vup1500/z8420.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at z8420.vhd(76): object "MODEB" assigned a value but never read File: D:/develop/vup1500/z8420.vhd Line: 76
Info (12128): Elaborating entity "Interrupt" for hierarchy "z8420:PIO0|Interrupt:INT0" File: D:/develop/vup1500/z8420.vhd Line: 124
Warning (10492): VHDL Process Statement warning at Interrupt.vhd(91): signal "INTA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/Interrupt.vhd Line: 91
Warning (10631): VHDL Process Statement warning at Interrupt.vhd(88): inferring latch(es) for signal or variable "LINTI", which holds its previous value in one or more paths through the process File: D:/develop/vup1500/Interrupt.vhd Line: 88
Info (10041): Inferred latch for "LINTI" at Interrupt.vhd(88) File: D:/develop/vup1500/Interrupt.vhd Line: 88
Info (12128): Elaborating entity "psg" for hierarchy "psg:PSG0" File: D:/develop/vup1500/vup1500.vhd Line: 619
Info (12128): Elaborating entity "psg_tone" for hierarchy "psg:PSG0|psg_tone:t0" File: D:/develop/vup1500/psg.vhd Line: 65
Info (12128): Elaborating entity "psg_noise" for hierarchy "psg:PSG0|psg_noise:t3" File: D:/develop/vup1500/psg.vhd Line: 86
Info (12128): Elaborating entity "dac" for hierarchy "psg:PSG0|dac:inst_dac" File: D:/develop/vup1500/psg.vhd Line: 94
Info (12128): Elaborating entity "videoout" for hierarchy "videoout:VIDEO0" File: D:/develop/vup1500/vup1500.vhd Line: 643
Warning (10036): Verilog HDL or VHDL warning at videoout.vhd(109): object "DCODE" assigned a value but never read File: D:/develop/vup1500/videoout.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at videoout.vhd(120): object "COLR" assigned a value but never read File: D:/develop/vup1500/videoout.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at videoout.vhd(129): object "SYN_x" assigned a value but never read File: D:/develop/vup1500/videoout.vhd Line: 129
Warning (10812): VHDL warning at videoout.vhd(559): sensitivity list already contains ADAT File: D:/develop/vup1500/videoout.vhd Line: 559
Warning (10492): VHDL Process Statement warning at videoout.vhd(582): signal "PALET0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 582
Warning (10492): VHDL Process Statement warning at videoout.vhd(583): signal "PALET1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 583
Warning (10492): VHDL Process Statement warning at videoout.vhd(584): signal "PALET2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 584
Warning (10492): VHDL Process Statement warning at videoout.vhd(585): signal "PALET3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 585
Warning (10492): VHDL Process Statement warning at videoout.vhd(586): signal "PALET4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 586
Warning (10492): VHDL Process Statement warning at videoout.vhd(587): signal "PALET5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 587
Warning (10492): VHDL Process Statement warning at videoout.vhd(588): signal "PALET6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 588
Warning (10492): VHDL Process Statement warning at videoout.vhd(589): signal "PALET7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/vup1500/videoout.vhd Line: 589
Info (12128): Elaborating entity "ram2k" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0" File: D:/develop/vup1500/videoout.vhd Line: 189
Info (12128): Elaborating entity "altsyncram" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/ram2k.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/ram2k.vhd Line: 62
Info (12133): Instantiated megafunction "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/vup1500/ram2k.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=VRAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_98r3.tdf
    Info (12023): Found entity 1: altsyncram_98r3 File: D:/develop/vup1500/db/altsyncram_98r3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_98r3" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlo2.tdf
    Info (12023): Found entity 1: altsyncram_vlo2 File: D:/develop/vup1500/db/altsyncram_vlo2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vlo2" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|altsyncram_vlo2:altsyncram1" File: D:/develop/vup1500/db/altsyncram_98r3.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/develop/vup1500/db/altsyncram_98r3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/develop/vup1500/db/altsyncram_98r3.tdf Line: 38
Info (12133): Instantiated megafunction "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/develop/vup1500/db/altsyncram_98r3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1448231245"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "videoout:VIDEO0|ram2k:VVRAM0|altsyncram:altsyncram_component|altsyncram_98r3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 747
Info (12128): Elaborating entity "pcg" for hierarchy "videoout:VIDEO0|pcg:VPCG0" File: D:/develop/vup1500/videoout.vhd Line: 205
Info (12128): Elaborating entity "cgrom" for hierarchy "videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0" File: D:/develop/vup1500/pcg.vhd Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/cgrom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/cgrom.vhd Line: 60
Info (12133): Instantiated megafunction "videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/vup1500/cgrom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "font.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvq3.tdf
    Info (12023): Found entity 1: altsyncram_nvq3 File: D:/develop/vup1500/db/altsyncram_nvq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nvq3" for hierarchy "videoout:VIDEO0|pcg:VPCG0|cgrom:CGROM0|altsyncram:altsyncram_component|altsyncram_nvq3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113007): Byte addressed memory initialization file "font.hex" was read in the word-addressed format File: D:/develop/vup1500/font.hex Line: 1
Warning (113015): Width of data items in "font.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: D:/develop/vup1500/font.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/vup1500/font.hex Line: 11
Info (12128): Elaborating entity "ram1k" for hierarchy "videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0" File: D:/develop/vup1500/pcg.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/ram1k.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/ram1k.vhd Line: 62
Info (12133): Instantiated megafunction "videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/vup1500/ram1k.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_17p3.tdf
    Info (12023): Found entity 1: altsyncram_17p3 File: D:/develop/vup1500/db/altsyncram_17p3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_17p3" for hierarchy "videoout:VIDEO0|pcg:VPCG0|ram1k:CGRAM0|altsyncram:altsyncram_component|altsyncram_17p3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ram8k" for hierarchy "videoout:VIDEO0|ram8k:GRAM0" File: D:/develop/vup1500/videoout.vhd Line: 221
Info (12128): Elaborating entity "altsyncram" for hierarchy "videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/ram8k.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component" File: D:/develop/vup1500/ram8k.vhd Line: 62
Info (12133): Instantiated megafunction "videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/vup1500/ram8k.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pcp3.tdf
    Info (12023): Found entity 1: altsyncram_pcp3 File: D:/develop/vup1500/db/altsyncram_pcp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pcp3" for hierarchy "videoout:VIDEO0|ram8k:GRAM0|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pll57" for hierarchy "videoout:VIDEO0|pll57:VCKGEN" File: D:/develop/vup1500/videoout.vhd Line: 248
Info (12128): Elaborating entity "altpll" for hierarchy "videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component" File: D:/develop/vup1500/pll57.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component" File: D:/develop/vup1500/pll57.vhd Line: 142
Info (12133): Instantiated megafunction "videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component" with the following parameter: File: D:/develop/vup1500/pll57.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5727"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1600"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll57"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll57_altpll.v
    Info (12023): Found entity 1: pll57_altpll File: D:/develop/vup1500/db/pll57_altpll.v Line: 30
Info (12128): Elaborating entity "pll57_altpll" for hierarchy "videoout:VIDEO0|pll57:VCKGEN|altpll:altpll_component|pll57_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ScanConv" for hierarchy "ScanConv:SCONV0" File: D:/develop/vup1500/vup1500.vhd Line: 678
Info (12128): Elaborating entity "linebuf" for hierarchy "ScanConv:SCONV0|linebuf:SBUF" File: D:/develop/vup1500/ScanConv.vhd Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component" File: D:/develop/vup1500/linebuf.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component" File: D:/develop/vup1500/linebuf.vhd Line: 64
Info (12133): Instantiated megafunction "ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/vup1500/linebuf.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_b" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_olo3.tdf
    Info (12023): Found entity 1: altsyncram_olo3 File: D:/develop/vup1500/db/altsyncram_olo3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_olo3" for hierarchy "ScanConv:SCONV0|linebuf:SBUF|altsyncram:altsyncram_component|altsyncram_olo3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pll100" for hierarchy "pll100:CKGEN0" File: D:/develop/vup1500/vup1500.vhd Line: 691
Info (12128): Elaborating entity "altpll" for hierarchy "pll100:CKGEN0|altpll:altpll_component" File: D:/develop/vup1500/pll100.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "pll100:CKGEN0|altpll:altpll_component" File: D:/develop/vup1500/pll100.vhd Line: 142
Info (12133): Instantiated megafunction "pll100:CKGEN0|altpll:altpll_component" with the following parameter: File: D:/develop/vup1500/pll100.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll100"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll100_altpll.v
    Info (12023): Found entity 1: pll100_altpll File: D:/develop/vup1500/db/pll100_altpll.v Line: 30
Info (12128): Elaborating entity "pll100_altpll" for hierarchy "pll100:CKGEN0|altpll:altpll_component|pll100_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:DRAM0" File: D:/develop/vup1500/vup1500.vhd Line: 697
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(87): object "PGDi" assigned a value but never read File: D:/develop/vup1500/sdram.vhd Line: 87
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.04.10.21:12:24 Progress: Loading sldc3dd541a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3dd541a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/develop/vup1500/db/ip/sldc3dd541a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/develop/vup1500/db/ip/sldc3dd541a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|Mux3 File: D:/develop/vup1500/gh_counter_control.vhd Line: 232
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|Mux1 File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 116
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|Mux0 File: D:/develop/vup1500/gh_counter_control.vhd Line: 232
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[0] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3|Mux3 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2|Mux4 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[1] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3|Mux2 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[2] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3|Mux1 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[3] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U3|Mux0 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[4] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2|Mux3 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1|Mux4 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[5] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2|Mux2 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[6] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2|Mux1 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[7] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U2|Mux0 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[8] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1|Mux3 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0|Mux4 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[9] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1|Mux2 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[10] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1|Mux1 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[11] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U1|Mux0 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[12] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0|Mux3 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[13] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0|Mux2 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|hDI[14] File: D:/develop/vup1500/gh_counter_down_16b_bb.vhd Line: 91
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0|Mux1 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|gh_counter_down_16b_bb:U9|gh_div2_bcd_4digits:U0|gh_div_bcd2:U0|Mux0 File: D:/develop/vup1500/gh_div_bcd2.vhd Line: 42
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|Mux1 File: D:/develop/vup1500/gh_counter_control.vhd Line: 232
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|iload~0 File: D:/develop/vup1500/gh_counter_control.vhd Line: 113
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|iiCS1 File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 119
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|iiCS1~0 File: D:/develop/vup1500/gh_timer_8254_wb.vhd Line: 119
    Warning (19017): Found clock multiplexer i8253:PIT0|gh_timer_8254_wb:PIT8254|gh_counter_control:U6|iload~1 File: D:/develop/vup1500/gh_counter_control.vhd Line: 113
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADT7420_SDA" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 28
    Warning (13040): bidirectional pin "I2C_SCL" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 37
    Warning (13040): bidirectional pin "I2C_SDA" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 38
    Warning (13040): bidirectional pin "GPIO_J5_03" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 69
    Warning (13040): bidirectional pin "GPIO_J5_04" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_J5_09" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 75
    Warning (13040): bidirectional pin "GPIO_J5_10" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 76
    Warning (13040): bidirectional pin "GPIO_J5_13" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 77
    Warning (13040): bidirectional pin "GPIO_J5_14" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 78
    Warning (13040): bidirectional pin "GPIO_J5_15" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 79
    Warning (13040): bidirectional pin "GPIO_J5_16" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 80
    Warning (13040): bidirectional pin "GPIO_J5_17" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 81
    Warning (13040): bidirectional pin "GPIO_J5_19" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 83
    Warning (13040): bidirectional pin "GPIO_J5_21" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 85
    Warning (13040): bidirectional pin "GPIO_J5_22" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 86
    Warning (13040): bidirectional pin "GPIO_J5_23" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 87
    Warning (13040): bidirectional pin "GPIO_J5_25" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 89
    Warning (13040): bidirectional pin "GPIO_J5_27" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 91
    Warning (13040): bidirectional pin "GPIO_J5_31" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 93
    Warning (13040): bidirectional pin "GPIO_J5_32" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 94
    Warning (13040): bidirectional pin "EG_P1" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 103
    Warning (13040): bidirectional pin "EG_P2" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 104
    Warning (13040): bidirectional pin "EG_P3" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 105
    Warning (13040): bidirectional pin "EG_P4" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 106
    Warning (13040): bidirectional pin "EG_P5" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 107
    Warning (13040): bidirectional pin "EG_P6" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 108
    Warning (13040): bidirectional pin "EG_P7" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 109
    Warning (13040): bidirectional pin "EG_P8" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 110
    Warning (13040): bidirectional pin "EG_P9" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 111
    Warning (13040): bidirectional pin "EG_P10" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 112
    Warning (13040): bidirectional pin "EG_P11" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 113
    Warning (13040): bidirectional pin "EG_P12" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 114
    Warning (13040): bidirectional pin "EG_P13" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 115
    Warning (13040): bidirectional pin "EG_P14" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 116
    Warning (13040): bidirectional pin "EG_P15" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 117
    Warning (13040): bidirectional pin "EG_P16" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 118
    Warning (13040): bidirectional pin "EG_P17" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 119
    Warning (13040): bidirectional pin "EG_P18" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 120
    Warning (13040): bidirectional pin "EG_P19" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 121
    Warning (13040): bidirectional pin "EG_P20" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 122
    Warning (13040): bidirectional pin "EG_P21" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 123
    Warning (13040): bidirectional pin "EG_P22" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 124
    Warning (13040): bidirectional pin "EG_P23" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 125
    Warning (13040): bidirectional pin "EG_P24" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 126
    Warning (13040): bidirectional pin "EG_P25" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 127
    Warning (13040): bidirectional pin "EG_P26" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 128
    Warning (13040): bidirectional pin "EG_P27" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 129
    Warning (13040): bidirectional pin "EG_P28" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 130
    Warning (13040): bidirectional pin "EG_P29" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 131
    Warning (13040): bidirectional pin "EG_P35" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 132
    Warning (13040): bidirectional pin "EG_P36" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 133
    Warning (13040): bidirectional pin "EG_P37" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 134
    Warning (13040): bidirectional pin "EG_P38" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 135
    Warning (13040): bidirectional pin "EG_P39" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 136
    Warning (13040): bidirectional pin "EG_P40" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 137
    Warning (13040): bidirectional pin "EG_P41" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 138
    Warning (13040): bidirectional pin "EG_P42" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 139
    Warning (13040): bidirectional pin "EG_P43" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 140
    Warning (13040): bidirectional pin "EG_P44" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 141
    Warning (13040): bidirectional pin "EG_P45" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 142
    Warning (13040): bidirectional pin "EG_P46" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 143
    Warning (13040): bidirectional pin "EG_P47" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 144
    Warning (13040): bidirectional pin "EG_P48" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 145
    Warning (13040): bidirectional pin "EG_P49" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 146
    Warning (13040): bidirectional pin "EG_P50" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 147
    Warning (13040): bidirectional pin "EG_P51" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 148
    Warning (13040): bidirectional pin "EG_P52" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 149
    Warning (13040): bidirectional pin "EG_P53" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 150
    Warning (13040): bidirectional pin "EG_P54" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 151
    Warning (13040): bidirectional pin "EG_P55" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 152
    Warning (13040): bidirectional pin "EG_P56" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 153
    Warning (13040): bidirectional pin "EG_P57" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 154
    Warning (13040): bidirectional pin "EG_P58" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 155
    Warning (13040): bidirectional pin "EG_P59" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 156
    Warning (13040): bidirectional pin "EG_P60" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 157
    Warning (13040): bidirectional pin "EXP_PRESENT" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 158
    Warning (13040): bidirectional pin "RESET_EXPn" has no driver File: D:/develop/vup1500/vup1500.vhd Line: 159
Info (13000): Registers with preset signals will power-up high File: D:/develop/vup1500/vup1500.vhd Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AD5681R_LDACn" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 19
    Warning (13410): Pin "AD5681R_RSTn" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 20
    Warning (13410): Pin "AD5681R_SCL" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 21
    Warning (13410): Pin "AD5681R_SDA" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 22
    Warning (13410): Pin "AD5681R_SYNCn" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 23
    Warning (13410): Pin "ADT7420_SCL" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 27
    Warning (13410): Pin "ADXL362_CS" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 30
    Warning (13410): Pin "ADXL362_MOSI" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 34
    Warning (13410): Pin "ADXL362_SCLK" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 35
    Warning (13410): Pin "ZDOE" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 57
    Warning (13410): Pin "SDRAM_A[11]" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 178
    Warning (13410): Pin "SDRAM_A[12]" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 178
    Warning (13410): Pin "SDRAM_BA[0]" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 179
    Warning (13410): Pin "SDRAM_BA[1]" is stuck at GND File: D:/develop/vup1500/vup1500.vhd Line: 179
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 181
    Warning (13410): Pin "USER_LED[0]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
    Warning (13410): Pin "USER_LED[1]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
    Warning (13410): Pin "USER_LED[2]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
    Warning (13410): Pin "USER_LED[3]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
    Warning (13410): Pin "USER_LED[4]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
    Warning (13410): Pin "USER_LED[5]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
    Warning (13410): Pin "USER_LED[6]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
    Warning (13410): Pin "USER_LED[7]" is stuck at VCC File: D:/develop/vup1500/vup1500.vhd Line: 192
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register psg:PSG0|volume1[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume0[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume1[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume0[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume1[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume0[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume1[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume0[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume3[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume2[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume3[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume2[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume3[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume2[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume3[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG0|volume2[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume1[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume0[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume1[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume0[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume1[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume0[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume1[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume0[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume3[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume2[3] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume3[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume2[2] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume3[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume2[1] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume3[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
    Critical Warning (18010): Register psg:PSG1|volume2[0] will power up to Low File: D:/develop/vup1500/psg.vhd Line: 110
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 23 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AIN[0]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[1]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[2]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[3]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[4]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[5]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[6]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[7]" File: D:/develop/vup1500/vup1500.vhd Line: 17
    Warning (15610): No output dependent on input pin "ADT7420_CT" File: D:/develop/vup1500/vup1500.vhd Line: 25
    Warning (15610): No output dependent on input pin "ADT7420_INT" File: D:/develop/vup1500/vup1500.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADXL362_INT1" File: D:/develop/vup1500/vup1500.vhd Line: 31
    Warning (15610): No output dependent on input pin "ADXL362_INT2" File: D:/develop/vup1500/vup1500.vhd Line: 32
    Warning (15610): No output dependent on input pin "ADXL362_MISO" File: D:/develop/vup1500/vup1500.vhd Line: 33
    Warning (15610): No output dependent on input pin "RGB_BI" File: D:/develop/vup1500/vup1500.vhd Line: 88
    Warning (15610): No output dependent on input pin "RGB_GI" File: D:/develop/vup1500/vup1500.vhd Line: 90
    Warning (15610): No output dependent on input pin "RGB_RI" File: D:/develop/vup1500/vup1500.vhd Line: 92
    Warning (15610): No output dependent on input pin "MONSEL[0]" File: D:/develop/vup1500/vup1500.vhd Line: 99
    Warning (15610): No output dependent on input pin "MONSEL[1]" File: D:/develop/vup1500/vup1500.vhd Line: 99
    Warning (15610): No output dependent on input pin "PB[0]" File: D:/develop/vup1500/vup1500.vhd Line: 166
    Warning (15610): No output dependent on input pin "PB[1]" File: D:/develop/vup1500/vup1500.vhd Line: 166
    Warning (15610): No output dependent on input pin "PB[2]" File: D:/develop/vup1500/vup1500.vhd Line: 166
    Warning (15610): No output dependent on input pin "PB[3]" File: D:/develop/vup1500/vup1500.vhd Line: 166
    Warning (15610): No output dependent on input pin "USER_CLK" File: D:/develop/vup1500/vup1500.vhd Line: 191
Info (21057): Implemented 2843 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 101 bidirectional pins
    Info (21061): Implemented 2536 logic cells
    Info (21064): Implemented 83 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings
    Info: Peak virtual memory: 893 megabytes
    Info: Processing ended: Sun Apr 10 21:12:50 2016
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:13


