-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition"

-- DATE "09/09/2014 19:18:52"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_System IS
    PORT (
	HEX3_D : OUT std_logic_vector(6 DOWNTO 0);
	HEX2_D : OUT std_logic_vector(6 DOWNTO 0);
	HEX1_D : OUT std_logic_vector(6 DOWNTO 0);
	HEX0_D : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(9 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	BUTTON : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0)
	);
END MIPS_System;

-- Design Ports Information
-- HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- BUTTON[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MIPS_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_HEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_BUTTON : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mips_cpu|dp|alu|Add0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~18_combout\ : std_logic;
SIGNAL \Timer|CounterR[3]~38_combout\ : std_logic;
SIGNAL \Timer|CounterR[5]~42_combout\ : std_logic;
SIGNAL \Timer|CounterR[6]~44_combout\ : std_logic;
SIGNAL \Timer|CounterR[15]~62_combout\ : std_logic;
SIGNAL \Timer|CounterR[27]~86_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~13_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[0]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[31]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[30]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[30]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[30]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[28]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[28]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[26]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[25]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[24]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[23]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[22]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[21]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[21]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[17]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[16]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[16]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[15]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[13]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[10]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[9]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[9]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[8]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[7]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[5]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[4]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[2]~32_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[28]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[29]~46_combout\ : std_logic;
SIGNAL \Decoder|Equal1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[21]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[20]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[19]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[16]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~13_combout\ : std_logic;
SIGNAL \Timer|Equal3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[0]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[0]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[1]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[28]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[28]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[28]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[22]~64_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[17]~84_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[16]~88_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[16]~89_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[16]~90_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[14]~96_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[14]~97_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[14]~98_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[11]~108_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[10]~112_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[9]~117_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[9]~119_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[7]~126_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[7]~127_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[5]~134_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~146_combout\ : std_logic;
SIGNAL \Timer|Equal0~0_combout\ : std_logic;
SIGNAL \Timer|Equal0~1_combout\ : std_logic;
SIGNAL \Timer|Equal0~2_combout\ : std_logic;
SIGNAL \Timer|Equal0~3_combout\ : std_logic;
SIGNAL \Timer|Equal0~4_combout\ : std_logic;
SIGNAL \Timer|Equal0~5_combout\ : std_logic;
SIGNAL \Timer|Equal0~6_combout\ : std_logic;
SIGNAL \Timer|Equal0~7_combout\ : std_logic;
SIGNAL \Timer|Equal0~8_combout\ : std_logic;
SIGNAL \Timer|Equal0~9_combout\ : std_logic;
SIGNAL \Timer|Equal0~10_combout\ : std_logic;
SIGNAL \Timer|Equal0~11_combout\ : std_logic;
SIGNAL \Timer|Equal0~12_combout\ : std_logic;
SIGNAL \Timer|Equal0~13_combout\ : std_logic;
SIGNAL \Timer|Equal0~14_combout\ : std_logic;
SIGNAL \Timer|Equal0~15_combout\ : std_logic;
SIGNAL \Timer|Equal0~16_combout\ : std_logic;
SIGNAL \Timer|Equal0~17_combout\ : std_logic;
SIGNAL \Timer|Equal0~18_combout\ : std_logic;
SIGNAL \Timer|Equal0~19_combout\ : std_logic;
SIGNAL \Timer|Equal0~20_combout\ : std_logic;
SIGNAL \Timer|StatusR~0_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~2_combout\ : std_logic;
SIGNAL \Timer|CompareR~4_combout\ : std_logic;
SIGNAL \Timer|CompareR~12_combout\ : std_logic;
SIGNAL \Timer|CompareR~14_combout\ : std_logic;
SIGNAL \Timer|CompareR~16_combout\ : std_logic;
SIGNAL \Timer|CompareR~18_combout\ : std_logic;
SIGNAL \Timer|CompareR~20_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~2_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~4_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~6_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~1_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[3]~155_combout\ : std_logic;
SIGNAL \BUTTON[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \BUTTON[2]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset_ff~q\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~1\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~1\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[3]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~3\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[4]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~5\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~7\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~9\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~11\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[8]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~13\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[9]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~15\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[10]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~17\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[11]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~19\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|Add0~20_combout\ : std_logic;
SIGNAL \Timer|CompareR~9_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr7~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[3]~39_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[28]~43_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~32_combout\ : std_logic;
SIGNAL \Timer|always2~0_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~33\ : std_logic;
SIGNAL \Timer|CounterR[1]~34_combout\ : std_logic;
SIGNAL \Timer|CounterR[1]~35\ : std_logic;
SIGNAL \Timer|CounterR[2]~36_combout\ : std_logic;
SIGNAL \Timer|CounterR[2]~37\ : std_logic;
SIGNAL \Timer|CounterR[3]~39\ : std_logic;
SIGNAL \Timer|CounterR[4]~40_combout\ : std_logic;
SIGNAL \Timer|CounterR[4]~41\ : std_logic;
SIGNAL \Timer|CounterR[5]~43\ : std_logic;
SIGNAL \Timer|CounterR[6]~45\ : std_logic;
SIGNAL \Timer|CounterR[7]~46_combout\ : std_logic;
SIGNAL \Timer|CounterR[7]~47\ : std_logic;
SIGNAL \Timer|CounterR[8]~48_combout\ : std_logic;
SIGNAL \Timer|CounterR[8]~49\ : std_logic;
SIGNAL \Timer|CounterR[9]~50_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr7~3_combout\ : std_logic;
SIGNAL \Timer|CounterR[9]~51\ : std_logic;
SIGNAL \Timer|CounterR[10]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[10]~113_combout\ : std_logic;
SIGNAL \Timer|CompareR~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[10]~114_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[10]~115_combout\ : std_logic;
SIGNAL \Timer|CompareR~7_combout\ : std_logic;
SIGNAL \uGPIO|DataOut[0]~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~147_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~148_combout\ : std_logic;
SIGNAL \uGPIO|Equal1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~149_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~156_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~150_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr4~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr4~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~15_combout\ : std_logic;
SIGNAL \Timer|CounterR[10]~53\ : std_logic;
SIGNAL \Timer|CounterR[11]~55\ : std_logic;
SIGNAL \Timer|CounterR[12]~56_combout\ : std_logic;
SIGNAL \Timer|CounterR[12]~57\ : std_logic;
SIGNAL \Timer|CounterR[13]~59\ : std_logic;
SIGNAL \Timer|CounterR[14]~60_combout\ : std_logic;
SIGNAL \Timer|CounterR[14]~61\ : std_logic;
SIGNAL \Timer|CounterR[15]~63\ : std_logic;
SIGNAL \Timer|CounterR[16]~64_combout\ : std_logic;
SIGNAL \Timer|CounterR[16]~65\ : std_logic;
SIGNAL \Timer|CounterR[17]~66_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[17]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[17]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[16]~91_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[15]~92_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[15]~93_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~24_combout\ : std_logic;
SIGNAL \Timer|CompareR~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[15]~94_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[15]~95_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[14]~29_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|aluop[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[14]~19_combout\ : std_logic;
SIGNAL \Timer|CounterR[11]~54_combout\ : std_logic;
SIGNAL \Timer|CompareR~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[11]~109_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[11]~110_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[11]~111_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~19_combout\ : std_logic;
SIGNAL \Timer|CounterR[13]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[13]~100_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[13]~101_combout\ : std_logic;
SIGNAL \Timer|CompareR~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[13]~102_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[13]~103_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[12]~104_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[12]~105_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[12]~106_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[12]~107_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[12]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[12]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[11]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[11]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[7]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[6]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[6]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[5]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[1]~153_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~2_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~5_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[4]~138_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[4]~139_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[4]~140_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[4]~141_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[1]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[1]~22_combout\ : std_logic;
SIGNAL \BUTTON[1]~input_o\ : std_logic;
SIGNAL \uGPIO|button1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|always0~0_combout\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[1]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[1]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[1]~0_combout\ : std_logic;
SIGNAL \Timer|CounterR[17]~67\ : std_logic;
SIGNAL \Timer|CounterR[18]~68_combout\ : std_logic;
SIGNAL \Timer|CounterR[18]~69\ : std_logic;
SIGNAL \Timer|CounterR[19]~71\ : std_logic;
SIGNAL \Timer|CounterR[20]~72_combout\ : std_logic;
SIGNAL \Timer|CounterR[20]~73\ : std_logic;
SIGNAL \Timer|CounterR[21]~75\ : std_logic;
SIGNAL \Timer|CounterR[22]~77\ : std_logic;
SIGNAL \Timer|CounterR[23]~78_combout\ : std_logic;
SIGNAL \Timer|CounterR[23]~79\ : std_logic;
SIGNAL \Timer|CounterR[24]~80_combout\ : std_logic;
SIGNAL \Timer|CounterR[24]~81\ : std_logic;
SIGNAL \Timer|CounterR[25]~82_combout\ : std_logic;
SIGNAL \Timer|CounterR[25]~83\ : std_logic;
SIGNAL \Timer|CounterR[26]~84_combout\ : std_logic;
SIGNAL \Timer|CounterR[26]~85\ : std_logic;
SIGNAL \Timer|CounterR[27]~87\ : std_logic;
SIGNAL \Timer|CounterR[28]~88_combout\ : std_logic;
SIGNAL \Timer|CounterR[28]~89\ : std_logic;
SIGNAL \Timer|CounterR[29]~91\ : std_logic;
SIGNAL \Timer|CounterR[30]~92_combout\ : std_logic;
SIGNAL \Timer|CounterR[30]~93\ : std_logic;
SIGNAL \Timer|CounterR[31]~94_combout\ : std_logic;
SIGNAL \Timer|CompareR~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[14]~99_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[31]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[31]~2_combout\ : std_logic;
SIGNAL \Timer|CounterR[29]~90_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[29]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[29]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[27]~11_combout\ : std_logic;
SIGNAL \Timer|CompareR~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[26]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[26]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[26]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[24]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[24]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[24]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[24]~57_combout\ : std_logic;
SIGNAL \Timer|CompareR~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[24]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[24]~59_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[23]~10_combout\ : std_logic;
SIGNAL \Timer|CompareR~10_combout\ : std_logic;
SIGNAL \Timer|CounterR[22]~76_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~19_combout\ : std_logic;
SIGNAL \Timer|CompareR~11_combout\ : std_logic;
SIGNAL \Timer|CounterR[21]~74_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[21]~68_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[20]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[20]~13_combout\ : std_logic;
SIGNAL \Timer|CounterR[19]~70_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[18]~80_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[18]~81_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[18]~82_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[18]~83_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[18]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[18]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[18]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~37\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~39\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[19]~76_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[19]~77_combout\ : std_logic;
SIGNAL \Timer|CompareR~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[19]~78_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[19]~79_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[19]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[19]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~41\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~43\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[21]~69_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[21]~70_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[21]~71_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~45\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[22]~65_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[22]~66_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[22]~67_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[22]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[22]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~47\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~49\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~51\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~53\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[26]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[26]~49_combout\ : std_logic;
SIGNAL \Timer|CompareR~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[26]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[26]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[27]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[27]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[27]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[27]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[27]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[27]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~55\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~57\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~59\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[29]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[29]~37_combout\ : std_logic;
SIGNAL \Timer|CompareR~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[29]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[29]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[30]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[30]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[30]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[30]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~61\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~63\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~64_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~1_cout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~1_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[0]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[0]~151_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[0]~152_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~3\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~5\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~7\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~9\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~11\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~13\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~15\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~17\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~19\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~21\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~23\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~25\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~27\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~29\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~31\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~33\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~35\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[17]~85_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[17]~86_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[17]~87_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[2]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[3]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[25]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[25]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[25]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[25]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[25]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[25]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[0]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[10]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[15]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~1_combout\ : std_logic;
SIGNAL \Decoder|Equal1~3_combout\ : std_logic;
SIGNAL \Decoder|Equal1~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~1_combout\ : std_logic;
SIGNAL \Decoder|Equal1~2_combout\ : std_logic;
SIGNAL \Decoder|Equal1~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~62_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~1_combout\ : std_logic;
SIGNAL \Decoder|Equal1~0_combout\ : std_logic;
SIGNAL \Decoder|Equal3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[9]~118_combout\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[6]~130_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[6]~131_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[6]~132_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[6]~133_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~19_combout\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[8]~122_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[8]~123_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[8]~124_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[8]~125_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~2_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[7]~128_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[7]~129_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[7]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[4]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~19_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[9]~120_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[9]~121_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~0_combout\ : std_logic;
SIGNAL \Timer|Equal2~0_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~2_combout\ : std_logic;
SIGNAL \Timer|Equal2~1_combout\ : std_logic;
SIGNAL \Timer|Equal2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[9]~116_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[5]~135_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[5]~136_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[5]~137_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[5]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[4]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[4]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~19_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~4_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~4_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[3]~142_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[3]~143_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[3]~144_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[3]~145_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[3]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[3]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[2]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[2]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[6]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~1_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[8]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~1_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~3_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~4_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~5_combout\ : std_logic;
SIGNAL \Timer|CompareR[29]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[23]~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[23]~61_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[23]~62_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[23]~63_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[13]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~1_combout\ : std_logic;
SIGNAL \Decoder|Equal1~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~154_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[20]~72_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[20]~73_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[20]~74_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[20]~75_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~3\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~5\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~7\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~9\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~11\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~13\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~15\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~17\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~19\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[12]~10_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~4_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[7]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[6]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|Add0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[5]~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|aluop[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|pcsrc~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|pcsrc~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|WideOr3~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~1_combout\ : std_logic;
SIGNAL \Decoder|Equal0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[23]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~1_combout\ : std_logic;
SIGNAL \Decoder|Equal0~0_combout\ : std_logic;
SIGNAL \Decoder|Equal0~2_combout\ : std_logic;
SIGNAL \Decoder|Equal0~3_combout\ : std_logic;
SIGNAL \Decoder|Equal0~4_combout\ : std_logic;
SIGNAL \Decoder|Equal0~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr9~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~19_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[0]~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[0]~2_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~3_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~4_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~5_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~6_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~7_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[6]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[4]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[0]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[5]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[6]~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~0_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[0]~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~2_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~3_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[8]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX3_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|SW_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CounterR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|pcreg|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|BUTTON_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX0_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX2_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|LEDG_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CompareR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_reset_ff~q\ : std_logic;

BEGIN

HEX3_D <= ww_HEX3_D;
HEX2_D <= ww_HEX2_D;
HEX1_D <= ww_HEX1_D;
HEX0_D <= ww_HEX0_D;
LEDG <= ww_LEDG;
ww_CLOCK_50 <= CLOCK_50;
ww_BUTTON <= BUTTON;
ww_SW <= SW;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux12~19_combout\ & \mips_cpu|dp|rf|Mux13~19_combout\ & \mips_cpu|dp|rf|Mux14~19_combout\ & \mips_cpu|dp|rf|Mux15~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(16) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(17) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(18) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(19) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux7~19_combout\ & \mips_cpu|dp|rf|Mux9~19_combout\ & \mips_cpu|dp|rf|Mux10~19_combout\ & \mips_cpu|dp|rf|Mux11~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(20) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(21) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(22) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(24) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux4~19_combout\ & \mips_cpu|dp|rf|Mux5~19_combout\ & \mips_cpu|dp|rf|Mux6~19_combout\ & \mips_cpu|dp|rf|Mux8~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(23) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(25) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(26) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(27) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux0~19_combout\ & \mips_cpu|dp|rf|Mux1~19_combout\ & \mips_cpu|dp|rf|Mux2~19_combout\ & \mips_cpu|dp|rf|Mux3~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(28) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(29) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(30) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(31) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux26~19_combout\ & \mips_cpu|dp|rf|Mux27~19_combout\ & \mips_cpu|dp|rf|Mux28~19_combout\ & \mips_cpu|dp|rf|Mux30~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux16~24_combout\ & \mips_cpu|dp|rf|Mux17~19_combout\ & \mips_cpu|dp|rf|Mux29~23_combout\ & \mips_cpu|dp|rf|Mux31~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(14) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(15) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux18~19_combout\ & \mips_cpu|dp|rf|Mux19~19_combout\ & \mips_cpu|dp|rf|Mux20~19_combout\ & \mips_cpu|dp|rf|Mux21~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(10) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(11) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(12) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(13) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux22~19_combout\ & \mips_cpu|dp|rf|Mux23~19_combout\ & \mips_cpu|dp|rf|Mux24~19_combout\ & \mips_cpu|dp|rf|Mux25~19_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux20~1_combout\ & \mips_cpu|dp|alu|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux22~1_combout\ & 
\mips_cpu|dp|alu|Mux23~2_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\ & \mips_cpu|dp|alu|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\ & \mips_cpu|dp|alu|Mux29~1_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(2));
\ALT_INV_reset_ff~q\ <= NOT \reset_ff~q\;

-- Location: M9K_X25_Y16_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002232220ED00DD",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y17_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060CC40ABB00B1",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y17_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A28A330A20023",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y20_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300002FD0C0200",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y19_N20
\mips_cpu|dp|alu|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~4_combout\ = ((\mips_cpu|dp|rf|Mux62~19_combout\ $ (\mips_cpu|dp|alu|b2[1]~0_combout\ $ (!\mips_cpu|dp|alu|Add0~3\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~5\ = CARRY((\mips_cpu|dp|rf|Mux62~19_combout\ & ((\mips_cpu|dp|alu|b2[1]~0_combout\) # (!\mips_cpu|dp|alu|Add0~3\))) # (!\mips_cpu|dp|rf|Mux62~19_combout\ & (\mips_cpu|dp|alu|b2[1]~0_combout\ & !\mips_cpu|dp|alu|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~19_combout\,
	datab => \mips_cpu|dp|alu|b2[1]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~3\,
	combout => \mips_cpu|dp|alu|Add0~4_combout\,
	cout => \mips_cpu|dp|alu|Add0~5\);

-- Location: M9K_X25_Y18_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FC0F0010",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y19_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00F0000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y19_N22
\mips_cpu|dp|alu|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~6_combout\ = (\mips_cpu|dp|alu|b2[2]~32_combout\ & ((\mips_cpu|dp|rf|Mux61~19_combout\ & (\mips_cpu|dp|alu|Add0~5\ & VCC)) # (!\mips_cpu|dp|rf|Mux61~19_combout\ & (!\mips_cpu|dp|alu|Add0~5\)))) # (!\mips_cpu|dp|alu|b2[2]~32_combout\ 
-- & ((\mips_cpu|dp|rf|Mux61~19_combout\ & (!\mips_cpu|dp|alu|Add0~5\)) # (!\mips_cpu|dp|rf|Mux61~19_combout\ & ((\mips_cpu|dp|alu|Add0~5\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~7\ = CARRY((\mips_cpu|dp|alu|b2[2]~32_combout\ & (!\mips_cpu|dp|rf|Mux61~19_combout\ & !\mips_cpu|dp|alu|Add0~5\)) # (!\mips_cpu|dp|alu|b2[2]~32_combout\ & ((!\mips_cpu|dp|alu|Add0~5\) # (!\mips_cpu|dp|rf|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[2]~32_combout\,
	datab => \mips_cpu|dp|rf|Mux61~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~5\,
	combout => \mips_cpu|dp|alu|Add0~6_combout\,
	cout => \mips_cpu|dp|alu|Add0~7\);

-- Location: LCCOMB_X20_Y18_N8
\mips_cpu|dp|alu|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~24_combout\ = ((\mips_cpu|dp|rf|Mux52~19_combout\ $ (\mips_cpu|dp|alu|b2[11]~22_combout\ $ (!\mips_cpu|dp|alu|Add0~23\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~25\ = CARRY((\mips_cpu|dp|rf|Mux52~19_combout\ & ((\mips_cpu|dp|alu|b2[11]~22_combout\) # (!\mips_cpu|dp|alu|Add0~23\))) # (!\mips_cpu|dp|rf|Mux52~19_combout\ & (\mips_cpu|dp|alu|b2[11]~22_combout\ & !\mips_cpu|dp|alu|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~19_combout\,
	datab => \mips_cpu|dp|alu|b2[11]~22_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~23\,
	combout => \mips_cpu|dp|alu|Add0~24_combout\,
	cout => \mips_cpu|dp|alu|Add0~25\);

-- Location: LCCOMB_X20_Y17_N2
\mips_cpu|dp|alu|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~50_combout\ = (\mips_cpu|dp|alu|b2[24]~9_combout\ & ((\mips_cpu|dp|rf|Mux39~19_combout\ & (\mips_cpu|dp|alu|Add0~49\ & VCC)) # (!\mips_cpu|dp|rf|Mux39~19_combout\ & (!\mips_cpu|dp|alu|Add0~49\)))) # 
-- (!\mips_cpu|dp|alu|b2[24]~9_combout\ & ((\mips_cpu|dp|rf|Mux39~19_combout\ & (!\mips_cpu|dp|alu|Add0~49\)) # (!\mips_cpu|dp|rf|Mux39~19_combout\ & ((\mips_cpu|dp|alu|Add0~49\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~51\ = CARRY((\mips_cpu|dp|alu|b2[24]~9_combout\ & (!\mips_cpu|dp|rf|Mux39~19_combout\ & !\mips_cpu|dp|alu|Add0~49\)) # (!\mips_cpu|dp|alu|b2[24]~9_combout\ & ((!\mips_cpu|dp|alu|Add0~49\) # (!\mips_cpu|dp|rf|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[24]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux39~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~49\,
	combout => \mips_cpu|dp|alu|Add0~50_combout\,
	cout => \mips_cpu|dp|alu|Add0~51\);

-- Location: LCCOMB_X20_Y17_N8
\mips_cpu|dp|alu|Add0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~56_combout\ = ((\mips_cpu|dp|rf|Mux36~19_combout\ $ (\mips_cpu|dp|alu|b2[27]~6_combout\ $ (!\mips_cpu|dp|alu|Add0~55\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~57\ = CARRY((\mips_cpu|dp|rf|Mux36~19_combout\ & ((\mips_cpu|dp|alu|b2[27]~6_combout\) # (!\mips_cpu|dp|alu|Add0~55\))) # (!\mips_cpu|dp|rf|Mux36~19_combout\ & (\mips_cpu|dp|alu|b2[27]~6_combout\ & !\mips_cpu|dp|alu|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~19_combout\,
	datab => \mips_cpu|dp|alu|b2[27]~6_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~55\,
	combout => \mips_cpu|dp|alu|Add0~56_combout\,
	cout => \mips_cpu|dp|alu|Add0~57\);

-- Location: LCCOMB_X20_Y17_N10
\mips_cpu|dp|alu|Add0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~58_combout\ = (\mips_cpu|dp|alu|b2[28]~5_combout\ & ((\mips_cpu|dp|rf|Mux35~19_combout\ & (\mips_cpu|dp|alu|Add0~57\ & VCC)) # (!\mips_cpu|dp|rf|Mux35~19_combout\ & (!\mips_cpu|dp|alu|Add0~57\)))) # 
-- (!\mips_cpu|dp|alu|b2[28]~5_combout\ & ((\mips_cpu|dp|rf|Mux35~19_combout\ & (!\mips_cpu|dp|alu|Add0~57\)) # (!\mips_cpu|dp|rf|Mux35~19_combout\ & ((\mips_cpu|dp|alu|Add0~57\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~59\ = CARRY((\mips_cpu|dp|alu|b2[28]~5_combout\ & (!\mips_cpu|dp|rf|Mux35~19_combout\ & !\mips_cpu|dp|alu|Add0~57\)) # (!\mips_cpu|dp|alu|b2[28]~5_combout\ & ((!\mips_cpu|dp|alu|Add0~57\) # (!\mips_cpu|dp|rf|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[28]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux35~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~57\,
	combout => \mips_cpu|dp|alu|Add0~58_combout\,
	cout => \mips_cpu|dp|alu|Add0~59\);

-- Location: FF_X14_Y18_N9
\Timer|StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|StatusR\(0));

-- Location: FF_X15_Y22_N19
\uGPIO|SW_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(1));

-- Location: FF_X15_Y20_N23
\Timer|CounterR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[27]~86_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(27));

-- Location: FF_X15_Y21_N31
\Timer|CounterR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[15]~62_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(15));

-- Location: FF_X15_Y22_N31
\uGPIO|SW_StatusR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~2_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(9));

-- Location: FF_X15_Y22_N27
\uGPIO|SW_StatusR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~4_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(7));

-- Location: FF_X15_Y21_N13
\Timer|CounterR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[6]~44_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(6));

-- Location: FF_X15_Y21_N11
\Timer|CounterR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[5]~42_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(5));

-- Location: FF_X15_Y22_N23
\uGPIO|SW_StatusR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~6_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(5));

-- Location: FF_X15_Y21_N7
\Timer|CounterR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[3]~38_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(3));

-- Location: FF_X15_Y22_N11
\uGPIO|BUTTON_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(2));

-- Location: LCCOMB_X27_Y19_N8
\mips_cpu|dp|pcadd2|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) & (\mips_cpu|dp|pcadd1|Add0~0_combout\ $ (VCC))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) & (\mips_cpu|dp|pcadd1|Add0~0_combout\ & 
-- VCC))
-- \mips_cpu|dp|pcadd2|Add0~1\ = CARRY((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) & \mips_cpu|dp|pcadd1|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	datab => \mips_cpu|dp|pcadd1|Add0~0_combout\,
	datad => VCC,
	combout => \mips_cpu|dp|pcadd2|Add0~0_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~1\);

-- Location: LCCOMB_X27_Y19_N12
\mips_cpu|dp|pcadd2|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~4_combout\ = ((\mips_cpu|dp|pcadd1|Add0~4_combout\ $ (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) $ (!\mips_cpu|dp|pcadd2|Add0~3\)))) # (GND)
-- \mips_cpu|dp|pcadd2|Add0~5\ = CARRY((\mips_cpu|dp|pcadd1|Add0~4_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2)) # (!\mips_cpu|dp|pcadd2|Add0~3\))) # (!\mips_cpu|dp|pcadd1|Add0~4_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) & !\mips_cpu|dp|pcadd2|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|Add0~4_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~3\,
	combout => \mips_cpu|dp|pcadd2|Add0~4_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~5\);

-- Location: LCCOMB_X26_Y19_N12
\mips_cpu|dp|pcadd1|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~8_combout\ = (\mips_cpu|dp|pcreg|q\(6) & (\mips_cpu|dp|pcadd1|Add0~7\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(6) & (!\mips_cpu|dp|pcadd1|Add0~7\ & VCC))
-- \mips_cpu|dp|pcadd1|Add0~9\ = CARRY((\mips_cpu|dp|pcreg|q\(6) & !\mips_cpu|dp|pcadd1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(6),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~7\,
	combout => \mips_cpu|dp|pcadd1|Add0~8_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~9\);

-- Location: LCCOMB_X26_Y19_N14
\mips_cpu|dp|pcadd1|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~10_combout\ = (\mips_cpu|dp|pcreg|q\(7) & (!\mips_cpu|dp|pcadd1|Add0~9\)) # (!\mips_cpu|dp|pcreg|q\(7) & ((\mips_cpu|dp|pcadd1|Add0~9\) # (GND)))
-- \mips_cpu|dp|pcadd1|Add0~11\ = CARRY((!\mips_cpu|dp|pcadd1|Add0~9\) # (!\mips_cpu|dp|pcreg|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(7),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~9\,
	combout => \mips_cpu|dp|pcadd1|Add0~10_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~11\);

-- Location: LCCOMB_X27_Y19_N20
\mips_cpu|dp|pcadd2|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~12_combout\ = ((\mips_cpu|dp|pcadd1|Add0~12_combout\ $ (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6) $ (!\mips_cpu|dp|pcadd2|Add0~11\)))) # (GND)
-- \mips_cpu|dp|pcadd2|Add0~13\ = CARRY((\mips_cpu|dp|pcadd1|Add0~12_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6)) # (!\mips_cpu|dp|pcadd2|Add0~11\))) # (!\mips_cpu|dp|pcadd1|Add0~12_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6) & !\mips_cpu|dp|pcadd2|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|Add0~12_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~11\,
	combout => \mips_cpu|dp|pcadd2|Add0~12_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~13\);

-- Location: LCCOMB_X27_Y19_N22
\mips_cpu|dp|pcadd2|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~14_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) & ((\mips_cpu|dp|pcadd1|Add0~14_combout\ & (\mips_cpu|dp|pcadd2|Add0~13\ & VCC)) # (!\mips_cpu|dp|pcadd1|Add0~14_combout\ & 
-- (!\mips_cpu|dp|pcadd2|Add0~13\)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) & ((\mips_cpu|dp|pcadd1|Add0~14_combout\ & (!\mips_cpu|dp|pcadd2|Add0~13\)) # (!\mips_cpu|dp|pcadd1|Add0~14_combout\ & ((\mips_cpu|dp|pcadd2|Add0~13\) # 
-- (GND)))))
-- \mips_cpu|dp|pcadd2|Add0~15\ = CARRY((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) & (!\mips_cpu|dp|pcadd1|Add0~14_combout\ & !\mips_cpu|dp|pcadd2|Add0~13\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\mips_cpu|dp|pcadd2|Add0~13\) # (!\mips_cpu|dp|pcadd1|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	datab => \mips_cpu|dp|pcadd1|Add0~14_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~13\,
	combout => \mips_cpu|dp|pcadd2|Add0~14_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~15\);

-- Location: LCCOMB_X27_Y19_N24
\mips_cpu|dp|pcadd2|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~16_combout\ = ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8) $ (\mips_cpu|dp|pcadd1|Add0~16_combout\ $ (!\mips_cpu|dp|pcadd2|Add0~15\)))) # (GND)
-- \mips_cpu|dp|pcadd2|Add0~17\ = CARRY((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8) & ((\mips_cpu|dp|pcadd1|Add0~16_combout\) # (!\mips_cpu|dp|pcadd2|Add0~15\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8) & 
-- (\mips_cpu|dp|pcadd1|Add0~16_combout\ & !\mips_cpu|dp|pcadd2|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8),
	datab => \mips_cpu|dp|pcadd1|Add0~16_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~15\,
	combout => \mips_cpu|dp|pcadd2|Add0~16_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~17\);

-- Location: LCCOMB_X27_Y19_N26
\mips_cpu|dp|pcadd2|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) & ((\mips_cpu|dp|pcadd1|Add0~18_combout\ & (\mips_cpu|dp|pcadd2|Add0~17\ & VCC)) # (!\mips_cpu|dp|pcadd1|Add0~18_combout\ & 
-- (!\mips_cpu|dp|pcadd2|Add0~17\)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) & ((\mips_cpu|dp|pcadd1|Add0~18_combout\ & (!\mips_cpu|dp|pcadd2|Add0~17\)) # (!\mips_cpu|dp|pcadd1|Add0~18_combout\ & ((\mips_cpu|dp|pcadd2|Add0~17\) # 
-- (GND)))))
-- \mips_cpu|dp|pcadd2|Add0~19\ = CARRY((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) & (!\mips_cpu|dp|pcadd1|Add0~18_combout\ & !\mips_cpu|dp|pcadd2|Add0~17\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\mips_cpu|dp|pcadd2|Add0~17\) # (!\mips_cpu|dp|pcadd1|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9),
	datab => \mips_cpu|dp|pcadd1|Add0~18_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~17\,
	combout => \mips_cpu|dp|pcadd2|Add0~18_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~19\);

-- Location: LCCOMB_X15_Y21_N6
\Timer|CounterR[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[3]~38_combout\ = (\Timer|CounterR\(3) & (!\Timer|CounterR[2]~37\)) # (!\Timer|CounterR\(3) & ((\Timer|CounterR[2]~37\) # (GND)))
-- \Timer|CounterR[3]~39\ = CARRY((!\Timer|CounterR[2]~37\) # (!\Timer|CounterR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datad => VCC,
	cin => \Timer|CounterR[2]~37\,
	combout => \Timer|CounterR[3]~38_combout\,
	cout => \Timer|CounterR[3]~39\);

-- Location: LCCOMB_X15_Y21_N10
\Timer|CounterR[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[5]~42_combout\ = (\Timer|CounterR\(5) & (!\Timer|CounterR[4]~41\)) # (!\Timer|CounterR\(5) & ((\Timer|CounterR[4]~41\) # (GND)))
-- \Timer|CounterR[5]~43\ = CARRY((!\Timer|CounterR[4]~41\) # (!\Timer|CounterR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datad => VCC,
	cin => \Timer|CounterR[4]~41\,
	combout => \Timer|CounterR[5]~42_combout\,
	cout => \Timer|CounterR[5]~43\);

-- Location: LCCOMB_X15_Y21_N12
\Timer|CounterR[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[6]~44_combout\ = (\Timer|CounterR\(6) & (\Timer|CounterR[5]~43\ $ (GND))) # (!\Timer|CounterR\(6) & (!\Timer|CounterR[5]~43\ & VCC))
-- \Timer|CounterR[6]~45\ = CARRY((\Timer|CounterR\(6) & !\Timer|CounterR[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datad => VCC,
	cin => \Timer|CounterR[5]~43\,
	combout => \Timer|CounterR[6]~44_combout\,
	cout => \Timer|CounterR[6]~45\);

-- Location: LCCOMB_X15_Y21_N30
\Timer|CounterR[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[15]~62_combout\ = (\Timer|CounterR\(15) & (!\Timer|CounterR[14]~61\)) # (!\Timer|CounterR\(15) & ((\Timer|CounterR[14]~61\) # (GND)))
-- \Timer|CounterR[15]~63\ = CARRY((!\Timer|CounterR[14]~61\) # (!\Timer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(15),
	datad => VCC,
	cin => \Timer|CounterR[14]~61\,
	combout => \Timer|CounterR[15]~62_combout\,
	cout => \Timer|CounterR[15]~63\);

-- Location: LCCOMB_X15_Y20_N22
\Timer|CounterR[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[27]~86_combout\ = (\Timer|CounterR\(27) & (!\Timer|CounterR[26]~85\)) # (!\Timer|CounterR\(27) & ((\Timer|CounterR[26]~85\) # (GND)))
-- \Timer|CounterR[27]~87\ = CARRY((!\Timer|CounterR[26]~85\) # (!\Timer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datad => VCC,
	cin => \Timer|CounterR[26]~85\,
	combout => \Timer|CounterR[27]~86_combout\,
	cout => \Timer|CounterR[27]~87\);

-- Location: FF_X23_Y21_N25
\mips_cpu|dp|rf|R9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(0));

-- Location: FF_X24_Y12_N1
\mips_cpu|dp|rf|R10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(0));

-- Location: FF_X24_Y21_N9
\mips_cpu|dp|rf|R8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(0));

-- Location: LCCOMB_X24_Y21_N8
\mips_cpu|dp|rf|Mux31~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(0))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(0),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux31~10_combout\);

-- Location: FF_X23_Y21_N11
\mips_cpu|dp|rf|R11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(0));

-- Location: LCCOMB_X23_Y21_N10
\mips_cpu|dp|rf|Mux31~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux31~10_combout\ & (\mips_cpu|dp|rf|R11\(0))) # (!\mips_cpu|dp|rf|Mux31~10_combout\ & ((\mips_cpu|dp|rf|R9\(0)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux31~10_combout\,
	datac => \mips_cpu|dp|rf|R11\(0),
	datad => \mips_cpu|dp|rf|R9\(0),
	combout => \mips_cpu|dp|rf|Mux31~11_combout\);

-- Location: FF_X17_Y20_N1
\mips_cpu|dp|rf|R2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(0));

-- Location: FF_X16_Y20_N27
\mips_cpu|dp|rf|R3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(0));

-- Location: FF_X17_Y20_N19
\mips_cpu|dp|rf|R1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(0));

-- Location: FF_X16_Y17_N25
\mips_cpu|dp|rf|R6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(0));

-- Location: FF_X17_Y19_N17
\mips_cpu|dp|rf|R5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(0));

-- Location: FF_X17_Y19_N19
\mips_cpu|dp|rf|R4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(0));

-- Location: LCCOMB_X17_Y19_N18
\mips_cpu|dp|rf|Mux31~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|R5\(0))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(0),
	datad => \mips_cpu|dp|rf|R5\(0),
	combout => \mips_cpu|dp|rf|Mux31~12_combout\);

-- Location: FF_X16_Y17_N3
\mips_cpu|dp|rf|R7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(0));

-- Location: LCCOMB_X16_Y17_N2
\mips_cpu|dp|rf|Mux31~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~13_combout\ = (\mips_cpu|dp|rf|Mux31~12_combout\ & (((\mips_cpu|dp|rf|R7\(0)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux31~12_combout\ & (\mips_cpu|dp|rf|R6\(0) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~12_combout\,
	datab => \mips_cpu|dp|rf|R6\(0),
	datac => \mips_cpu|dp|rf|R7\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux31~13_combout\);

-- Location: LCCOMB_X17_Y20_N18
\mips_cpu|dp|rf|Mux31~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux31~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(0)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(0),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux31~14_combout\);

-- Location: LCCOMB_X17_Y20_N0
\mips_cpu|dp|rf|Mux31~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux31~14_combout\ & (\mips_cpu|dp|rf|R3\(0))) # (!\mips_cpu|dp|rf|Mux31~14_combout\ & ((\mips_cpu|dp|rf|R2\(0)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(0),
	datac => \mips_cpu|dp|rf|R2\(0),
	datad => \mips_cpu|dp|rf|Mux31~14_combout\,
	combout => \mips_cpu|dp|rf|Mux31~15_combout\);

-- Location: LCCOMB_X17_Y20_N20
\mips_cpu|dp|rf|Mux31~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux31~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~11_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux31~15_combout\,
	combout => \mips_cpu|dp|rf|Mux31~16_combout\);

-- Location: FF_X15_Y12_N21
\mips_cpu|dp|rf|R25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(1));

-- Location: LCCOMB_X15_Y12_N20
\mips_cpu|dp|rf|Mux62~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(1)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(1) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R17\(1),
	datac => \mips_cpu|dp|rf|R25\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux62~2_combout\);

-- Location: LCCOMB_X16_Y12_N24
\mips_cpu|dp|rf|Mux62~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux62~2_combout\ & ((\mips_cpu|dp|rf|R29\(1)))) # (!\mips_cpu|dp|rf|Mux62~2_combout\ & (\mips_cpu|dp|rf|R21\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|Mux62~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|Mux62~2_combout\,
	datac => \mips_cpu|dp|rf|R21\(1),
	datad => \mips_cpu|dp|rf|R29\(1),
	combout => \mips_cpu|dp|rf|Mux62~3_combout\);

-- Location: FF_X22_Y22_N5
\mips_cpu|dp|rf|R26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(1));

-- Location: FF_X21_Y22_N13
\mips_cpu|dp|rf|R22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(1));

-- Location: FF_X21_Y22_N15
\mips_cpu|dp|rf|R18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(1));

-- Location: LCCOMB_X21_Y22_N12
\mips_cpu|dp|rf|Mux62~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(1)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(1) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(1),
	datac => \mips_cpu|dp|rf|R22\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux62~4_combout\);

-- Location: FF_X22_Y22_N15
\mips_cpu|dp|rf|R30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(1));

-- Location: LCCOMB_X22_Y22_N4
\mips_cpu|dp|rf|Mux62~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux62~4_combout\ & (\mips_cpu|dp|rf|R30\(1))) # (!\mips_cpu|dp|rf|Mux62~4_combout\ & ((\mips_cpu|dp|rf|R26\(1)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R30\(1),
	datac => \mips_cpu|dp|rf|R26\(1),
	datad => \mips_cpu|dp|rf|Mux62~4_combout\,
	combout => \mips_cpu|dp|rf|Mux62~5_combout\);

-- Location: FF_X15_Y16_N25
\mips_cpu|dp|rf|R20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(1));

-- Location: FF_X14_Y20_N25
\mips_cpu|dp|rf|R24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(1));

-- Location: FF_X14_Y20_N19
\mips_cpu|dp|rf|R16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[1]~24_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(1));

-- Location: LCCOMB_X14_Y20_N20
\mips_cpu|dp|rf|Mux62~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # (\mips_cpu|dp|rf|R24\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(1) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R16\(1),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datad => \mips_cpu|dp|rf|R24\(1),
	combout => \mips_cpu|dp|rf|Mux62~6_combout\);

-- Location: FF_X15_Y16_N27
\mips_cpu|dp|rf|R28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(1));

-- Location: LCCOMB_X15_Y16_N24
\mips_cpu|dp|rf|Mux62~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux62~6_combout\ & (\mips_cpu|dp|rf|R28\(1))) # (!\mips_cpu|dp|rf|Mux62~6_combout\ & ((\mips_cpu|dp|rf|R20\(1)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(1),
	datad => \mips_cpu|dp|rf|Mux62~6_combout\,
	combout => \mips_cpu|dp|rf|Mux62~7_combout\);

-- Location: LCCOMB_X20_Y20_N6
\mips_cpu|dp|rf|Mux62~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux62~5_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux62~7_combout\,
	datad => \mips_cpu|dp|rf|Mux62~5_combout\,
	combout => \mips_cpu|dp|rf|Mux62~8_combout\);

-- Location: FF_X16_Y22_N19
\mips_cpu|dp|rf|R23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(1));

-- Location: FF_X17_Y22_N13
\mips_cpu|dp|rf|R19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(1));

-- Location: LCCOMB_X16_Y22_N18
\mips_cpu|dp|rf|Mux62~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R23\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R19\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(1),
	datad => \mips_cpu|dp|rf|R19\(1),
	combout => \mips_cpu|dp|rf|Mux62~9_combout\);

-- Location: LCCOMB_X17_Y11_N18
\mips_cpu|dp|rf|Mux62~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux62~9_combout\ & (\mips_cpu|dp|rf|R31\(1))) # (!\mips_cpu|dp|rf|Mux62~9_combout\ & ((\mips_cpu|dp|rf|R27\(1)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux62~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(1),
	datad => \mips_cpu|dp|rf|Mux62~9_combout\,
	combout => \mips_cpu|dp|rf|Mux62~10_combout\);

-- Location: LCCOMB_X20_Y20_N8
\mips_cpu|dp|rf|Mux62~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux62~8_combout\ & ((\mips_cpu|dp|rf|Mux62~10_combout\))) # (!\mips_cpu|dp|rf|Mux62~8_combout\ & (\mips_cpu|dp|rf|Mux62~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~3_combout\,
	datab => \mips_cpu|dp|rf|Mux62~10_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux62~8_combout\,
	combout => \mips_cpu|dp|rf|Mux62~11_combout\);

-- Location: FF_X17_Y16_N25
\mips_cpu|dp|rf|R5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(1));

-- Location: FF_X17_Y17_N17
\mips_cpu|dp|rf|R6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(1));

-- Location: FF_X17_Y17_N27
\mips_cpu|dp|rf|R4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(1));

-- Location: LCCOMB_X17_Y17_N16
\mips_cpu|dp|rf|Mux62~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(1)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(1) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux62~12_combout\);

-- Location: FF_X17_Y16_N11
\mips_cpu|dp|rf|R7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(1));

-- Location: LCCOMB_X17_Y16_N24
\mips_cpu|dp|rf|Mux62~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux62~12_combout\ & (\mips_cpu|dp|rf|R7\(1))) # (!\mips_cpu|dp|rf|Mux62~12_combout\ & ((\mips_cpu|dp|rf|R5\(1)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(1),
	datad => \mips_cpu|dp|rf|Mux62~12_combout\,
	combout => \mips_cpu|dp|rf|Mux62~13_combout\);

-- Location: LCCOMB_X17_Y14_N24
\mips_cpu|dp|rf|Mux62~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux62~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(1),
	combout => \mips_cpu|dp|rf|Mux62~14_combout\);

-- Location: LCCOMB_X16_Y20_N20
\mips_cpu|dp|rf|Mux62~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~15_combout\ = (\mips_cpu|dp|rf|Mux62~14_combout\ & (((\mips_cpu|dp|rf|R3\(1))) # (!\mips_cpu|dp|rf|Mux63~2_combout\))) # (!\mips_cpu|dp|rf|Mux62~14_combout\ & (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|R2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~14_combout\,
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(1),
	datad => \mips_cpu|dp|rf|R2\(1),
	combout => \mips_cpu|dp|rf|Mux62~15_combout\);

-- Location: LCCOMB_X20_Y20_N12
\mips_cpu|dp|rf|Mux62~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux62~11_combout\) # ((\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux62~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~11_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux62~15_combout\,
	datad => \mips_cpu|dp|rf|Mux63~0_combout\,
	combout => \mips_cpu|dp|rf|Mux62~16_combout\);

-- Location: LCCOMB_X21_Y22_N14
\mips_cpu|dp|rf|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(1),
	datad => \mips_cpu|dp|rf|R22\(1),
	combout => \mips_cpu|dp|rf|Mux30~4_combout\);

-- Location: LCCOMB_X22_Y22_N14
\mips_cpu|dp|rf|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~5_combout\ = (\mips_cpu|dp|rf|Mux30~4_combout\ & (((\mips_cpu|dp|rf|R30\(1)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux30~4_combout\ & (\mips_cpu|dp|rf|R26\(1) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~4_combout\,
	datab => \mips_cpu|dp|rf|R26\(1),
	datac => \mips_cpu|dp|rf|R30\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux30~5_combout\);

-- Location: LCCOMB_X14_Y20_N24
\mips_cpu|dp|rf|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R24\(1)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(1) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R16\(1),
	datac => \mips_cpu|dp|rf|R24\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux30~6_combout\);

-- Location: LCCOMB_X15_Y16_N26
\mips_cpu|dp|rf|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~7_combout\ = (\mips_cpu|dp|rf|Mux30~6_combout\ & (((\mips_cpu|dp|rf|R28\(1))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux30~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R20\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(1),
	datad => \mips_cpu|dp|rf|R20\(1),
	combout => \mips_cpu|dp|rf|Mux30~7_combout\);

-- Location: LCCOMB_X17_Y19_N22
\mips_cpu|dp|rf|Mux30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux30~5_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux30~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux30~5_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux30~7_combout\,
	combout => \mips_cpu|dp|rf|Mux30~8_combout\);

-- Location: LCCOMB_X17_Y22_N12
\mips_cpu|dp|rf|Mux30~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(1))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux30~9_combout\);

-- Location: LCCOMB_X17_Y17_N26
\mips_cpu|dp|rf|Mux30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(1))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R6\(1),
	datac => \mips_cpu|dp|rf|R4\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux30~12_combout\);

-- Location: LCCOMB_X17_Y16_N10
\mips_cpu|dp|rf|Mux30~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux30~12_combout\ & ((\mips_cpu|dp|rf|R7\(1)))) # (!\mips_cpu|dp|rf|Mux30~12_combout\ & (\mips_cpu|dp|rf|R5\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(1),
	datac => \mips_cpu|dp|rf|R7\(1),
	datad => \mips_cpu|dp|rf|Mux30~12_combout\,
	combout => \mips_cpu|dp|rf|Mux30~13_combout\);

-- Location: LCCOMB_X17_Y19_N12
\mips_cpu|c|ad|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & 
-- !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	combout => \mips_cpu|c|ad|Mux0~2_combout\);

-- Location: LCCOMB_X21_Y22_N16
\mips_cpu|dp|rf|Mux63~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(0)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(0) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(0),
	datac => \mips_cpu|dp|rf|R22\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux63~5_combout\);

-- Location: LCCOMB_X22_Y22_N2
\mips_cpu|dp|rf|Mux63~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~6_combout\ = (\mips_cpu|dp|rf|Mux63~5_combout\ & (((\mips_cpu|dp|rf|R30\(0)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux63~5_combout\ & (\mips_cpu|dp|rf|R26\(0) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~5_combout\,
	datab => \mips_cpu|dp|rf|R26\(0),
	datac => \mips_cpu|dp|rf|R30\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux63~6_combout\);

-- Location: LCCOMB_X24_Y12_N0
\mips_cpu|dp|rf|Mux63~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~15_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R10\(0)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(0) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(0),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux63~15_combout\);

-- Location: LCCOMB_X23_Y21_N24
\mips_cpu|dp|rf|Mux63~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~16_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux63~15_combout\ & ((\mips_cpu|dp|rf|R11\(0)))) # (!\mips_cpu|dp|rf|Mux63~15_combout\ & (\mips_cpu|dp|rf|R9\(0))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux63~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux63~15_combout\,
	datac => \mips_cpu|dp|rf|R9\(0),
	datad => \mips_cpu|dp|rf|R11\(0),
	combout => \mips_cpu|dp|rf|Mux63~16_combout\);

-- Location: LCCOMB_X17_Y19_N16
\mips_cpu|dp|rf|Mux63~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R5\(0)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(0),
	datac => \mips_cpu|dp|rf|R5\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux63~17_combout\);

-- Location: LCCOMB_X16_Y17_N24
\mips_cpu|dp|rf|Mux63~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~18_combout\ = (\mips_cpu|dp|rf|Mux63~17_combout\ & ((\mips_cpu|dp|rf|R7\(0)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux63~17_combout\ & (((\mips_cpu|dp|rf|R6\(0) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~17_combout\,
	datab => \mips_cpu|dp|rf|R7\(0),
	datac => \mips_cpu|dp|rf|R6\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux63~18_combout\);

-- Location: LCCOMB_X16_Y17_N16
\mips_cpu|dp|rf|Mux63~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~19_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~18_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(0) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(0),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux63~18_combout\,
	combout => \mips_cpu|dp|rf|Mux63~19_combout\);

-- Location: LCCOMB_X16_Y20_N26
\mips_cpu|dp|rf|Mux63~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~20_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux63~19_combout\ & ((\mips_cpu|dp|rf|R3\(0)))) # (!\mips_cpu|dp|rf|Mux63~19_combout\ & (\mips_cpu|dp|rf|R2\(0))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(0),
	datac => \mips_cpu|dp|rf|R3\(0),
	datad => \mips_cpu|dp|rf|Mux63~19_combout\,
	combout => \mips_cpu|dp|rf|Mux63~20_combout\);

-- Location: LCCOMB_X20_Y20_N22
\mips_cpu|dp|rf|Mux63~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~21_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux63~16_combout\) # (\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux63~20_combout\ & 
-- ((!\mips_cpu|dp|rf|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~20_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux63~16_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux63~21_combout\);

-- Location: LCCOMB_X20_Y11_N16
\mips_cpu|dp|srcbmux|y[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[0]~1_combout\ = (!\mips_cpu|c|md|Decoder0~2_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) & ((\mips_cpu|c|md|WideOr7~2_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|c|md|WideOr7~2_combout\,
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	combout => \mips_cpu|dp|srcbmux|y[0]~1_combout\);

-- Location: LCCOMB_X20_Y19_N6
\mips_cpu|dp|alu|b2[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[0]~1_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[0]~1_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[0]~1_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux31~19_combout\,
	datad => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[0]~1_combout\);

-- Location: LCCOMB_X20_Y21_N0
\mips_cpu|dp|alu|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~0_combout\ = (\mips_cpu|dp|alu|Add0~4_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|c|ad|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~4_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux30~0_combout\);

-- Location: LCCOMB_X20_Y19_N0
\mips_cpu|dp|srcbmux|y[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[0]~3_combout\ = (\mips_cpu|dp|srcbmux|y[0]~1_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[0]~1_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux31~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[0]~3_combout\);

-- Location: LCCOMB_X20_Y17_N26
\mips_cpu|dp|alu|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~0_combout\ = (\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|c|ad|Mux1~0_combout\) # ((\mips_cpu|dp|rf|Mux63~24_combout\) # (\mips_cpu|dp|srcbmux|y[0]~3_combout\)))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (!\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|rf|Mux63~24_combout\ & \mips_cpu|dp|srcbmux|y[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|Mux63~24_combout\,
	datad => \mips_cpu|dp|srcbmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|alu|Mux31~0_combout\);

-- Location: FF_X15_Y12_N1
\mips_cpu|dp|rf|R25[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(31));

-- Location: FF_X15_Y12_N11
\mips_cpu|dp|rf|R17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(31));

-- Location: LCCOMB_X15_Y12_N0
\mips_cpu|dp|rf|Mux32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((\mips_cpu|dp|rf|R25\(31))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R17\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R25\(31),
	datad => \mips_cpu|dp|rf|R17\(31),
	combout => \mips_cpu|dp|rf|Mux32~2_combout\);

-- Location: FF_X22_Y22_N11
\mips_cpu|dp|rf|R30[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(31));

-- Location: FF_X15_Y18_N25
\mips_cpu|dp|rf|R24[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(31));

-- Location: FF_X15_Y18_N11
\mips_cpu|dp|rf|R16[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(31));

-- Location: LCCOMB_X15_Y18_N24
\mips_cpu|dp|rf|Mux32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R24\(31))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R16\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R24\(31),
	datad => \mips_cpu|dp|rf|R16\(31),
	combout => \mips_cpu|dp|rf|Mux32~6_combout\);

-- Location: FF_X23_Y13_N17
\mips_cpu|dp|rf|R6[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(31));

-- Location: LCCOMB_X23_Y13_N16
\mips_cpu|dp|rf|Mux32~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(31)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(31) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(31),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux32~12_combout\);

-- Location: LCCOMB_X17_Y16_N4
\mips_cpu|dp|rf|Mux32~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux32~12_combout\ & (\mips_cpu|dp|rf|R7\(31))) # (!\mips_cpu|dp|rf|Mux32~12_combout\ & ((\mips_cpu|dp|rf|R5\(31)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(31),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(31),
	datad => \mips_cpu|dp|rf|Mux32~12_combout\,
	combout => \mips_cpu|dp|rf|Mux32~13_combout\);

-- Location: LCCOMB_X17_Y14_N10
\mips_cpu|dp|rf|Mux32~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux32~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(31) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(31),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux32~13_combout\,
	combout => \mips_cpu|dp|rf|Mux32~14_combout\);

-- Location: FF_X21_Y18_N5
\mips_cpu|dp|rf|R14[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(31));

-- Location: FF_X21_Y16_N29
\mips_cpu|dp|rf|R12[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(31));

-- Location: LCCOMB_X21_Y18_N4
\mips_cpu|dp|rf|Mux32~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R14\(31))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(31),
	datad => \mips_cpu|dp|rf|R12\(31),
	combout => \mips_cpu|dp|rf|Mux32~17_combout\);

-- Location: LCCOMB_X17_Y17_N10
\mips_cpu|dp|srcbmux|y[31]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[31]~4_combout\ = (\mips_cpu|c|md|WideOr1~0_combout\) # ((\mips_cpu|c|md|Decoder0~2_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr1~0_combout\,
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \mips_cpu|dp|srcbmux|y[31]~4_combout\);

-- Location: LCCOMB_X15_Y12_N10
\mips_cpu|dp|rf|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(31)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R17\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(31),
	datad => \mips_cpu|dp|rf|R25\(31),
	combout => \mips_cpu|dp|rf|Mux0~2_combout\);

-- Location: LCCOMB_X16_Y12_N6
\mips_cpu|dp|rf|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~3_combout\ = (\mips_cpu|dp|rf|Mux0~2_combout\ & (((\mips_cpu|dp|rf|R29\(31))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux0~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R21\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(31),
	datad => \mips_cpu|dp|rf|R21\(31),
	combout => \mips_cpu|dp|rf|Mux0~3_combout\);

-- Location: LCCOMB_X21_Y22_N10
\mips_cpu|dp|rf|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R22\(31)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|R18\(31) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R22\(31),
	datac => \mips_cpu|dp|rf|R18\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux0~4_combout\);

-- Location: LCCOMB_X22_Y22_N10
\mips_cpu|dp|rf|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~5_combout\ = (\mips_cpu|dp|rf|Mux0~4_combout\ & (((\mips_cpu|dp|rf|R30\(31)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux0~4_combout\ & (\mips_cpu|dp|rf|R26\(31) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~4_combout\,
	datab => \mips_cpu|dp|rf|R26\(31),
	datac => \mips_cpu|dp|rf|R30\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux0~5_combout\);

-- Location: LCCOMB_X15_Y18_N10
\mips_cpu|dp|rf|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(31)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(31),
	datad => \mips_cpu|dp|rf|R24\(31),
	combout => \mips_cpu|dp|rf|Mux0~6_combout\);

-- Location: LCCOMB_X16_Y18_N2
\mips_cpu|dp|rf|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux0~6_combout\ & ((\mips_cpu|dp|rf|R28\(31)))) # (!\mips_cpu|dp|rf|Mux0~6_combout\ & (\mips_cpu|dp|rf|R20\(31))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(31),
	datac => \mips_cpu|dp|rf|R28\(31),
	datad => \mips_cpu|dp|rf|Mux0~6_combout\,
	combout => \mips_cpu|dp|rf|Mux0~7_combout\);

-- Location: LCCOMB_X17_Y17_N4
\mips_cpu|dp|rf|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux0~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux0~7_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux0~5_combout\,
	datac => \mips_cpu|dp|rf|Mux0~7_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux0~8_combout\);

-- Location: LCCOMB_X17_Y22_N8
\mips_cpu|dp|rf|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(31))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(31),
	datad => \mips_cpu|dp|rf|R23\(31),
	combout => \mips_cpu|dp|rf|Mux0~9_combout\);

-- Location: LCCOMB_X17_Y22_N18
\mips_cpu|dp|rf|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~10_combout\ = (\mips_cpu|dp|rf|Mux0~9_combout\ & (((\mips_cpu|dp|rf|R31\(31)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux0~9_combout\ & (\mips_cpu|dp|rf|R27\(31) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(31),
	datab => \mips_cpu|dp|rf|Mux0~9_combout\,
	datac => \mips_cpu|dp|rf|R31\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux0~10_combout\);

-- Location: LCCOMB_X17_Y17_N6
\mips_cpu|dp|rf|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux0~8_combout\ & (\mips_cpu|dp|rf|Mux0~10_combout\)) # (!\mips_cpu|dp|rf|Mux0~8_combout\ & ((\mips_cpu|dp|rf|Mux0~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux0~10_combout\,
	datac => \mips_cpu|dp|rf|Mux0~8_combout\,
	datad => \mips_cpu|dp|rf|Mux0~3_combout\,
	combout => \mips_cpu|dp|rf|Mux0~11_combout\);

-- Location: LCCOMB_X21_Y16_N28
\mips_cpu|dp|rf|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R14\(31))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R12\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R14\(31),
	datac => \mips_cpu|dp|rf|R12\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux0~17_combout\);

-- Location: LCCOMB_X20_Y16_N2
\mips_cpu|dp|rf|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux0~17_combout\ & (\mips_cpu|dp|rf|R15\(31))) # (!\mips_cpu|dp|rf|Mux0~17_combout\ & ((\mips_cpu|dp|rf|R13\(31)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux0~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(31),
	datad => \mips_cpu|dp|rf|R13\(31),
	combout => \mips_cpu|dp|rf|Mux0~18_combout\);

-- Location: FF_X16_Y18_N21
\mips_cpu|dp|rf|R20[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(30));

-- Location: FF_X15_Y18_N13
\mips_cpu|dp|rf|R24[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(30));

-- Location: FF_X15_Y18_N31
\mips_cpu|dp|rf|R16[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(30));

-- Location: LCCOMB_X15_Y18_N12
\mips_cpu|dp|rf|Mux33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(30)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux33~4_combout\);

-- Location: FF_X16_Y18_N7
\mips_cpu|dp|rf|R28[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(30));

-- Location: LCCOMB_X16_Y18_N20
\mips_cpu|dp|rf|Mux33~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux33~4_combout\ & (\mips_cpu|dp|rf|R28\(30))) # (!\mips_cpu|dp|rf|Mux33~4_combout\ & ((\mips_cpu|dp|rf|R20\(30)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(30),
	datad => \mips_cpu|dp|rf|Mux33~4_combout\,
	combout => \mips_cpu|dp|rf|Mux33~5_combout\);

-- Location: FF_X14_Y14_N17
\mips_cpu|dp|rf|R1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[30]~35_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(30));

-- Location: FF_X16_Y16_N11
\mips_cpu|dp|rf|R5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(30));

-- Location: LCCOMB_X16_Y16_N10
\mips_cpu|dp|rf|Mux33~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R5\(30))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R4\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(30),
	datad => \mips_cpu|dp|rf|R4\(30),
	combout => \mips_cpu|dp|rf|Mux33~12_combout\);

-- Location: LCCOMB_X15_Y18_N30
\mips_cpu|dp|rf|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(30)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(30) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux1~4_combout\);

-- Location: LCCOMB_X16_Y18_N6
\mips_cpu|dp|rf|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux1~4_combout\ & ((\mips_cpu|dp|rf|R28\(30)))) # (!\mips_cpu|dp|rf|Mux1~4_combout\ & (\mips_cpu|dp|rf|R20\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(30),
	datac => \mips_cpu|dp|rf|R28\(30),
	datad => \mips_cpu|dp|rf|Mux1~4_combout\,
	combout => \mips_cpu|dp|rf|Mux1~5_combout\);

-- Location: LCCOMB_X17_Y22_N20
\mips_cpu|dp|rf|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(30))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux1~7_combout\);

-- Location: LCCOMB_X17_Y22_N22
\mips_cpu|dp|rf|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux1~7_combout\ & ((\mips_cpu|dp|rf|R31\(30)))) # (!\mips_cpu|dp|rf|Mux1~7_combout\ & (\mips_cpu|dp|rf|R27\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R31\(30),
	datad => \mips_cpu|dp|rf|Mux1~7_combout\,
	combout => \mips_cpu|dp|rf|Mux1~8_combout\);

-- Location: LCCOMB_X23_Y18_N0
\mips_cpu|dp|srcbmux|y[30]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[30]~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14) & \mips_cpu|c|md|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[30]~7_combout\);

-- Location: LCCOMB_X23_Y18_N18
\mips_cpu|dp|srcbmux|y[30]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[30]~8_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # (\mips_cpu|dp|srcbmux|y[30]~7_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & (\mips_cpu|dp|rf|Mux1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~19_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datad => \mips_cpu|dp|srcbmux|y[30]~7_combout\,
	combout => \mips_cpu|dp|srcbmux|y[30]~8_combout\);

-- Location: LCCOMB_X23_Y18_N4
\mips_cpu|dp|alu|b2[30]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[30]~3_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[30]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[30]~8_combout\,
	combout => \mips_cpu|dp|alu|b2[30]~3_combout\);

-- Location: FF_X24_Y17_N13
\mips_cpu|dp|rf|R9[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(29));

-- Location: FF_X24_Y21_N7
\mips_cpu|dp|rf|R8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(29));

-- Location: LCCOMB_X24_Y17_N12
\mips_cpu|dp|rf|Mux34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R9\(29)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R8\(29) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux34~0_combout\);

-- Location: FF_X16_Y12_N21
\mips_cpu|dp|rf|R21[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(29));

-- Location: LCCOMB_X15_Y12_N24
\mips_cpu|dp|rf|Mux34~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(29)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R25\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux34~2_combout\);

-- Location: LCCOMB_X16_Y12_N20
\mips_cpu|dp|rf|Mux34~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux34~2_combout\ & (\mips_cpu|dp|rf|R29\(29))) # (!\mips_cpu|dp|rf|Mux34~2_combout\ & ((\mips_cpu|dp|rf|R21\(29)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(29),
	datad => \mips_cpu|dp|rf|Mux34~2_combout\,
	combout => \mips_cpu|dp|rf|Mux34~3_combout\);

-- Location: FF_X21_Y22_N27
\mips_cpu|dp|rf|R18[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(29));

-- Location: FF_X20_Y22_N11
\mips_cpu|dp|rf|R30[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(29));

-- Location: FF_X15_Y18_N9
\mips_cpu|dp|rf|R24[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(29));

-- Location: LCCOMB_X15_Y18_N8
\mips_cpu|dp|rf|Mux34~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R24\(29))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R16\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R24\(29),
	datad => \mips_cpu|dp|rf|R16\(29),
	combout => \mips_cpu|dp|rf|Mux34~6_combout\);

-- Location: LCCOMB_X16_Y18_N24
\mips_cpu|dp|rf|Mux34~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~7_combout\ = (\mips_cpu|dp|rf|Mux34~6_combout\ & ((\mips_cpu|dp|rf|R28\(29)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux34~6_combout\ & (((\mips_cpu|dp|rf|R20\(29) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~6_combout\,
	datab => \mips_cpu|dp|rf|R28\(29),
	datac => \mips_cpu|dp|rf|R20\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux34~7_combout\);

-- Location: FF_X16_Y22_N27
\mips_cpu|dp|rf|R23[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(29));

-- Location: LCCOMB_X16_Y22_N26
\mips_cpu|dp|rf|Mux34~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(29)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(29) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(29),
	datac => \mips_cpu|dp|rf|R23\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux34~9_combout\);

-- Location: FF_X16_Y16_N15
\mips_cpu|dp|rf|R4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(29));

-- Location: FF_X17_Y16_N27
\mips_cpu|dp|rf|R7[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(29));

-- Location: FF_X20_Y16_N9
\mips_cpu|dp|rf|R13[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[29]~39_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(29));

-- Location: FF_X24_Y16_N19
\mips_cpu|dp|rf|R14[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(29));

-- Location: FF_X21_Y16_N1
\mips_cpu|dp|rf|R12[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(29));

-- Location: LCCOMB_X24_Y16_N18
\mips_cpu|dp|rf|Mux34~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R14\(29)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(29) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R12\(29),
	datac => \mips_cpu|dp|rf|R14\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux34~17_combout\);

-- Location: FF_X20_Y16_N19
\mips_cpu|dp|rf|R15[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(29));

-- Location: LCCOMB_X20_Y22_N26
\mips_cpu|dp|rf|Mux34~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux34~17_combout\ & ((\mips_cpu|dp|rf|R15\(29)))) # (!\mips_cpu|dp|rf|Mux34~17_combout\ & (\mips_cpu|dp|rf|R13\(29))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(29),
	datab => \mips_cpu|dp|rf|R15\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux34~17_combout\,
	combout => \mips_cpu|dp|rf|Mux34~18_combout\);

-- Location: LCCOMB_X24_Y21_N6
\mips_cpu|dp|rf|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(29)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(29) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux2~0_combout\);

-- Location: LCCOMB_X21_Y22_N26
\mips_cpu|dp|rf|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(29))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(29),
	datad => \mips_cpu|dp|rf|R22\(29),
	combout => \mips_cpu|dp|rf|Mux2~4_combout\);

-- Location: LCCOMB_X20_Y22_N10
\mips_cpu|dp|rf|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~5_combout\ = (\mips_cpu|dp|rf|Mux2~4_combout\ & (((\mips_cpu|dp|rf|R30\(29)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux2~4_combout\ & (\mips_cpu|dp|rf|R26\(29) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(29),
	datab => \mips_cpu|dp|rf|Mux2~4_combout\,
	datac => \mips_cpu|dp|rf|R30\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux2~5_combout\);

-- Location: LCCOMB_X16_Y16_N14
\mips_cpu|dp|rf|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R6\(29)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R4\(29) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux2~12_combout\);

-- Location: LCCOMB_X17_Y16_N26
\mips_cpu|dp|rf|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux2~12_combout\ & ((\mips_cpu|dp|rf|R7\(29)))) # (!\mips_cpu|dp|rf|Mux2~12_combout\ & (\mips_cpu|dp|rf|R5\(29))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(29),
	datac => \mips_cpu|dp|rf|R7\(29),
	datad => \mips_cpu|dp|rf|Mux2~12_combout\,
	combout => \mips_cpu|dp|rf|Mux2~13_combout\);

-- Location: LCCOMB_X21_Y16_N0
\mips_cpu|dp|rf|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R14\(29))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R12\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R14\(29),
	datac => \mips_cpu|dp|rf|R12\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux2~17_combout\);

-- Location: LCCOMB_X20_Y16_N18
\mips_cpu|dp|rf|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux2~17_combout\ & (\mips_cpu|dp|rf|R15\(29))) # (!\mips_cpu|dp|rf|Mux2~17_combout\ & ((\mips_cpu|dp|rf|R13\(29)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux2~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(29),
	datad => \mips_cpu|dp|rf|R13\(29),
	combout => \mips_cpu|dp|rf|Mux2~18_combout\);

-- Location: FF_X21_Y22_N21
\mips_cpu|dp|rf|R22[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(28));

-- Location: FF_X21_Y22_N7
\mips_cpu|dp|rf|R18[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(28));

-- Location: LCCOMB_X21_Y22_N20
\mips_cpu|dp|rf|Mux35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(28)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux35~0_combout\);

-- Location: FF_X15_Y12_N23
\mips_cpu|dp|rf|R17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(28));

-- Location: FF_X16_Y12_N11
\mips_cpu|dp|rf|R29[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(28));

-- Location: FF_X15_Y18_N5
\mips_cpu|dp|rf|R24[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(28));

-- Location: LCCOMB_X15_Y18_N4
\mips_cpu|dp|rf|Mux35~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R24\(28))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R16\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R24\(28),
	datad => \mips_cpu|dp|rf|R16\(28),
	combout => \mips_cpu|dp|rf|Mux35~4_combout\);

-- Location: LCCOMB_X16_Y18_N28
\mips_cpu|dp|rf|Mux35~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~5_combout\ = (\mips_cpu|dp|rf|Mux35~4_combout\ & ((\mips_cpu|dp|rf|R28\(28)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux35~4_combout\ & (((\mips_cpu|dp|rf|R20\(28) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~4_combout\,
	datab => \mips_cpu|dp|rf|R28\(28),
	datac => \mips_cpu|dp|rf|R20\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux35~5_combout\);

-- Location: FF_X16_Y22_N29
\mips_cpu|dp|rf|R27[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(28));

-- Location: LCCOMB_X16_Y22_N30
\mips_cpu|dp|rf|Mux35~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R23\(28))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R19\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(28),
	datad => \mips_cpu|dp|rf|R19\(28),
	combout => \mips_cpu|dp|rf|Mux35~7_combout\);

-- Location: LCCOMB_X16_Y22_N28
\mips_cpu|dp|rf|Mux35~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~8_combout\ = (\mips_cpu|dp|rf|Mux35~7_combout\ & (((\mips_cpu|dp|rf|R31\(28))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))) # (!\mips_cpu|dp|rf|Mux35~7_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R27\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(28),
	datad => \mips_cpu|dp|rf|R31\(28),
	combout => \mips_cpu|dp|rf|Mux35~8_combout\);

-- Location: FF_X21_Y17_N13
\mips_cpu|dp|rf|R10[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(28));

-- Location: LCCOMB_X21_Y17_N12
\mips_cpu|dp|rf|Mux35~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R10\(28))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R8\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(28),
	datad => \mips_cpu|dp|rf|R8\(28),
	combout => \mips_cpu|dp|rf|Mux35~10_combout\);

-- Location: LCCOMB_X23_Y21_N8
\mips_cpu|dp|rf|Mux35~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux35~10_combout\ & (\mips_cpu|dp|rf|R11\(28))) # (!\mips_cpu|dp|rf|Mux35~10_combout\ & ((\mips_cpu|dp|rf|R9\(28)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux35~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R11\(28),
	datac => \mips_cpu|dp|rf|R9\(28),
	datad => \mips_cpu|dp|rf|Mux35~10_combout\,
	combout => \mips_cpu|dp|rf|Mux35~11_combout\);

-- Location: FF_X21_Y17_N7
\mips_cpu|dp|rf|R3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(28));

-- Location: FF_X16_Y17_N31
\mips_cpu|dp|rf|R6[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[28]~43_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(28));

-- Location: FF_X26_Y16_N25
\mips_cpu|dp|rf|R5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(28));

-- Location: LCCOMB_X26_Y16_N24
\mips_cpu|dp|rf|Mux35~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R5\(28)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(28) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R4\(28),
	datac => \mips_cpu|dp|rf|R5\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux35~12_combout\);

-- Location: LCCOMB_X16_Y17_N18
\mips_cpu|dp|rf|Mux35~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux35~12_combout\ & (\mips_cpu|dp|rf|R7\(28))) # (!\mips_cpu|dp|rf|Mux35~12_combout\ & ((\mips_cpu|dp|rf|R6\(28)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(28),
	datad => \mips_cpu|dp|rf|Mux35~12_combout\,
	combout => \mips_cpu|dp|rf|Mux35~13_combout\);

-- Location: LCCOMB_X17_Y14_N2
\mips_cpu|dp|rf|Mux35~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux35~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(28),
	combout => \mips_cpu|dp|rf|Mux35~14_combout\);

-- Location: LCCOMB_X21_Y17_N6
\mips_cpu|dp|rf|Mux35~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux35~14_combout\ & (\mips_cpu|dp|rf|R3\(28))) # (!\mips_cpu|dp|rf|Mux35~14_combout\ & ((\mips_cpu|dp|rf|R2\(28)))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux35~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|Mux35~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(28),
	datad => \mips_cpu|dp|rf|R2\(28),
	combout => \mips_cpu|dp|rf|Mux35~15_combout\);

-- Location: LCCOMB_X20_Y21_N10
\mips_cpu|dp|rf|Mux35~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux35~11_combout\) # ((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux35~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~11_combout\,
	datab => \mips_cpu|dp|rf|Mux35~15_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux35~16_combout\);

-- Location: LCCOMB_X21_Y22_N6
\mips_cpu|dp|rf|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(28))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(28),
	datad => \mips_cpu|dp|rf|R22\(28),
	combout => \mips_cpu|dp|rf|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y21_N18
\mips_cpu|dp|rf|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux3~0_combout\ & (\mips_cpu|dp|rf|R30\(28))) # (!\mips_cpu|dp|rf|Mux3~0_combout\ & ((\mips_cpu|dp|rf|R26\(28)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R30\(28),
	datac => \mips_cpu|dp|rf|R26\(28),
	datad => \mips_cpu|dp|rf|Mux3~0_combout\,
	combout => \mips_cpu|dp|rf|Mux3~1_combout\);

-- Location: LCCOMB_X15_Y12_N22
\mips_cpu|dp|rf|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(28)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R17\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(28),
	datad => \mips_cpu|dp|rf|R25\(28),
	combout => \mips_cpu|dp|rf|Mux3~2_combout\);

-- Location: LCCOMB_X16_Y12_N10
\mips_cpu|dp|rf|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~3_combout\ = (\mips_cpu|dp|rf|Mux3~2_combout\ & (((\mips_cpu|dp|rf|R29\(28))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux3~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R21\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(28),
	datad => \mips_cpu|dp|rf|R21\(28),
	combout => \mips_cpu|dp|rf|Mux3~3_combout\);

-- Location: LCCOMB_X21_Y16_N10
\mips_cpu|dp|rf|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(28)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(28) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(28),
	datac => \mips_cpu|dp|rf|R12\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux3~17_combout\);

-- Location: LCCOMB_X20_Y14_N16
\mips_cpu|dp|srcbmux|y[28]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[28]~10_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12) & \mips_cpu|c|md|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12),
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \mips_cpu|c|md|WideOr7~3_combout\,
	combout => \mips_cpu|dp|srcbmux|y[28]~10_combout\);

-- Location: LCCOMB_X20_Y21_N22
\mips_cpu|dp|alu|b2[28]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[28]~5_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[28]~10_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux3~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[28]~10_combout\,
	combout => \mips_cpu|dp|alu|b2[28]~5_combout\);

-- Location: FF_X24_Y17_N7
\mips_cpu|dp|rf|R9[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(27));

-- Location: LCCOMB_X24_Y17_N6
\mips_cpu|dp|rf|Mux36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R9\(27))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(27),
	datad => \mips_cpu|dp|rf|R8\(27),
	combout => \mips_cpu|dp|rf|Mux36~0_combout\);

-- Location: FF_X24_Y13_N1
\mips_cpu|dp|rf|R11[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(27));

-- Location: LCCOMB_X24_Y13_N0
\mips_cpu|dp|rf|Mux36~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~1_combout\ = (\mips_cpu|dp|rf|Mux36~0_combout\ & (((\mips_cpu|dp|rf|R11\(27))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux36~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R10\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R11\(27),
	datad => \mips_cpu|dp|rf|R10\(27),
	combout => \mips_cpu|dp|rf|Mux36~1_combout\);

-- Location: FF_X16_Y12_N29
\mips_cpu|dp|rf|R21[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(27));

-- Location: FF_X15_Y12_N17
\mips_cpu|dp|rf|R25[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(27));

-- Location: FF_X15_Y12_N27
\mips_cpu|dp|rf|R17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(27));

-- Location: LCCOMB_X15_Y12_N16
\mips_cpu|dp|rf|Mux36~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(27)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R25\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux36~2_combout\);

-- Location: FF_X16_Y12_N15
\mips_cpu|dp|rf|R29[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(27));

-- Location: LCCOMB_X16_Y12_N28
\mips_cpu|dp|rf|Mux36~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~3_combout\ = (\mips_cpu|dp|rf|Mux36~2_combout\ & (((\mips_cpu|dp|rf|R29\(27))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux36~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R21\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(27),
	datad => \mips_cpu|dp|rf|R29\(27),
	combout => \mips_cpu|dp|rf|Mux36~3_combout\);

-- Location: FF_X21_Y22_N1
\mips_cpu|dp|rf|R22[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(27));

-- Location: FF_X21_Y22_N19
\mips_cpu|dp|rf|R18[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(27));

-- Location: LCCOMB_X21_Y22_N0
\mips_cpu|dp|rf|Mux36~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(27)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(27) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(27),
	datac => \mips_cpu|dp|rf|R22\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux36~4_combout\);

-- Location: FF_X15_Y18_N27
\mips_cpu|dp|rf|R16[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(27));

-- Location: FF_X15_Y14_N27
\mips_cpu|dp|rf|R28[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(27));

-- Location: FF_X16_Y22_N11
\mips_cpu|dp|rf|R23[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(27));

-- Location: FF_X17_Y22_N17
\mips_cpu|dp|rf|R19[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(27));

-- Location: LCCOMB_X16_Y22_N10
\mips_cpu|dp|rf|Mux36~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(27)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(27) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux36~9_combout\);

-- Location: FF_X19_Y19_N9
\mips_cpu|dp|rf|R12[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[27]~47_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(27));

-- Location: LCCOMB_X15_Y12_N26
\mips_cpu|dp|rf|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(27)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(27) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux4~2_combout\);

-- Location: LCCOMB_X16_Y12_N14
\mips_cpu|dp|rf|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~3_combout\ = (\mips_cpu|dp|rf|Mux4~2_combout\ & (((\mips_cpu|dp|rf|R29\(27))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux4~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R21\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(27),
	datad => \mips_cpu|dp|rf|R21\(27),
	combout => \mips_cpu|dp|rf|Mux4~3_combout\);

-- Location: LCCOMB_X21_Y22_N18
\mips_cpu|dp|rf|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(27))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(27),
	datad => \mips_cpu|dp|rf|R22\(27),
	combout => \mips_cpu|dp|rf|Mux4~4_combout\);

-- Location: LCCOMB_X20_Y21_N2
\mips_cpu|dp|rf|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~5_combout\ = (\mips_cpu|dp|rf|Mux4~4_combout\ & (((\mips_cpu|dp|rf|R30\(27)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux4~4_combout\ & (\mips_cpu|dp|rf|R26\(27) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~4_combout\,
	datab => \mips_cpu|dp|rf|R26\(27),
	datac => \mips_cpu|dp|rf|R30\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux4~5_combout\);

-- Location: LCCOMB_X15_Y18_N26
\mips_cpu|dp|rf|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(27)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(27),
	datad => \mips_cpu|dp|rf|R24\(27),
	combout => \mips_cpu|dp|rf|Mux4~6_combout\);

-- Location: LCCOMB_X15_Y14_N26
\mips_cpu|dp|rf|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux4~6_combout\ & ((\mips_cpu|dp|rf|R28\(27)))) # (!\mips_cpu|dp|rf|Mux4~6_combout\ & (\mips_cpu|dp|rf|R20\(27))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(27),
	datac => \mips_cpu|dp|rf|R28\(27),
	datad => \mips_cpu|dp|rf|Mux4~6_combout\,
	combout => \mips_cpu|dp|rf|Mux4~7_combout\);

-- Location: LCCOMB_X21_Y14_N16
\mips_cpu|dp|rf|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux4~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & \mips_cpu|dp|rf|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux4~7_combout\,
	combout => \mips_cpu|dp|rf|Mux4~8_combout\);

-- Location: LCCOMB_X17_Y22_N16
\mips_cpu|dp|rf|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(27))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux4~9_combout\);

-- Location: LCCOMB_X17_Y22_N10
\mips_cpu|dp|rf|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux4~9_combout\ & ((\mips_cpu|dp|rf|R31\(27)))) # (!\mips_cpu|dp|rf|Mux4~9_combout\ & (\mips_cpu|dp|rf|R27\(27))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R31\(27),
	datad => \mips_cpu|dp|rf|Mux4~9_combout\,
	combout => \mips_cpu|dp|rf|Mux4~10_combout\);

-- Location: LCCOMB_X21_Y14_N26
\mips_cpu|dp|rf|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux4~8_combout\ & ((\mips_cpu|dp|rf|Mux4~10_combout\))) # (!\mips_cpu|dp|rf|Mux4~8_combout\ & (\mips_cpu|dp|rf|Mux4~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux4~3_combout\,
	datac => \mips_cpu|dp|rf|Mux4~10_combout\,
	datad => \mips_cpu|dp|rf|Mux4~8_combout\,
	combout => \mips_cpu|dp|rf|Mux4~11_combout\);

-- Location: LCCOMB_X24_Y16_N6
\mips_cpu|dp|rf|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R14\(27))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R12\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R14\(27),
	datad => \mips_cpu|dp|rf|R12\(27),
	combout => \mips_cpu|dp|rf|Mux4~17_combout\);

-- Location: FF_X14_Y15_N1
\mips_cpu|dp|rf|R26[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(26));

-- Location: FF_X15_Y15_N9
\mips_cpu|dp|rf|R22[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(26));

-- Location: FF_X16_Y15_N17
\mips_cpu|dp|rf|R18[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(26));

-- Location: LCCOMB_X15_Y15_N8
\mips_cpu|dp|rf|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(26)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R18\(26),
	datac => \mips_cpu|dp|rf|R22\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux37~0_combout\);

-- Location: FF_X16_Y15_N27
\mips_cpu|dp|rf|R30[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(26));

-- Location: LCCOMB_X16_Y15_N26
\mips_cpu|dp|rf|Mux37~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux37~0_combout\ & ((\mips_cpu|dp|rf|R30\(26)))) # (!\mips_cpu|dp|rf|Mux37~0_combout\ & (\mips_cpu|dp|rf|R26\(26))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R26\(26),
	datac => \mips_cpu|dp|rf|R30\(26),
	datad => \mips_cpu|dp|rf|Mux37~0_combout\,
	combout => \mips_cpu|dp|rf|Mux37~1_combout\);

-- Location: FF_X27_Y15_N9
\mips_cpu|dp|rf|R25[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(26));

-- Location: FF_X27_Y15_N19
\mips_cpu|dp|rf|R17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(26));

-- Location: LCCOMB_X27_Y15_N8
\mips_cpu|dp|rf|Mux37~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(26)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(26),
	datac => \mips_cpu|dp|rf|R25\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux37~2_combout\);

-- Location: LCCOMB_X16_Y12_N0
\mips_cpu|dp|rf|Mux37~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~3_combout\ = (\mips_cpu|dp|rf|Mux37~2_combout\ & (((\mips_cpu|dp|rf|R29\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux37~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R21\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(26),
	datad => \mips_cpu|dp|rf|R29\(26),
	combout => \mips_cpu|dp|rf|Mux37~3_combout\);

-- Location: FF_X15_Y14_N5
\mips_cpu|dp|rf|R20[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(26));

-- Location: LCCOMB_X15_Y18_N20
\mips_cpu|dp|rf|Mux37~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(26)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux37~4_combout\);

-- Location: LCCOMB_X15_Y14_N4
\mips_cpu|dp|rf|Mux37~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~5_combout\ = (\mips_cpu|dp|rf|Mux37~4_combout\ & ((\mips_cpu|dp|rf|R28\(26)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux37~4_combout\ & (((\mips_cpu|dp|rf|R20\(26) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~4_combout\,
	datab => \mips_cpu|dp|rf|R28\(26),
	datac => \mips_cpu|dp|rf|R20\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux37~5_combout\);

-- Location: LCCOMB_X16_Y15_N12
\mips_cpu|dp|rf|Mux37~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux37~3_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux37~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux37~3_combout\,
	datad => \mips_cpu|dp|rf|Mux37~5_combout\,
	combout => \mips_cpu|dp|rf|Mux37~6_combout\);

-- Location: FF_X21_Y13_N9
\mips_cpu|dp|rf|R23[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(26));

-- Location: FF_X21_Y13_N19
\mips_cpu|dp|rf|R19[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(26));

-- Location: LCCOMB_X21_Y13_N8
\mips_cpu|dp|rf|Mux37~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(26)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(26) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(26),
	datac => \mips_cpu|dp|rf|R23\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux37~7_combout\);

-- Location: LCCOMB_X14_Y17_N24
\mips_cpu|dp|rf|Mux37~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux37~7_combout\ & (\mips_cpu|dp|rf|R31\(26))) # (!\mips_cpu|dp|rf|Mux37~7_combout\ & ((\mips_cpu|dp|rf|R27\(26)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(26),
	datad => \mips_cpu|dp|rf|Mux37~7_combout\,
	combout => \mips_cpu|dp|rf|Mux37~8_combout\);

-- Location: LCCOMB_X16_Y15_N22
\mips_cpu|dp|rf|Mux37~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux37~6_combout\ & (\mips_cpu|dp|rf|Mux37~8_combout\)) # (!\mips_cpu|dp|rf|Mux37~6_combout\ & ((\mips_cpu|dp|rf|Mux37~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux37~8_combout\,
	datac => \mips_cpu|dp|rf|Mux37~1_combout\,
	datad => \mips_cpu|dp|rf|Mux37~6_combout\,
	combout => \mips_cpu|dp|rf|Mux37~9_combout\);

-- Location: FF_X24_Y21_N13
\mips_cpu|dp|rf|R10[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(26));

-- Location: LCCOMB_X24_Y21_N12
\mips_cpu|dp|rf|Mux37~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R10\(26)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(26) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux37~10_combout\);

-- Location: LCCOMB_X23_Y21_N12
\mips_cpu|dp|rf|Mux37~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~11_combout\ = (\mips_cpu|dp|rf|Mux37~10_combout\ & ((\mips_cpu|dp|rf|R11\(26)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux37~10_combout\ & (((\mips_cpu|dp|rf|R9\(26) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(26),
	datab => \mips_cpu|dp|rf|Mux37~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux37~11_combout\);

-- Location: FF_X23_Y12_N7
\mips_cpu|dp|rf|R3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(26));

-- Location: FF_X14_Y14_N11
\mips_cpu|dp|rf|R1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[26]~51_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(26));

-- Location: LCCOMB_X17_Y15_N18
\mips_cpu|dp|rf|Mux37~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|R5\(26))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R4\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R5\(26),
	datad => \mips_cpu|dp|rf|R4\(26),
	combout => \mips_cpu|dp|rf|Mux37~12_combout\);

-- Location: LCCOMB_X17_Y14_N30
\mips_cpu|dp|rf|Mux37~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~13_combout\ = (\mips_cpu|dp|rf|Mux37~12_combout\ & (((\mips_cpu|dp|rf|R7\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux37~12_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R6\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~12_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(26),
	datad => \mips_cpu|dp|rf|R7\(26),
	combout => \mips_cpu|dp|rf|Mux37~13_combout\);

-- Location: LCCOMB_X17_Y14_N18
\mips_cpu|dp|rf|Mux37~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux37~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(26),
	combout => \mips_cpu|dp|rf|Mux37~14_combout\);

-- Location: LCCOMB_X23_Y12_N6
\mips_cpu|dp|rf|Mux37~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux37~14_combout\ & ((\mips_cpu|dp|rf|R3\(26)))) # (!\mips_cpu|dp|rf|Mux37~14_combout\ & (\mips_cpu|dp|rf|R2\(26))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(26),
	datac => \mips_cpu|dp|rf|R3\(26),
	datad => \mips_cpu|dp|rf|Mux37~14_combout\,
	combout => \mips_cpu|dp|rf|Mux37~15_combout\);

-- Location: LCCOMB_X16_Y15_N0
\mips_cpu|dp|rf|Mux37~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux37~11_combout\) # ((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux37~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~11_combout\,
	datab => \mips_cpu|dp|rf|Mux37~15_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux37~16_combout\);

-- Location: LCCOMB_X21_Y16_N20
\mips_cpu|dp|rf|Mux37~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(26)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(26) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R12\(26),
	datac => \mips_cpu|dp|rf|R13\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux37~17_combout\);

-- Location: LCCOMB_X24_Y16_N16
\mips_cpu|dp|rf|Mux37~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux37~17_combout\ & ((\mips_cpu|dp|rf|R15\(26)))) # (!\mips_cpu|dp|rf|Mux37~17_combout\ & (\mips_cpu|dp|rf|R14\(26))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux37~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux37~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(26),
	datad => \mips_cpu|dp|rf|R15\(26),
	combout => \mips_cpu|dp|rf|Mux37~18_combout\);

-- Location: LCCOMB_X16_Y15_N10
\mips_cpu|dp|rf|Mux37~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~19_combout\ = (\mips_cpu|dp|rf|Mux37~16_combout\ & (((\mips_cpu|dp|rf|Mux37~18_combout\) # (!\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux37~16_combout\ & (\mips_cpu|dp|rf|Mux37~9_combout\ & 
-- ((\mips_cpu|dp|rf|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~9_combout\,
	datab => \mips_cpu|dp|rf|Mux37~16_combout\,
	datac => \mips_cpu|dp|rf|Mux37~18_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux37~19_combout\);

-- Location: LCCOMB_X16_Y15_N16
\mips_cpu|dp|rf|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(26))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(26),
	datad => \mips_cpu|dp|rf|R22\(26),
	combout => \mips_cpu|dp|rf|Mux5~0_combout\);

-- Location: LCCOMB_X14_Y15_N0
\mips_cpu|dp|rf|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux5~0_combout\ & (\mips_cpu|dp|rf|R30\(26))) # (!\mips_cpu|dp|rf|Mux5~0_combout\ & ((\mips_cpu|dp|rf|R26\(26)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R26\(26),
	datad => \mips_cpu|dp|rf|Mux5~0_combout\,
	combout => \mips_cpu|dp|rf|Mux5~1_combout\);

-- Location: LCCOMB_X27_Y15_N18
\mips_cpu|dp|rf|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(26)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(26) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(26),
	datac => \mips_cpu|dp|rf|R17\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux5~2_combout\);

-- Location: LCCOMB_X21_Y13_N18
\mips_cpu|dp|rf|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(26),
	datac => \mips_cpu|dp|rf|R19\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux5~7_combout\);

-- Location: LCCOMB_X17_Y18_N4
\mips_cpu|dp|srcbmux|y[26]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[26]~13_combout\ = (\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10),
	combout => \mips_cpu|dp|srcbmux|y[26]~13_combout\);

-- Location: FF_X20_Y13_N11
\mips_cpu|dp|rf|R30[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(25));

-- Location: LCCOMB_X15_Y18_N0
\mips_cpu|dp|rf|Mux38~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(25)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(25),
	datac => \mips_cpu|dp|rf|R24\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux38~6_combout\);

-- Location: LCCOMB_X15_Y14_N24
\mips_cpu|dp|rf|Mux38~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux38~6_combout\ & ((\mips_cpu|dp|rf|R28\(25)))) # (!\mips_cpu|dp|rf|Mux38~6_combout\ & (\mips_cpu|dp|rf|R20\(25))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|Mux38~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|Mux38~6_combout\,
	datac => \mips_cpu|dp|rf|R20\(25),
	datad => \mips_cpu|dp|rf|R28\(25),
	combout => \mips_cpu|dp|rf|Mux38~7_combout\);

-- Location: FF_X21_Y13_N13
\mips_cpu|dp|rf|R23[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(25));

-- Location: LCCOMB_X21_Y13_N12
\mips_cpu|dp|rf|Mux38~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R23\(25)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux38~9_combout\);

-- Location: FF_X14_Y17_N31
\mips_cpu|dp|rf|R31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[25]~55_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(25));

-- Location: LCCOMB_X20_Y13_N6
\mips_cpu|dp|rf|Mux38~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~10_combout\ = (\mips_cpu|dp|rf|Mux38~9_combout\ & ((\mips_cpu|dp|rf|R31\(25)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux38~9_combout\ & (((\mips_cpu|dp|rf|R27\(25) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(25),
	datab => \mips_cpu|dp|rf|Mux38~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux38~10_combout\);

-- Location: FF_X23_Y13_N15
\mips_cpu|dp|rf|R6[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(25));

-- Location: FF_X17_Y15_N23
\mips_cpu|dp|rf|R4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(25));

-- Location: LCCOMB_X23_Y13_N14
\mips_cpu|dp|rf|Mux38~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(25)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(25) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(25),
	datac => \mips_cpu|dp|rf|R6\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux38~12_combout\);

-- Location: FF_X21_Y16_N17
\mips_cpu|dp|rf|R13[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(25));

-- Location: FF_X24_Y16_N27
\mips_cpu|dp|rf|R14[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(25));

-- Location: FF_X21_Y16_N19
\mips_cpu|dp|rf|R12[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(25));

-- Location: LCCOMB_X24_Y16_N26
\mips_cpu|dp|rf|Mux38~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R14\(25)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(25) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R12\(25),
	datac => \mips_cpu|dp|rf|R14\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux38~17_combout\);

-- Location: FF_X22_Y16_N1
\mips_cpu|dp|rf|R15[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(25));

-- Location: LCCOMB_X21_Y16_N16
\mips_cpu|dp|rf|Mux38~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux38~17_combout\ & (\mips_cpu|dp|rf|R15\(25))) # (!\mips_cpu|dp|rf|Mux38~17_combout\ & ((\mips_cpu|dp|rf|R13\(25)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R15\(25),
	datac => \mips_cpu|dp|rf|R13\(25),
	datad => \mips_cpu|dp|rf|Mux38~17_combout\,
	combout => \mips_cpu|dp|rf|Mux38~18_combout\);

-- Location: LCCOMB_X17_Y13_N2
\mips_cpu|dp|rf|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(25))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(25),
	datac => \mips_cpu|dp|rf|R18\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux6~4_combout\);

-- Location: LCCOMB_X20_Y13_N10
\mips_cpu|dp|rf|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~5_combout\ = (\mips_cpu|dp|rf|Mux6~4_combout\ & (((\mips_cpu|dp|rf|R30\(25)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux6~4_combout\ & (\mips_cpu|dp|rf|R26\(25) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(25),
	datab => \mips_cpu|dp|rf|Mux6~4_combout\,
	datac => \mips_cpu|dp|rf|R30\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux6~5_combout\);

-- Location: LCCOMB_X17_Y15_N22
\mips_cpu|dp|rf|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(25))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux6~12_combout\);

-- Location: LCCOMB_X17_Y16_N18
\mips_cpu|dp|rf|Mux6~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~13_combout\ = (\mips_cpu|dp|rf|Mux6~12_combout\ & (((\mips_cpu|dp|rf|R7\(25)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux6~12_combout\ & (\mips_cpu|dp|rf|R5\(25) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(25),
	datab => \mips_cpu|dp|rf|Mux6~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux6~13_combout\);

-- Location: LCCOMB_X19_Y17_N10
\mips_cpu|dp|rf|Mux6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux6~13_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(25))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(25),
	datad => \mips_cpu|dp|rf|Mux6~13_combout\,
	combout => \mips_cpu|dp|rf|Mux6~14_combout\);

-- Location: LCCOMB_X21_Y16_N18
\mips_cpu|dp|rf|Mux6~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R14\(25))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R12\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(25),
	datad => \mips_cpu|dp|rf|R14\(25),
	combout => \mips_cpu|dp|rf|Mux6~17_combout\);

-- Location: LCCOMB_X22_Y16_N0
\mips_cpu|dp|rf|Mux6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~18_combout\ = (\mips_cpu|dp|rf|Mux6~17_combout\ & (((\mips_cpu|dp|rf|R15\(25)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux6~17_combout\ & (\mips_cpu|dp|rf|R13\(25) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(25),
	datab => \mips_cpu|dp|rf|Mux6~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux6~18_combout\);

-- Location: LCCOMB_X19_Y17_N20
\mips_cpu|dp|alu|b2[25]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[25]~8_combout\ = \mips_cpu|dp|srcbmux|y[25]~16_combout\ $ (\mips_cpu|c|ad|Mux0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[25]~16_combout\,
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[25]~8_combout\);

-- Location: FF_X20_Y13_N23
\mips_cpu|dp|rf|R26[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(24));

-- Location: FF_X17_Y13_N5
\mips_cpu|dp|rf|R22[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(24));

-- Location: FF_X17_Y13_N7
\mips_cpu|dp|rf|R18[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(24));

-- Location: LCCOMB_X17_Y13_N4
\mips_cpu|dp|rf|Mux39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R22\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R18\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(24),
	datad => \mips_cpu|dp|rf|R18\(24),
	combout => \mips_cpu|dp|rf|Mux39~0_combout\);

-- Location: FF_X20_Y13_N17
\mips_cpu|dp|rf|R30[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(24));

-- Location: LCCOMB_X20_Y13_N16
\mips_cpu|dp|rf|Mux39~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux39~0_combout\ & ((\mips_cpu|dp|rf|R30\(24)))) # (!\mips_cpu|dp|rf|Mux39~0_combout\ & (\mips_cpu|dp|rf|R26\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R30\(24),
	datad => \mips_cpu|dp|rf|Mux39~0_combout\,
	combout => \mips_cpu|dp|rf|Mux39~1_combout\);

-- Location: FF_X24_Y18_N31
\mips_cpu|dp|rf|R21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(24));

-- Location: LCCOMB_X27_Y15_N16
\mips_cpu|dp|rf|Mux39~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(24),
	datad => \mips_cpu|dp|rf|R17\(24),
	combout => \mips_cpu|dp|rf|Mux39~2_combout\);

-- Location: LCCOMB_X24_Y18_N30
\mips_cpu|dp|rf|Mux39~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~3_combout\ = (\mips_cpu|dp|rf|Mux39~2_combout\ & (((\mips_cpu|dp|rf|R29\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux39~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R21\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(24),
	datad => \mips_cpu|dp|rf|R29\(24),
	combout => \mips_cpu|dp|rf|Mux39~3_combout\);

-- Location: LCCOMB_X15_Y11_N0
\mips_cpu|dp|rf|Mux39~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((\mips_cpu|dp|rf|R24\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R16\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(24),
	datad => \mips_cpu|dp|rf|R16\(24),
	combout => \mips_cpu|dp|rf|Mux39~4_combout\);

-- Location: LCCOMB_X15_Y14_N28
\mips_cpu|dp|rf|Mux39~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~5_combout\ = (\mips_cpu|dp|rf|Mux39~4_combout\ & (((\mips_cpu|dp|rf|R28\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux39~4_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~4_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(24),
	datad => \mips_cpu|dp|rf|R28\(24),
	combout => \mips_cpu|dp|rf|Mux39~5_combout\);

-- Location: LCCOMB_X20_Y13_N26
\mips_cpu|dp|rf|Mux39~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux39~3_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux39~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux39~6_combout\);

-- Location: LCCOMB_X21_Y13_N16
\mips_cpu|dp|rf|Mux39~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R23\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R19\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(24),
	datad => \mips_cpu|dp|rf|R19\(24),
	combout => \mips_cpu|dp|rf|Mux39~7_combout\);

-- Location: LCCOMB_X22_Y13_N10
\mips_cpu|dp|rf|Mux39~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~8_combout\ = (\mips_cpu|dp|rf|Mux39~7_combout\ & (((\mips_cpu|dp|rf|R31\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))) # (!\mips_cpu|dp|rf|Mux39~7_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R27\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R31\(24),
	datad => \mips_cpu|dp|rf|R27\(24),
	combout => \mips_cpu|dp|rf|Mux39~8_combout\);

-- Location: LCCOMB_X20_Y13_N28
\mips_cpu|dp|rf|Mux39~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~9_combout\ = (\mips_cpu|dp|rf|Mux39~6_combout\ & (((\mips_cpu|dp|rf|Mux39~8_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux39~6_combout\ & (\mips_cpu|dp|rf|Mux39~1_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~6_combout\,
	datab => \mips_cpu|dp|rf|Mux39~1_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux39~8_combout\,
	combout => \mips_cpu|dp|rf|Mux39~9_combout\);

-- Location: FF_X24_Y18_N25
\mips_cpu|dp|rf|R10[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(24));

-- Location: FF_X24_Y21_N11
\mips_cpu|dp|rf|R8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(24));

-- Location: LCCOMB_X24_Y18_N24
\mips_cpu|dp|rf|Mux39~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R10\(24)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(24) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R8\(24),
	datac => \mips_cpu|dp|rf|R10\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux39~10_combout\);

-- Location: LCCOMB_X24_Y11_N24
\mips_cpu|dp|rf|Mux39~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux39~10_combout\ & (\mips_cpu|dp|rf|R11\(24))) # (!\mips_cpu|dp|rf|Mux39~10_combout\ & ((\mips_cpu|dp|rf|R9\(24)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(24),
	datad => \mips_cpu|dp|rf|Mux39~10_combout\,
	combout => \mips_cpu|dp|rf|Mux39~11_combout\);

-- Location: FF_X17_Y16_N15
\mips_cpu|dp|rf|R5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(24));

-- Location: LCCOMB_X17_Y16_N14
\mips_cpu|dp|rf|Mux39~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R5\(24)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(24) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux39~12_combout\);

-- Location: LCCOMB_X27_Y16_N24
\mips_cpu|dp|rf|Mux39~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux39~12_combout\ & (\mips_cpu|dp|rf|R7\(24))) # (!\mips_cpu|dp|rf|Mux39~12_combout\ & ((\mips_cpu|dp|rf|R6\(24)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(24),
	datad => \mips_cpu|dp|rf|Mux39~12_combout\,
	combout => \mips_cpu|dp|rf|Mux39~13_combout\);

-- Location: FF_X21_Y16_N23
\mips_cpu|dp|rf|R12[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(24));

-- Location: FF_X15_Y17_N17
\mips_cpu|dp|rf|R15[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[24]~59_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(24));

-- Location: LCCOMB_X17_Y13_N6
\mips_cpu|dp|rf|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(24),
	datac => \mips_cpu|dp|rf|R18\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux7~0_combout\);

-- Location: LCCOMB_X20_Y13_N22
\mips_cpu|dp|rf|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux7~0_combout\ & (\mips_cpu|dp|rf|R30\(24))) # (!\mips_cpu|dp|rf|Mux7~0_combout\ & ((\mips_cpu|dp|rf|R26\(24)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R26\(24),
	datad => \mips_cpu|dp|rf|Mux7~0_combout\,
	combout => \mips_cpu|dp|rf|Mux7~1_combout\);

-- Location: LCCOMB_X24_Y21_N10
\mips_cpu|dp|rf|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux7~10_combout\);

-- Location: LCCOMB_X21_Y16_N22
\mips_cpu|dp|rf|Mux7~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(24)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R12\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(24),
	datad => \mips_cpu|dp|rf|R13\(24),
	combout => \mips_cpu|dp|rf|Mux7~17_combout\);

-- Location: LCCOMB_X24_Y16_N20
\mips_cpu|dp|rf|Mux7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux7~17_combout\ & (\mips_cpu|dp|rf|R15\(24))) # (!\mips_cpu|dp|rf|Mux7~17_combout\ & ((\mips_cpu|dp|rf|R14\(24)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R15\(24),
	datac => \mips_cpu|dp|rf|R14\(24),
	datad => \mips_cpu|dp|rf|Mux7~17_combout\,
	combout => \mips_cpu|dp|rf|Mux7~18_combout\);

-- Location: LCCOMB_X16_Y14_N16
\mips_cpu|dp|alu|b2[24]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[24]~9_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[24]~17_combout\) # ((\mips_cpu|dp|rf|Mux7~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~19_combout\,
	datac => \mips_cpu|dp|srcbmux|y[24]~17_combout\,
	datad => \mips_cpu|c|md|WideOr7~3_combout\,
	combout => \mips_cpu|dp|alu|b2[24]~9_combout\);

-- Location: FF_X27_Y13_N11
\mips_cpu|dp|rf|R21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(23));

-- Location: FF_X27_Y15_N21
\mips_cpu|dp|rf|R25[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(23));

-- Location: FF_X27_Y15_N23
\mips_cpu|dp|rf|R17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(23));

-- Location: LCCOMB_X27_Y15_N20
\mips_cpu|dp|rf|Mux40~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(23)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(23) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux40~2_combout\);

-- Location: FF_X27_Y11_N5
\mips_cpu|dp|rf|R29[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(23));

-- Location: LCCOMB_X27_Y11_N4
\mips_cpu|dp|rf|Mux40~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux40~2_combout\ & ((\mips_cpu|dp|rf|R29\(23)))) # (!\mips_cpu|dp|rf|Mux40~2_combout\ & (\mips_cpu|dp|rf|R21\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R29\(23),
	datad => \mips_cpu|dp|rf|Mux40~2_combout\,
	combout => \mips_cpu|dp|rf|Mux40~3_combout\);

-- Location: LCCOMB_X17_Y13_N16
\mips_cpu|dp|rf|Mux40~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(23)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(23) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(23),
	datac => \mips_cpu|dp|rf|R22\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux40~4_combout\);

-- Location: LCCOMB_X16_Y13_N8
\mips_cpu|dp|rf|Mux40~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux40~4_combout\ & (\mips_cpu|dp|rf|R30\(23))) # (!\mips_cpu|dp|rf|Mux40~4_combout\ & ((\mips_cpu|dp|rf|R26\(23)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R30\(23),
	datac => \mips_cpu|dp|rf|R26\(23),
	datad => \mips_cpu|dp|rf|Mux40~4_combout\,
	combout => \mips_cpu|dp|rf|Mux40~5_combout\);

-- Location: FF_X15_Y11_N29
\mips_cpu|dp|rf|R24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(23));

-- Location: FF_X15_Y11_N23
\mips_cpu|dp|rf|R16[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(23));

-- Location: LCCOMB_X15_Y11_N28
\mips_cpu|dp|rf|Mux40~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(23)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux40~6_combout\);

-- Location: FF_X24_Y15_N23
\mips_cpu|dp|rf|R1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(23));

-- Location: FF_X26_Y16_N3
\mips_cpu|dp|rf|R5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(23));

-- Location: FF_X26_Y15_N1
\mips_cpu|dp|rf|R6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(23));

-- Location: FF_X26_Y15_N19
\mips_cpu|dp|rf|R4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(23));

-- Location: LCCOMB_X26_Y15_N0
\mips_cpu|dp|rf|Mux40~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(23)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(23) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(23),
	datac => \mips_cpu|dp|rf|R6\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux40~12_combout\);

-- Location: FF_X24_Y19_N25
\mips_cpu|dp|rf|R7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(23));

-- Location: LCCOMB_X26_Y16_N2
\mips_cpu|dp|rf|Mux40~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux40~12_combout\ & (\mips_cpu|dp|rf|R7\(23))) # (!\mips_cpu|dp|rf|Mux40~12_combout\ & ((\mips_cpu|dp|rf|R5\(23)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R7\(23),
	datac => \mips_cpu|dp|rf|R5\(23),
	datad => \mips_cpu|dp|rf|Mux40~12_combout\,
	combout => \mips_cpu|dp|rf|Mux40~13_combout\);

-- Location: LCCOMB_X27_Y16_N28
\mips_cpu|dp|rf|Mux40~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux40~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(23) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(23),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux40~13_combout\,
	combout => \mips_cpu|dp|rf|Mux40~14_combout\);

-- Location: LCCOMB_X21_Y17_N14
\mips_cpu|dp|rf|Mux40~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux40~14_combout\ & (\mips_cpu|dp|rf|R3\(23))) # (!\mips_cpu|dp|rf|Mux40~14_combout\ & ((\mips_cpu|dp|rf|R2\(23)))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux40~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|Mux40~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(23),
	datad => \mips_cpu|dp|rf|R2\(23),
	combout => \mips_cpu|dp|rf|Mux40~15_combout\);

-- Location: LCCOMB_X24_Y16_N30
\mips_cpu|dp|rf|Mux40~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R14\(23)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(23) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R12\(23),
	datac => \mips_cpu|dp|rf|R14\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux40~17_combout\);

-- Location: FF_X15_Y17_N27
\mips_cpu|dp|rf|R15[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[23]~63_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(23));

-- Location: LCCOMB_X23_Y13_N22
\mips_cpu|dp|rf|Mux40~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux40~17_combout\ & (\mips_cpu|dp|rf|R15\(23))) # (!\mips_cpu|dp|rf|Mux40~17_combout\ & ((\mips_cpu|dp|rf|R13\(23)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(23),
	datad => \mips_cpu|dp|rf|Mux40~17_combout\,
	combout => \mips_cpu|dp|rf|Mux40~18_combout\);

-- Location: LCCOMB_X27_Y15_N22
\mips_cpu|dp|rf|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(23)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(23) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(23),
	datac => \mips_cpu|dp|rf|R17\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux8~2_combout\);

-- Location: LCCOMB_X27_Y13_N10
\mips_cpu|dp|rf|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~3_combout\ = (\mips_cpu|dp|rf|Mux8~2_combout\ & ((\mips_cpu|dp|rf|R29\(23)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux8~2_combout\ & (((\mips_cpu|dp|rf|R21\(23) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(23),
	datab => \mips_cpu|dp|rf|Mux8~2_combout\,
	datac => \mips_cpu|dp|rf|R21\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux8~3_combout\);

-- Location: LCCOMB_X15_Y11_N22
\mips_cpu|dp|rf|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(23)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(23),
	datad => \mips_cpu|dp|rf|R24\(23),
	combout => \mips_cpu|dp|rf|Mux8~6_combout\);

-- Location: LCCOMB_X15_Y14_N10
\mips_cpu|dp|rf|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~7_combout\ = (\mips_cpu|dp|rf|Mux8~6_combout\ & (((\mips_cpu|dp|rf|R28\(23)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux8~6_combout\ & (\mips_cpu|dp|rf|R20\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(23),
	datac => \mips_cpu|dp|rf|R28\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux8~7_combout\);

-- Location: LCCOMB_X26_Y15_N18
\mips_cpu|dp|rf|Mux8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R6\(23)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(23),
	datad => \mips_cpu|dp|rf|R6\(23),
	combout => \mips_cpu|dp|rf|Mux8~12_combout\);

-- Location: LCCOMB_X24_Y19_N24
\mips_cpu|dp|rf|Mux8~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux8~12_combout\ & ((\mips_cpu|dp|rf|R7\(23)))) # (!\mips_cpu|dp|rf|Mux8~12_combout\ & (\mips_cpu|dp|rf|R5\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R7\(23),
	datad => \mips_cpu|dp|rf|Mux8~12_combout\,
	combout => \mips_cpu|dp|rf|Mux8~13_combout\);

-- Location: LCCOMB_X24_Y15_N22
\mips_cpu|dp|rf|Mux8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|Mux8~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~3_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux16~3_combout\ & (\mips_cpu|dp|rf|R1\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~4_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(23),
	datad => \mips_cpu|dp|rf|Mux8~13_combout\,
	combout => \mips_cpu|dp|rf|Mux8~14_combout\);

-- Location: LCCOMB_X17_Y15_N26
\mips_cpu|dp|srcbmux|y[23]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[23]~18_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) & \mips_cpu|c|md|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[23]~18_combout\);

-- Location: LCCOMB_X17_Y13_N20
\mips_cpu|dp|rf|Mux41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(22)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux41~0_combout\);

-- Location: LCCOMB_X16_Y13_N14
\mips_cpu|dp|rf|Mux41~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~1_combout\ = (\mips_cpu|dp|rf|Mux41~0_combout\ & (((\mips_cpu|dp|rf|R30\(22)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux41~0_combout\ & (\mips_cpu|dp|rf|R26\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~0_combout\,
	datab => \mips_cpu|dp|rf|R26\(22),
	datac => \mips_cpu|dp|rf|R30\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux41~1_combout\);

-- Location: FF_X27_Y13_N5
\mips_cpu|dp|rf|R21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(22));

-- Location: FF_X27_Y15_N1
\mips_cpu|dp|rf|R25[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(22));

-- Location: FF_X27_Y15_N27
\mips_cpu|dp|rf|R17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(22));

-- Location: LCCOMB_X27_Y15_N0
\mips_cpu|dp|rf|Mux41~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(22)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(22) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux41~2_combout\);

-- Location: FF_X27_Y11_N31
\mips_cpu|dp|rf|R29[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(22));

-- Location: LCCOMB_X27_Y13_N4
\mips_cpu|dp|rf|Mux41~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~3_combout\ = (\mips_cpu|dp|rf|Mux41~2_combout\ & (((\mips_cpu|dp|rf|R29\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux41~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R21\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(22),
	datad => \mips_cpu|dp|rf|R29\(22),
	combout => \mips_cpu|dp|rf|Mux41~3_combout\);

-- Location: FF_X15_Y14_N13
\mips_cpu|dp|rf|R20[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(22));

-- Location: FF_X15_Y11_N25
\mips_cpu|dp|rf|R24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(22));

-- Location: FF_X15_Y11_N19
\mips_cpu|dp|rf|R16[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(22));

-- Location: LCCOMB_X15_Y11_N24
\mips_cpu|dp|rf|Mux41~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(22)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(22),
	datac => \mips_cpu|dp|rf|R24\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux41~4_combout\);

-- Location: FF_X15_Y14_N31
\mips_cpu|dp|rf|R28[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(22));

-- Location: LCCOMB_X15_Y14_N12
\mips_cpu|dp|rf|Mux41~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux41~4_combout\ & (\mips_cpu|dp|rf|R28\(22))) # (!\mips_cpu|dp|rf|Mux41~4_combout\ & ((\mips_cpu|dp|rf|R20\(22)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(22),
	datad => \mips_cpu|dp|rf|Mux41~4_combout\,
	combout => \mips_cpu|dp|rf|Mux41~5_combout\);

-- Location: LCCOMB_X23_Y13_N18
\mips_cpu|dp|rf|Mux41~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux41~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux41~5_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux41~5_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux41~6_combout\);

-- Location: LCCOMB_X21_Y13_N24
\mips_cpu|dp|rf|Mux41~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R23\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R19\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(22),
	datad => \mips_cpu|dp|rf|R19\(22),
	combout => \mips_cpu|dp|rf|Mux41~7_combout\);

-- Location: LCCOMB_X22_Y13_N8
\mips_cpu|dp|rf|Mux41~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux41~7_combout\ & (\mips_cpu|dp|rf|R31\(22))) # (!\mips_cpu|dp|rf|Mux41~7_combout\ & ((\mips_cpu|dp|rf|R27\(22)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(22),
	datad => \mips_cpu|dp|rf|Mux41~7_combout\,
	combout => \mips_cpu|dp|rf|Mux41~8_combout\);

-- Location: LCCOMB_X23_Y13_N12
\mips_cpu|dp|rf|Mux41~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux41~6_combout\ & (\mips_cpu|dp|rf|Mux41~8_combout\)) # (!\mips_cpu|dp|rf|Mux41~6_combout\ & ((\mips_cpu|dp|rf|Mux41~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux41~1_combout\,
	datad => \mips_cpu|dp|rf|Mux41~6_combout\,
	combout => \mips_cpu|dp|rf|Mux41~9_combout\);

-- Location: FF_X24_Y15_N25
\mips_cpu|dp|rf|R2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(22));

-- Location: FF_X27_Y16_N7
\mips_cpu|dp|rf|R6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(22));

-- Location: FF_X26_Y16_N13
\mips_cpu|dp|rf|R5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(22));

-- Location: FF_X26_Y15_N5
\mips_cpu|dp|rf|R4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(22));

-- Location: LCCOMB_X26_Y16_N12
\mips_cpu|dp|rf|Mux41~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|R5\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R4\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R5\(22),
	datad => \mips_cpu|dp|rf|R4\(22),
	combout => \mips_cpu|dp|rf|Mux41~12_combout\);

-- Location: FF_X27_Y16_N9
\mips_cpu|dp|rf|R7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(22));

-- Location: LCCOMB_X27_Y16_N6
\mips_cpu|dp|rf|Mux41~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux41~12_combout\ & (\mips_cpu|dp|rf|R7\(22))) # (!\mips_cpu|dp|rf|Mux41~12_combout\ & ((\mips_cpu|dp|rf|R6\(22)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R7\(22),
	datac => \mips_cpu|dp|rf|R6\(22),
	datad => \mips_cpu|dp|rf|Mux41~12_combout\,
	combout => \mips_cpu|dp|rf|Mux41~13_combout\);

-- Location: LCCOMB_X27_Y15_N26
\mips_cpu|dp|rf|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(22)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(22) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(22),
	datac => \mips_cpu|dp|rf|R17\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux9~2_combout\);

-- Location: LCCOMB_X27_Y11_N30
\mips_cpu|dp|rf|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~3_combout\ = (\mips_cpu|dp|rf|Mux9~2_combout\ & (((\mips_cpu|dp|rf|R29\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux9~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R21\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(22),
	datad => \mips_cpu|dp|rf|R21\(22),
	combout => \mips_cpu|dp|rf|Mux9~3_combout\);

-- Location: LCCOMB_X15_Y11_N18
\mips_cpu|dp|rf|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(22)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(22),
	datad => \mips_cpu|dp|rf|R24\(22),
	combout => \mips_cpu|dp|rf|Mux9~4_combout\);

-- Location: LCCOMB_X15_Y14_N30
\mips_cpu|dp|rf|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux9~4_combout\ & ((\mips_cpu|dp|rf|R28\(22)))) # (!\mips_cpu|dp|rf|Mux9~4_combout\ & (\mips_cpu|dp|rf|R20\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(22),
	datad => \mips_cpu|dp|rf|Mux9~4_combout\,
	combout => \mips_cpu|dp|rf|Mux9~5_combout\);

-- Location: LCCOMB_X26_Y15_N22
\mips_cpu|dp|rf|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|Mux9~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux9~3_combout\,
	datad => \mips_cpu|dp|rf|Mux9~5_combout\,
	combout => \mips_cpu|dp|rf|Mux9~6_combout\);

-- Location: LCCOMB_X26_Y13_N26
\mips_cpu|dp|rf|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R10\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R8\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(22),
	datad => \mips_cpu|dp|rf|R10\(22),
	combout => \mips_cpu|dp|rf|Mux9~10_combout\);

-- Location: LCCOMB_X24_Y13_N10
\mips_cpu|dp|rf|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux9~10_combout\ & ((\mips_cpu|dp|rf|R11\(22)))) # (!\mips_cpu|dp|rf|Mux9~10_combout\ & (\mips_cpu|dp|rf|R9\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(22),
	datac => \mips_cpu|dp|rf|R11\(22),
	datad => \mips_cpu|dp|rf|Mux9~10_combout\,
	combout => \mips_cpu|dp|rf|Mux9~11_combout\);

-- Location: LCCOMB_X26_Y15_N4
\mips_cpu|dp|rf|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|R5\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R4\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(22),
	datad => \mips_cpu|dp|rf|R5\(22),
	combout => \mips_cpu|dp|rf|Mux9~12_combout\);

-- Location: LCCOMB_X27_Y16_N8
\mips_cpu|dp|rf|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux9~12_combout\ & ((\mips_cpu|dp|rf|R7\(22)))) # (!\mips_cpu|dp|rf|Mux9~12_combout\ & (\mips_cpu|dp|rf|R6\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(22),
	datac => \mips_cpu|dp|rf|R7\(22),
	datad => \mips_cpu|dp|rf|Mux9~12_combout\,
	combout => \mips_cpu|dp|rf|Mux9~13_combout\);

-- Location: LCCOMB_X24_Y15_N26
\mips_cpu|dp|rf|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|Mux9~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~3_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux16~3_combout\ & (\mips_cpu|dp|rf|R1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~4_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(22),
	datad => \mips_cpu|dp|rf|Mux9~13_combout\,
	combout => \mips_cpu|dp|rf|Mux9~14_combout\);

-- Location: LCCOMB_X24_Y15_N24
\mips_cpu|dp|rf|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~15_combout\ = (\mips_cpu|dp|rf|Mux9~14_combout\ & ((\mips_cpu|dp|rf|R3\(22)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux9~14_combout\ & (((\mips_cpu|dp|rf|R2\(22) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(22),
	datac => \mips_cpu|dp|rf|R2\(22),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux9~15_combout\);

-- Location: LCCOMB_X24_Y15_N6
\mips_cpu|dp|rf|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\) # ((\mips_cpu|dp|rf|Mux9~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & (!\mips_cpu|dp|rf|Mux16~0_combout\ & 
-- ((\mips_cpu|dp|rf|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux9~11_combout\,
	datad => \mips_cpu|dp|rf|Mux9~15_combout\,
	combout => \mips_cpu|dp|rf|Mux9~16_combout\);

-- Location: LCCOMB_X22_Y15_N18
\mips_cpu|dp|rf|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R13\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R12\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R13\(22),
	datac => \mips_cpu|dp|rf|R12\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux9~17_combout\);

-- Location: LCCOMB_X24_Y15_N10
\mips_cpu|dp|srcbmux|y[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[22]~19_combout\ = (\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	combout => \mips_cpu|dp|srcbmux|y[22]~19_combout\);

-- Location: FF_X27_Y15_N29
\mips_cpu|dp|rf|R25[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(21));

-- Location: FF_X27_Y15_N7
\mips_cpu|dp|rf|R17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(21));

-- Location: LCCOMB_X27_Y15_N28
\mips_cpu|dp|rf|Mux42~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(21),
	datad => \mips_cpu|dp|rf|R17\(21),
	combout => \mips_cpu|dp|rf|Mux42~2_combout\);

-- Location: FF_X15_Y11_N13
\mips_cpu|dp|rf|R24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(21));

-- Location: FF_X15_Y11_N7
\mips_cpu|dp|rf|R16[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(21));

-- Location: LCCOMB_X15_Y11_N12
\mips_cpu|dp|rf|Mux42~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(21)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux42~6_combout\);

-- Location: FF_X26_Y16_N15
\mips_cpu|dp|rf|R5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(21));

-- Location: FF_X26_Y15_N17
\mips_cpu|dp|rf|R6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(21));

-- Location: FF_X26_Y15_N3
\mips_cpu|dp|rf|R4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(21));

-- Location: LCCOMB_X26_Y15_N16
\mips_cpu|dp|rf|Mux42~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(21)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(21) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(21),
	datac => \mips_cpu|dp|rf|R6\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux42~12_combout\);

-- Location: FF_X23_Y16_N11
\mips_cpu|dp|rf|R7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(21));

-- Location: LCCOMB_X26_Y16_N14
\mips_cpu|dp|rf|Mux42~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux42~12_combout\ & ((\mips_cpu|dp|rf|R7\(21)))) # (!\mips_cpu|dp|rf|Mux42~12_combout\ & (\mips_cpu|dp|rf|R5\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux42~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux42~12_combout\,
	datac => \mips_cpu|dp|rf|R5\(21),
	datad => \mips_cpu|dp|rf|R7\(21),
	combout => \mips_cpu|dp|rf|Mux42~13_combout\);

-- Location: FF_X20_Y15_N27
\mips_cpu|dp|rf|R13[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(21));

-- Location: FF_X21_Y12_N11
\mips_cpu|dp|rf|R14[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(21));

-- Location: FF_X22_Y15_N21
\mips_cpu|dp|rf|R12[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(21));

-- Location: LCCOMB_X21_Y12_N10
\mips_cpu|dp|rf|Mux42~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R14\(21)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(21) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux42~17_combout\);

-- Location: FF_X22_Y16_N19
\mips_cpu|dp|rf|R15[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[21]~71_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(21));

-- Location: LCCOMB_X23_Y12_N18
\mips_cpu|dp|rf|Mux42~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux42~17_combout\ & ((\mips_cpu|dp|rf|R15\(21)))) # (!\mips_cpu|dp|rf|Mux42~17_combout\ & (\mips_cpu|dp|rf|R13\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux42~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R13\(21),
	datac => \mips_cpu|dp|rf|R15\(21),
	datad => \mips_cpu|dp|rf|Mux42~17_combout\,
	combout => \mips_cpu|dp|rf|Mux42~18_combout\);

-- Location: LCCOMB_X26_Y13_N20
\mips_cpu|dp|rf|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R9\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R8\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R9\(21),
	datac => \mips_cpu|dp|rf|R8\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y15_N6
\mips_cpu|dp|rf|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(21)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(21) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(21),
	datac => \mips_cpu|dp|rf|R17\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux10~2_combout\);

-- Location: LCCOMB_X27_Y13_N16
\mips_cpu|dp|rf|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~3_combout\ = (\mips_cpu|dp|rf|Mux10~2_combout\ & (((\mips_cpu|dp|rf|R29\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux10~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R21\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R21\(21),
	datad => \mips_cpu|dp|rf|R29\(21),
	combout => \mips_cpu|dp|rf|Mux10~3_combout\);

-- Location: LCCOMB_X15_Y11_N6
\mips_cpu|dp|rf|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(21)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(21) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux10~6_combout\);

-- Location: LCCOMB_X15_Y14_N18
\mips_cpu|dp|rf|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~7_combout\ = (\mips_cpu|dp|rf|Mux10~6_combout\ & (((\mips_cpu|dp|rf|R28\(21)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux10~6_combout\ & (\mips_cpu|dp|rf|R20\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(21),
	datac => \mips_cpu|dp|rf|R28\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux10~7_combout\);

-- Location: LCCOMB_X26_Y15_N2
\mips_cpu|dp|rf|Mux10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R6\(21)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(21),
	datad => \mips_cpu|dp|rf|R6\(21),
	combout => \mips_cpu|dp|rf|Mux10~12_combout\);

-- Location: LCCOMB_X23_Y16_N10
\mips_cpu|dp|rf|Mux10~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux10~12_combout\ & ((\mips_cpu|dp|rf|R7\(21)))) # (!\mips_cpu|dp|rf|Mux10~12_combout\ & (\mips_cpu|dp|rf|R5\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(21),
	datac => \mips_cpu|dp|rf|R7\(21),
	datad => \mips_cpu|dp|rf|Mux10~12_combout\,
	combout => \mips_cpu|dp|rf|Mux10~13_combout\);

-- Location: LCCOMB_X23_Y16_N16
\mips_cpu|dp|rf|Mux10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux10~13_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(21))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(21),
	datad => \mips_cpu|dp|rf|Mux10~13_combout\,
	combout => \mips_cpu|dp|rf|Mux10~14_combout\);

-- Location: LCCOMB_X23_Y12_N12
\mips_cpu|dp|rf|Mux10~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~15_combout\ = (\mips_cpu|dp|rf|Mux10~14_combout\ & ((\mips_cpu|dp|rf|R3\(21)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux10~14_combout\ & (((\mips_cpu|dp|rf|R2\(21) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(21),
	datab => \mips_cpu|dp|rf|Mux10~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(21),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux10~15_combout\);

-- Location: LCCOMB_X22_Y15_N20
\mips_cpu|dp|rf|Mux10~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R14\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R12\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(21),
	datad => \mips_cpu|dp|rf|R14\(21),
	combout => \mips_cpu|dp|rf|Mux10~17_combout\);

-- Location: LCCOMB_X20_Y15_N26
\mips_cpu|dp|rf|Mux10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux10~17_combout\ & (\mips_cpu|dp|rf|R15\(21))) # (!\mips_cpu|dp|rf|Mux10~17_combout\ & ((\mips_cpu|dp|rf|R13\(21)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R13\(21),
	datad => \mips_cpu|dp|rf|Mux10~17_combout\,
	combout => \mips_cpu|dp|rf|Mux10~18_combout\);

-- Location: LCCOMB_X20_Y15_N18
\mips_cpu|dp|srcbmux|y[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[21]~21_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & \mips_cpu|c|md|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[21]~21_combout\);

-- Location: LCCOMB_X20_Y15_N4
\mips_cpu|dp|alu|b2[21]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[21]~12_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[21]~21_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[21]~21_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux10~19_combout\,
	combout => \mips_cpu|dp|alu|b2[21]~12_combout\);

-- Location: FF_X17_Y13_N13
\mips_cpu|dp|rf|R22[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(20));

-- Location: LCCOMB_X17_Y13_N12
\mips_cpu|dp|rf|Mux43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(20)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(20) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(20),
	datac => \mips_cpu|dp|rf|R22\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux43~0_combout\);

-- Location: LCCOMB_X16_Y13_N24
\mips_cpu|dp|rf|Mux43~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~1_combout\ = (\mips_cpu|dp|rf|Mux43~0_combout\ & (((\mips_cpu|dp|rf|R30\(20))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))) # (!\mips_cpu|dp|rf|Mux43~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R26\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R30\(20),
	datad => \mips_cpu|dp|rf|R26\(20),
	combout => \mips_cpu|dp|rf|Mux43~1_combout\);

-- Location: FF_X21_Y13_N1
\mips_cpu|dp|rf|R23[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(20));

-- Location: FF_X21_Y13_N27
\mips_cpu|dp|rf|R19[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(20));

-- Location: LCCOMB_X21_Y13_N0
\mips_cpu|dp|rf|Mux43~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(20)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(20) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(20),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux43~7_combout\);

-- Location: FF_X26_Y17_N27
\mips_cpu|dp|rf|R4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(20));

-- Location: FF_X22_Y15_N1
\mips_cpu|dp|rf|R12[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(20));

-- Location: LCCOMB_X21_Y13_N26
\mips_cpu|dp|rf|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(20))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(20),
	datac => \mips_cpu|dp|rf|R19\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux11~7_combout\);

-- Location: LCCOMB_X22_Y13_N24
\mips_cpu|dp|rf|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux11~7_combout\ & (\mips_cpu|dp|rf|R31\(20))) # (!\mips_cpu|dp|rf|Mux11~7_combout\ & ((\mips_cpu|dp|rf|R27\(20)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R31\(20),
	datac => \mips_cpu|dp|rf|R27\(20),
	datad => \mips_cpu|dp|rf|Mux11~7_combout\,
	combout => \mips_cpu|dp|rf|Mux11~8_combout\);

-- Location: LCCOMB_X26_Y17_N26
\mips_cpu|dp|rf|Mux11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R5\(20)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R4\(20) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(20),
	datac => \mips_cpu|dp|rf|R4\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux11~12_combout\);

-- Location: LCCOMB_X27_Y16_N16
\mips_cpu|dp|rf|Mux11~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux11~12_combout\ & (\mips_cpu|dp|rf|R7\(20))) # (!\mips_cpu|dp|rf|Mux11~12_combout\ & ((\mips_cpu|dp|rf|R6\(20)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux11~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(20),
	datad => \mips_cpu|dp|rf|R6\(20),
	combout => \mips_cpu|dp|rf|Mux11~13_combout\);

-- Location: LCCOMB_X23_Y16_N4
\mips_cpu|dp|rf|Mux11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux11~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(20)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux11~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(20),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux11~14_combout\);

-- Location: LCCOMB_X22_Y15_N0
\mips_cpu|dp|rf|Mux11~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(20)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R12\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(20),
	datad => \mips_cpu|dp|rf|R13\(20),
	combout => \mips_cpu|dp|rf|Mux11~17_combout\);

-- Location: FF_X26_Y16_N9
\mips_cpu|dp|rf|R10[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(19));

-- Location: LCCOMB_X24_Y17_N30
\mips_cpu|dp|rf|Mux44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R9\(19)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R8\(19) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux44~0_combout\);

-- Location: LCCOMB_X26_Y16_N8
\mips_cpu|dp|rf|Mux44~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux44~0_combout\ & (\mips_cpu|dp|rf|R11\(19))) # (!\mips_cpu|dp|rf|Mux44~0_combout\ & ((\mips_cpu|dp|rf|R10\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(19),
	datad => \mips_cpu|dp|rf|Mux44~0_combout\,
	combout => \mips_cpu|dp|rf|Mux44~1_combout\);

-- Location: FF_X23_Y14_N17
\mips_cpu|dp|rf|R21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(19));

-- Location: FF_X24_Y14_N17
\mips_cpu|dp|rf|R25[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(19));

-- Location: LCCOMB_X24_Y14_N16
\mips_cpu|dp|rf|Mux44~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(19),
	datad => \mips_cpu|dp|rf|R17\(19),
	combout => \mips_cpu|dp|rf|Mux44~2_combout\);

-- Location: LCCOMB_X23_Y14_N16
\mips_cpu|dp|rf|Mux44~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux44~2_combout\ & (\mips_cpu|dp|rf|R29\(19))) # (!\mips_cpu|dp|rf|Mux44~2_combout\ & ((\mips_cpu|dp|rf|R21\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R29\(19),
	datac => \mips_cpu|dp|rf|R21\(19),
	datad => \mips_cpu|dp|rf|Mux44~2_combout\,
	combout => \mips_cpu|dp|rf|Mux44~3_combout\);

-- Location: LCCOMB_X17_Y13_N24
\mips_cpu|dp|rf|Mux44~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(19)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux44~4_combout\);

-- Location: LCCOMB_X22_Y21_N16
\mips_cpu|dp|rf|Mux44~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~5_combout\ = (\mips_cpu|dp|rf|Mux44~4_combout\ & ((\mips_cpu|dp|rf|R30\(19)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux44~4_combout\ & (((\mips_cpu|dp|rf|R26\(19) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(19),
	datab => \mips_cpu|dp|rf|Mux44~4_combout\,
	datac => \mips_cpu|dp|rf|R26\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux44~5_combout\);

-- Location: FF_X19_Y13_N29
\mips_cpu|dp|rf|R20[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(19));

-- Location: FF_X15_Y11_N5
\mips_cpu|dp|rf|R24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(19));

-- Location: FF_X15_Y11_N31
\mips_cpu|dp|rf|R16[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(19));

-- Location: LCCOMB_X15_Y11_N4
\mips_cpu|dp|rf|Mux44~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(19)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux44~6_combout\);

-- Location: FF_X19_Y13_N23
\mips_cpu|dp|rf|R28[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(19));

-- Location: LCCOMB_X19_Y13_N28
\mips_cpu|dp|rf|Mux44~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux44~6_combout\ & (\mips_cpu|dp|rf|R28\(19))) # (!\mips_cpu|dp|rf|Mux44~6_combout\ & ((\mips_cpu|dp|rf|R20\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(19),
	datad => \mips_cpu|dp|rf|Mux44~6_combout\,
	combout => \mips_cpu|dp|rf|Mux44~7_combout\);

-- Location: LCCOMB_X23_Y14_N28
\mips_cpu|dp|rf|Mux44~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # (\mips_cpu|dp|rf|Mux44~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux44~7_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux44~5_combout\,
	combout => \mips_cpu|dp|rf|Mux44~8_combout\);

-- Location: LCCOMB_X22_Y10_N8
\mips_cpu|dp|rf|Mux44~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R23\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R19\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(19),
	datad => \mips_cpu|dp|rf|R19\(19),
	combout => \mips_cpu|dp|rf|Mux44~9_combout\);

-- Location: LCCOMB_X22_Y13_N4
\mips_cpu|dp|rf|Mux44~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux44~9_combout\ & (\mips_cpu|dp|rf|R31\(19))) # (!\mips_cpu|dp|rf|Mux44~9_combout\ & ((\mips_cpu|dp|rf|R27\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(19),
	datad => \mips_cpu|dp|rf|Mux44~9_combout\,
	combout => \mips_cpu|dp|rf|Mux44~10_combout\);

-- Location: LCCOMB_X23_Y14_N22
\mips_cpu|dp|rf|Mux44~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux44~8_combout\ & (\mips_cpu|dp|rf|Mux44~10_combout\)) # (!\mips_cpu|dp|rf|Mux44~8_combout\ & ((\mips_cpu|dp|rf|Mux44~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux44~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~10_combout\,
	datab => \mips_cpu|dp|rf|Mux44~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux44~8_combout\,
	combout => \mips_cpu|dp|rf|Mux44~11_combout\);

-- Location: LCCOMB_X26_Y18_N24
\mips_cpu|dp|rf|Mux44~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(19)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(19) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux44~12_combout\);

-- Location: LCCOMB_X26_Y17_N20
\mips_cpu|dp|rf|Mux44~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux44~12_combout\ & (\mips_cpu|dp|rf|R7\(19))) # (!\mips_cpu|dp|rf|Mux44~12_combout\ & ((\mips_cpu|dp|rf|R5\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(19),
	datad => \mips_cpu|dp|rf|Mux44~12_combout\,
	combout => \mips_cpu|dp|rf|Mux44~13_combout\);

-- Location: LCCOMB_X27_Y16_N20
\mips_cpu|dp|rf|Mux44~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux44~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(19),
	combout => \mips_cpu|dp|rf|Mux44~14_combout\);

-- Location: LCCOMB_X23_Y15_N30
\mips_cpu|dp|rf|Mux44~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~15_combout\ = (\mips_cpu|dp|rf|Mux44~14_combout\ & (((\mips_cpu|dp|rf|R3\(19))) # (!\mips_cpu|dp|rf|Mux63~2_combout\))) # (!\mips_cpu|dp|rf|Mux44~14_combout\ & (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|R2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~14_combout\,
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(19),
	datad => \mips_cpu|dp|rf|R2\(19),
	combout => \mips_cpu|dp|rf|Mux44~15_combout\);

-- Location: LCCOMB_X23_Y14_N8
\mips_cpu|dp|rf|Mux44~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux44~11_combout\) # (\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux44~15_combout\ & 
-- ((!\mips_cpu|dp|rf|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~15_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux44~11_combout\,
	datad => \mips_cpu|dp|rf|Mux63~0_combout\,
	combout => \mips_cpu|dp|rf|Mux44~16_combout\);

-- Location: LCCOMB_X23_Y15_N16
\mips_cpu|dp|rf|Mux44~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R14\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(19),
	datad => \mips_cpu|dp|rf|R12\(19),
	combout => \mips_cpu|dp|rf|Mux44~17_combout\);

-- Location: FF_X22_Y16_N5
\mips_cpu|dp|rf|R15[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[19]~79_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(19));

-- Location: LCCOMB_X23_Y14_N18
\mips_cpu|dp|rf|Mux44~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux44~17_combout\ & (\mips_cpu|dp|rf|R15\(19))) # (!\mips_cpu|dp|rf|Mux44~17_combout\ & ((\mips_cpu|dp|rf|R13\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(19),
	datab => \mips_cpu|dp|rf|R13\(19),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux44~17_combout\,
	combout => \mips_cpu|dp|rf|Mux44~18_combout\);

-- Location: LCCOMB_X23_Y14_N12
\mips_cpu|dp|rf|Mux44~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux44~16_combout\ & ((\mips_cpu|dp|rf|Mux44~18_combout\))) # (!\mips_cpu|dp|rf|Mux44~16_combout\ & (\mips_cpu|dp|rf|Mux44~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux44~16_combout\,
	datad => \mips_cpu|dp|rf|Mux44~18_combout\,
	combout => \mips_cpu|dp|rf|Mux44~19_combout\);

-- Location: LCCOMB_X15_Y11_N30
\mips_cpu|dp|rf|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(19)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(19) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(19),
	datac => \mips_cpu|dp|rf|R16\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux12~6_combout\);

-- Location: LCCOMB_X19_Y13_N22
\mips_cpu|dp|rf|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux12~6_combout\ & ((\mips_cpu|dp|rf|R28\(19)))) # (!\mips_cpu|dp|rf|Mux12~6_combout\ & (\mips_cpu|dp|rf|R20\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(19),
	datac => \mips_cpu|dp|rf|R28\(19),
	datad => \mips_cpu|dp|rf|Mux12~6_combout\,
	combout => \mips_cpu|dp|rf|Mux12~7_combout\);

-- Location: LCCOMB_X21_Y21_N8
\mips_cpu|dp|rf|Mux45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(18)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux45~0_combout\);

-- Location: LCCOMB_X22_Y21_N22
\mips_cpu|dp|rf|Mux45~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~1_combout\ = (\mips_cpu|dp|rf|Mux45~0_combout\ & (((\mips_cpu|dp|rf|R30\(18)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux45~0_combout\ & (\mips_cpu|dp|rf|R26\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~0_combout\,
	datab => \mips_cpu|dp|rf|R26\(18),
	datac => \mips_cpu|dp|rf|R30\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux45~1_combout\);

-- Location: FF_X24_Y14_N29
\mips_cpu|dp|rf|R25[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(18));

-- Location: LCCOMB_X24_Y14_N28
\mips_cpu|dp|rf|Mux45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(18),
	datad => \mips_cpu|dp|rf|R17\(18),
	combout => \mips_cpu|dp|rf|Mux45~2_combout\);

-- Location: LCCOMB_X23_Y14_N30
\mips_cpu|dp|rf|Mux45~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux45~2_combout\ & (\mips_cpu|dp|rf|R29\(18))) # (!\mips_cpu|dp|rf|Mux45~2_combout\ & ((\mips_cpu|dp|rf|R21\(18)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R29\(18),
	datac => \mips_cpu|dp|rf|R21\(18),
	datad => \mips_cpu|dp|rf|Mux45~2_combout\,
	combout => \mips_cpu|dp|rf|Mux45~3_combout\);

-- Location: LCCOMB_X15_Y11_N16
\mips_cpu|dp|rf|Mux45~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(18)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux45~4_combout\);

-- Location: LCCOMB_X19_Y13_N0
\mips_cpu|dp|rf|Mux45~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux45~4_combout\ & (\mips_cpu|dp|rf|R28\(18))) # (!\mips_cpu|dp|rf|Mux45~4_combout\ & ((\mips_cpu|dp|rf|R20\(18)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R28\(18),
	datac => \mips_cpu|dp|rf|R20\(18),
	datad => \mips_cpu|dp|rf|Mux45~4_combout\,
	combout => \mips_cpu|dp|rf|Mux45~5_combout\);

-- Location: LCCOMB_X19_Y14_N24
\mips_cpu|dp|rf|Mux45~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux45~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & \mips_cpu|dp|rf|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux45~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux45~5_combout\,
	combout => \mips_cpu|dp|rf|Mux45~6_combout\);

-- Location: FF_X22_Y13_N1
\mips_cpu|dp|rf|R27[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(18));

-- Location: FF_X22_Y10_N13
\mips_cpu|dp|rf|R23[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(18));

-- Location: FF_X22_Y10_N23
\mips_cpu|dp|rf|R19[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(18));

-- Location: LCCOMB_X22_Y10_N12
\mips_cpu|dp|rf|Mux45~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(18)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(18) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux45~7_combout\);

-- Location: FF_X22_Y13_N3
\mips_cpu|dp|rf|R31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(18));

-- Location: LCCOMB_X22_Y13_N0
\mips_cpu|dp|rf|Mux45~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~8_combout\ = (\mips_cpu|dp|rf|Mux45~7_combout\ & ((\mips_cpu|dp|rf|R31\(18)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux45~7_combout\ & (((\mips_cpu|dp|rf|R27\(18) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~7_combout\,
	datab => \mips_cpu|dp|rf|R31\(18),
	datac => \mips_cpu|dp|rf|R27\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux45~8_combout\);

-- Location: LCCOMB_X19_Y14_N10
\mips_cpu|dp|rf|Mux45~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux45~6_combout\ & (\mips_cpu|dp|rf|Mux45~8_combout\)) # (!\mips_cpu|dp|rf|Mux45~6_combout\ & ((\mips_cpu|dp|rf|Mux45~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux45~1_combout\,
	datad => \mips_cpu|dp|rf|Mux45~6_combout\,
	combout => \mips_cpu|dp|rf|Mux45~9_combout\);

-- Location: FF_X24_Y13_N27
\mips_cpu|dp|rf|R9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(18));

-- Location: LCCOMB_X26_Y13_N10
\mips_cpu|dp|rf|Mux45~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|R10\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R10\(18),
	datad => \mips_cpu|dp|rf|R8\(18),
	combout => \mips_cpu|dp|rf|Mux45~10_combout\);

-- Location: LCCOMB_X24_Y13_N26
\mips_cpu|dp|rf|Mux45~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux45~10_combout\ & ((\mips_cpu|dp|rf|R11\(18)))) # (!\mips_cpu|dp|rf|Mux45~10_combout\ & (\mips_cpu|dp|rf|R9\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux45~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux45~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(18),
	datad => \mips_cpu|dp|rf|R11\(18),
	combout => \mips_cpu|dp|rf|Mux45~11_combout\);

-- Location: FF_X23_Y16_N3
\mips_cpu|dp|rf|R1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(18));

-- Location: FF_X26_Y18_N11
\mips_cpu|dp|rf|R6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(18));

-- Location: FF_X24_Y20_N9
\mips_cpu|dp|rf|R5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(18));

-- Location: FF_X24_Y20_N27
\mips_cpu|dp|rf|R4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(18));

-- Location: LCCOMB_X24_Y20_N8
\mips_cpu|dp|rf|Mux45~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R5\(18)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R5\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux45~12_combout\);

-- Location: FF_X23_Y16_N21
\mips_cpu|dp|rf|R7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(18));

-- Location: LCCOMB_X26_Y18_N10
\mips_cpu|dp|rf|Mux45~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~13_combout\ = (\mips_cpu|dp|rf|Mux45~12_combout\ & ((\mips_cpu|dp|rf|R7\(18)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux45~12_combout\ & (((\mips_cpu|dp|rf|R6\(18) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~12_combout\,
	datab => \mips_cpu|dp|rf|R7\(18),
	datac => \mips_cpu|dp|rf|R6\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux45~13_combout\);

-- Location: LCCOMB_X19_Y14_N28
\mips_cpu|dp|rf|Mux45~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux45~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(18) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~4_combout\,
	datab => \mips_cpu|dp|rf|R1\(18),
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux45~13_combout\,
	combout => \mips_cpu|dp|rf|Mux45~14_combout\);

-- Location: LCCOMB_X19_Y14_N6
\mips_cpu|dp|rf|Mux45~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux45~14_combout\ & ((\mips_cpu|dp|rf|R3\(18)))) # (!\mips_cpu|dp|rf|Mux45~14_combout\ & (\mips_cpu|dp|rf|R2\(18))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(18),
	datab => \mips_cpu|dp|rf|R3\(18),
	datac => \mips_cpu|dp|rf|Mux63~2_combout\,
	datad => \mips_cpu|dp|rf|Mux45~14_combout\,
	combout => \mips_cpu|dp|rf|Mux45~15_combout\);

-- Location: LCCOMB_X19_Y14_N16
\mips_cpu|dp|rf|Mux45~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux45~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux45~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~11_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux45~15_combout\,
	combout => \mips_cpu|dp|rf|Mux45~16_combout\);

-- Location: LCCOMB_X22_Y15_N14
\mips_cpu|dp|rf|Mux45~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|R13\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R13\(18),
	datad => \mips_cpu|dp|rf|R12\(18),
	combout => \mips_cpu|dp|rf|Mux45~17_combout\);

-- Location: LCCOMB_X21_Y12_N20
\mips_cpu|dp|rf|Mux45~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~18_combout\ = (\mips_cpu|dp|rf|Mux45~17_combout\ & (((\mips_cpu|dp|rf|R15\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux45~17_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R14\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~17_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(18),
	datad => \mips_cpu|dp|rf|R15\(18),
	combout => \mips_cpu|dp|rf|Mux45~18_combout\);

-- Location: LCCOMB_X19_Y14_N18
\mips_cpu|dp|rf|Mux45~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~19_combout\ = (\mips_cpu|dp|rf|Mux45~16_combout\ & ((\mips_cpu|dp|rf|Mux45~18_combout\) # ((!\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux45~16_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- \mips_cpu|dp|rf|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~18_combout\,
	datab => \mips_cpu|dp|rf|Mux45~16_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux45~9_combout\,
	combout => \mips_cpu|dp|rf|Mux45~19_combout\);

-- Location: LCCOMB_X22_Y10_N22
\mips_cpu|dp|rf|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R23\(18)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|R19\(18) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R19\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux13~7_combout\);

-- Location: LCCOMB_X22_Y13_N2
\mips_cpu|dp|rf|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux13~7_combout\ & ((\mips_cpu|dp|rf|R31\(18)))) # (!\mips_cpu|dp|rf|Mux13~7_combout\ & (\mips_cpu|dp|rf|R27\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(18),
	datac => \mips_cpu|dp|rf|R31\(18),
	datad => \mips_cpu|dp|rf|Mux13~7_combout\,
	combout => \mips_cpu|dp|rf|Mux13~8_combout\);

-- Location: LCCOMB_X24_Y20_N26
\mips_cpu|dp|rf|Mux13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R5\(18)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R4\(18) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux13~12_combout\);

-- Location: LCCOMB_X23_Y16_N20
\mips_cpu|dp|rf|Mux13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux13~12_combout\ & ((\mips_cpu|dp|rf|R7\(18)))) # (!\mips_cpu|dp|rf|Mux13~12_combout\ & (\mips_cpu|dp|rf|R6\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(18),
	datac => \mips_cpu|dp|rf|R7\(18),
	datad => \mips_cpu|dp|rf|Mux13~12_combout\,
	combout => \mips_cpu|dp|rf|Mux13~13_combout\);

-- Location: LCCOMB_X23_Y16_N2
\mips_cpu|dp|rf|Mux13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux13~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(18)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux13~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(18),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux13~14_combout\);

-- Location: FF_X26_Y13_N31
\mips_cpu|dp|rf|R10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(17));

-- Location: FF_X21_Y21_N23
\mips_cpu|dp|rf|R18[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(17));

-- Location: FF_X19_Y13_N7
\mips_cpu|dp|rf|R20[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(17));

-- Location: FF_X19_Y11_N1
\mips_cpu|dp|rf|R24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(17));

-- Location: FF_X19_Y11_N11
\mips_cpu|dp|rf|R16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(17));

-- Location: LCCOMB_X19_Y11_N0
\mips_cpu|dp|rf|Mux46~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R24\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R16\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R24\(17),
	datad => \mips_cpu|dp|rf|R16\(17),
	combout => \mips_cpu|dp|rf|Mux46~6_combout\);

-- Location: FF_X19_Y13_N25
\mips_cpu|dp|rf|R28[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(17));

-- Location: LCCOMB_X19_Y13_N6
\mips_cpu|dp|rf|Mux46~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~7_combout\ = (\mips_cpu|dp|rf|Mux46~6_combout\ & ((\mips_cpu|dp|rf|R28\(17)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux46~6_combout\ & (((\mips_cpu|dp|rf|R20\(17) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~6_combout\,
	datab => \mips_cpu|dp|rf|R28\(17),
	datac => \mips_cpu|dp|rf|R20\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux46~7_combout\);

-- Location: LCCOMB_X22_Y10_N16
\mips_cpu|dp|rf|Mux46~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R23\(17)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux46~9_combout\);

-- Location: LCCOMB_X21_Y10_N8
\mips_cpu|dp|rf|Mux46~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~10_combout\ = (\mips_cpu|dp|rf|Mux46~9_combout\ & ((\mips_cpu|dp|rf|R31\(17)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux46~9_combout\ & (((\mips_cpu|dp|rf|R27\(17) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(17),
	datab => \mips_cpu|dp|rf|Mux46~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux46~10_combout\);

-- Location: LCCOMB_X26_Y18_N20
\mips_cpu|dp|rf|Mux46~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(17)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(17) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux46~12_combout\);

-- Location: LCCOMB_X22_Y17_N16
\mips_cpu|dp|rf|Mux46~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux46~12_combout\ & (\mips_cpu|dp|rf|R7\(17))) # (!\mips_cpu|dp|rf|Mux46~12_combout\ & ((\mips_cpu|dp|rf|R5\(17)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(17),
	datad => \mips_cpu|dp|rf|Mux46~12_combout\,
	combout => \mips_cpu|dp|rf|Mux46~13_combout\);

-- Location: LCCOMB_X23_Y17_N16
\mips_cpu|dp|rf|Mux46~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux46~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(17) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(17),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux46~13_combout\,
	combout => \mips_cpu|dp|rf|Mux46~14_combout\);

-- Location: LCCOMB_X26_Y13_N0
\mips_cpu|dp|rf|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R9\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R9\(17),
	datac => \mips_cpu|dp|rf|R8\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux14~0_combout\);

-- Location: LCCOMB_X26_Y13_N30
\mips_cpu|dp|rf|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux14~0_combout\ & (\mips_cpu|dp|rf|R11\(17))) # (!\mips_cpu|dp|rf|Mux14~0_combout\ & ((\mips_cpu|dp|rf|R10\(17)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R11\(17),
	datac => \mips_cpu|dp|rf|R10\(17),
	datad => \mips_cpu|dp|rf|Mux14~0_combout\,
	combout => \mips_cpu|dp|rf|Mux14~1_combout\);

-- Location: LCCOMB_X23_Y14_N4
\mips_cpu|dp|rf|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(17)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(17) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux14~2_combout\);

-- Location: LCCOMB_X21_Y21_N22
\mips_cpu|dp|rf|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(17),
	datac => \mips_cpu|dp|rf|R18\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux14~4_combout\);

-- Location: LCCOMB_X22_Y21_N18
\mips_cpu|dp|rf|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux14~4_combout\ & ((\mips_cpu|dp|rf|R30\(17)))) # (!\mips_cpu|dp|rf|Mux14~4_combout\ & (\mips_cpu|dp|rf|R26\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(17),
	datac => \mips_cpu|dp|rf|R30\(17),
	datad => \mips_cpu|dp|rf|Mux14~4_combout\,
	combout => \mips_cpu|dp|rf|Mux14~5_combout\);

-- Location: LCCOMB_X19_Y11_N10
\mips_cpu|dp|rf|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(17)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(17) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(17),
	datac => \mips_cpu|dp|rf|R16\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux14~6_combout\);

-- Location: LCCOMB_X19_Y13_N24
\mips_cpu|dp|rf|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux14~6_combout\ & (\mips_cpu|dp|rf|R28\(17))) # (!\mips_cpu|dp|rf|Mux14~6_combout\ & ((\mips_cpu|dp|rf|R20\(17)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|Mux14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|Mux14~6_combout\,
	datac => \mips_cpu|dp|rf|R28\(17),
	datad => \mips_cpu|dp|rf|R20\(17),
	combout => \mips_cpu|dp|rf|Mux14~7_combout\);

-- Location: LCCOMB_X24_Y20_N22
\mips_cpu|dp|rf|Mux14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux14~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & \mips_cpu|dp|rf|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux14~7_combout\,
	combout => \mips_cpu|dp|rf|Mux14~8_combout\);

-- Location: LCCOMB_X22_Y15_N4
\mips_cpu|dp|rf|Mux14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R14\(17)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R12\(17) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(17),
	datac => \mips_cpu|dp|rf|R12\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux14~17_combout\);

-- Location: LCCOMB_X24_Y20_N24
\mips_cpu|dp|alu|b2[17]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[17]~16_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[17]~26_combout\) # ((\mips_cpu|dp|rf|Mux14~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[17]~26_combout\,
	datab => \mips_cpu|dp|rf|Mux14~19_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[17]~16_combout\);

-- Location: LCCOMB_X19_Y11_N28
\mips_cpu|dp|rf|Mux47~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(16)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(16),
	datac => \mips_cpu|dp|rf|R24\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux47~4_combout\);

-- Location: FF_X27_Y13_N25
\mips_cpu|dp|rf|R10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(16));

-- Location: FF_X26_Y13_N3
\mips_cpu|dp|rf|R8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(16));

-- Location: LCCOMB_X27_Y13_N24
\mips_cpu|dp|rf|Mux47~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|R10\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R10\(16),
	datad => \mips_cpu|dp|rf|R8\(16),
	combout => \mips_cpu|dp|rf|Mux47~10_combout\);

-- Location: LCCOMB_X22_Y17_N20
\mips_cpu|dp|rf|Mux47~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R5\(16)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(16) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux47~12_combout\);

-- Location: LCCOMB_X23_Y17_N26
\mips_cpu|dp|rf|Mux47~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux47~12_combout\ & ((\mips_cpu|dp|rf|R7\(16)))) # (!\mips_cpu|dp|rf|Mux47~12_combout\ & (\mips_cpu|dp|rf|R6\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux47~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux47~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(16),
	datad => \mips_cpu|dp|rf|R7\(16),
	combout => \mips_cpu|dp|rf|Mux47~13_combout\);

-- Location: LCCOMB_X23_Y17_N30
\mips_cpu|dp|rf|Mux47~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux47~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux47~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(16),
	combout => \mips_cpu|dp|rf|Mux47~14_combout\);

-- Location: LCCOMB_X26_Y13_N2
\mips_cpu|dp|rf|Mux15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R10\(16)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R8\(16) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R10\(16),
	datac => \mips_cpu|dp|rf|R8\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux15~10_combout\);

-- Location: LCCOMB_X22_Y14_N24
\mips_cpu|dp|srcbmux|y[16]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[16]~27_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	combout => \mips_cpu|dp|srcbmux|y[16]~27_combout\);

-- Location: LCCOMB_X22_Y14_N26
\mips_cpu|dp|alu|b2[16]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[16]~17_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[16]~27_combout\) # ((\mips_cpu|dp|rf|Mux15~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~19_combout\,
	datab => \mips_cpu|dp|srcbmux|y[16]~27_combout\,
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|c|md|WideOr7~3_combout\,
	combout => \mips_cpu|dp|alu|b2[16]~17_combout\);

-- Location: FF_X26_Y14_N15
\mips_cpu|dp|rf|R21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(15));

-- Location: FF_X24_Y14_N23
\mips_cpu|dp|rf|R25[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(15));

-- Location: FF_X27_Y14_N29
\mips_cpu|dp|rf|R17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(15));

-- Location: LCCOMB_X24_Y14_N22
\mips_cpu|dp|rf|Mux48~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(15)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(15),
	datac => \mips_cpu|dp|rf|R25\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux48~2_combout\);

-- Location: FF_X27_Y14_N23
\mips_cpu|dp|rf|R29[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(15));

-- Location: LCCOMB_X27_Y14_N22
\mips_cpu|dp|rf|Mux48~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux48~2_combout\ & (\mips_cpu|dp|rf|R29\(15))) # (!\mips_cpu|dp|rf|Mux48~2_combout\ & ((\mips_cpu|dp|rf|R21\(15)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|Mux48~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|Mux48~2_combout\,
	datac => \mips_cpu|dp|rf|R29\(15),
	datad => \mips_cpu|dp|rf|R21\(15),
	combout => \mips_cpu|dp|rf|Mux48~3_combout\);

-- Location: FF_X22_Y21_N1
\mips_cpu|dp|rf|R26[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(15));

-- Location: FF_X21_Y21_N5
\mips_cpu|dp|rf|R22[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(15));

-- Location: FF_X21_Y21_N15
\mips_cpu|dp|rf|R18[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(15));

-- Location: LCCOMB_X21_Y21_N4
\mips_cpu|dp|rf|Mux48~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(15)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(15) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(15),
	datac => \mips_cpu|dp|rf|R22\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux48~4_combout\);

-- Location: FF_X22_Y21_N3
\mips_cpu|dp|rf|R30[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(15));

-- Location: LCCOMB_X22_Y21_N0
\mips_cpu|dp|rf|Mux48~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux48~4_combout\ & ((\mips_cpu|dp|rf|R30\(15)))) # (!\mips_cpu|dp|rf|Mux48~4_combout\ & (\mips_cpu|dp|rf|R26\(15))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|Mux48~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|Mux48~4_combout\,
	datac => \mips_cpu|dp|rf|R26\(15),
	datad => \mips_cpu|dp|rf|R30\(15),
	combout => \mips_cpu|dp|rf|Mux48~5_combout\);

-- Location: FF_X22_Y11_N7
\mips_cpu|dp|rf|R20[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(15));

-- Location: FF_X19_Y11_N17
\mips_cpu|dp|rf|R24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(15));

-- Location: FF_X19_Y11_N19
\mips_cpu|dp|rf|R16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(15));

-- Location: LCCOMB_X19_Y11_N16
\mips_cpu|dp|rf|Mux48~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(15)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(15),
	datac => \mips_cpu|dp|rf|R24\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux48~6_combout\);

-- Location: FF_X22_Y11_N9
\mips_cpu|dp|rf|R28[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(15));

-- Location: LCCOMB_X22_Y11_N6
\mips_cpu|dp|rf|Mux48~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~7_combout\ = (\mips_cpu|dp|rf|Mux48~6_combout\ & ((\mips_cpu|dp|rf|R28\(15)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux48~6_combout\ & (((\mips_cpu|dp|rf|R20\(15) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~6_combout\,
	datab => \mips_cpu|dp|rf|R28\(15),
	datac => \mips_cpu|dp|rf|R20\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux48~7_combout\);

-- Location: LCCOMB_X22_Y11_N10
\mips_cpu|dp|rf|Mux48~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux48~5_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux48~5_combout\,
	combout => \mips_cpu|dp|rf|Mux48~8_combout\);

-- Location: FF_X21_Y10_N25
\mips_cpu|dp|rf|R27[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(15));

-- Location: FF_X22_Y10_N25
\mips_cpu|dp|rf|R23[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(15));

-- Location: FF_X22_Y10_N27
\mips_cpu|dp|rf|R19[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(15));

-- Location: LCCOMB_X22_Y10_N24
\mips_cpu|dp|rf|Mux48~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(15)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(15) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(15),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux48~9_combout\);

-- Location: FF_X21_Y10_N19
\mips_cpu|dp|rf|R31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(15));

-- Location: LCCOMB_X21_Y10_N24
\mips_cpu|dp|rf|Mux48~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux48~9_combout\ & (\mips_cpu|dp|rf|R31\(15))) # (!\mips_cpu|dp|rf|Mux48~9_combout\ & ((\mips_cpu|dp|rf|R27\(15)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R31\(15),
	datac => \mips_cpu|dp|rf|R27\(15),
	datad => \mips_cpu|dp|rf|Mux48~9_combout\,
	combout => \mips_cpu|dp|rf|Mux48~10_combout\);

-- Location: LCCOMB_X22_Y11_N12
\mips_cpu|dp|rf|Mux48~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux48~8_combout\ & (\mips_cpu|dp|rf|Mux48~10_combout\)) # (!\mips_cpu|dp|rf|Mux48~8_combout\ & ((\mips_cpu|dp|rf|Mux48~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux48~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux48~10_combout\,
	datac => \mips_cpu|dp|rf|Mux48~3_combout\,
	datad => \mips_cpu|dp|rf|Mux48~8_combout\,
	combout => \mips_cpu|dp|rf|Mux48~11_combout\);

-- Location: FF_X23_Y19_N17
\mips_cpu|dp|rf|R5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(15));

-- Location: FF_X26_Y18_N23
\mips_cpu|dp|rf|R6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(15));

-- Location: FF_X23_Y19_N27
\mips_cpu|dp|rf|R4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(15));

-- Location: LCCOMB_X26_Y18_N22
\mips_cpu|dp|rf|Mux48~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R6\(15)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R4\(15),
	datac => \mips_cpu|dp|rf|R6\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux48~12_combout\);

-- Location: FF_X23_Y16_N15
\mips_cpu|dp|rf|R7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(15));

-- Location: LCCOMB_X23_Y19_N16
\mips_cpu|dp|rf|Mux48~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux48~12_combout\ & (\mips_cpu|dp|rf|R7\(15))) # (!\mips_cpu|dp|rf|Mux48~12_combout\ & ((\mips_cpu|dp|rf|R5\(15)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R7\(15),
	datac => \mips_cpu|dp|rf|R5\(15),
	datad => \mips_cpu|dp|rf|Mux48~12_combout\,
	combout => \mips_cpu|dp|rf|Mux48~13_combout\);

-- Location: LCCOMB_X27_Y14_N28
\mips_cpu|dp|rf|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(15)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(15) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(15),
	datac => \mips_cpu|dp|rf|R17\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~7_combout\);

-- Location: LCCOMB_X26_Y14_N14
\mips_cpu|dp|rf|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux16~7_combout\ & ((\mips_cpu|dp|rf|R29\(15)))) # (!\mips_cpu|dp|rf|Mux16~7_combout\ & (\mips_cpu|dp|rf|R21\(15))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|Mux16~7_combout\,
	datac => \mips_cpu|dp|rf|R21\(15),
	datad => \mips_cpu|dp|rf|R29\(15),
	combout => \mips_cpu|dp|rf|Mux16~8_combout\);

-- Location: LCCOMB_X21_Y21_N14
\mips_cpu|dp|rf|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(15))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(15),
	datac => \mips_cpu|dp|rf|R18\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~9_combout\);

-- Location: LCCOMB_X22_Y21_N2
\mips_cpu|dp|rf|Mux16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux16~9_combout\ & ((\mips_cpu|dp|rf|R30\(15)))) # (!\mips_cpu|dp|rf|Mux16~9_combout\ & (\mips_cpu|dp|rf|R26\(15))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(15),
	datac => \mips_cpu|dp|rf|R30\(15),
	datad => \mips_cpu|dp|rf|Mux16~9_combout\,
	combout => \mips_cpu|dp|rf|Mux16~10_combout\);

-- Location: LCCOMB_X19_Y11_N18
\mips_cpu|dp|rf|Mux16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(15)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(15) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(15),
	datac => \mips_cpu|dp|rf|R16\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~11_combout\);

-- Location: LCCOMB_X22_Y11_N8
\mips_cpu|dp|rf|Mux16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux16~11_combout\ & ((\mips_cpu|dp|rf|R28\(15)))) # (!\mips_cpu|dp|rf|Mux16~11_combout\ & (\mips_cpu|dp|rf|R20\(15))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(15),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(15),
	datad => \mips_cpu|dp|rf|Mux16~11_combout\,
	combout => \mips_cpu|dp|rf|Mux16~12_combout\);

-- Location: LCCOMB_X22_Y17_N26
\mips_cpu|dp|rf|Mux16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux16~10_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux16~12_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux16~10_combout\,
	datac => \mips_cpu|dp|rf|Mux16~12_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux16~13_combout\);

-- Location: LCCOMB_X22_Y10_N26
\mips_cpu|dp|rf|Mux16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~14_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(15))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(15),
	datac => \mips_cpu|dp|rf|R19\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~14_combout\);

-- Location: LCCOMB_X21_Y10_N18
\mips_cpu|dp|rf|Mux16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~15_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux16~14_combout\ & ((\mips_cpu|dp|rf|R31\(15)))) # (!\mips_cpu|dp|rf|Mux16~14_combout\ & (\mips_cpu|dp|rf|R27\(15))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(15),
	datac => \mips_cpu|dp|rf|R31\(15),
	datad => \mips_cpu|dp|rf|Mux16~14_combout\,
	combout => \mips_cpu|dp|rf|Mux16~15_combout\);

-- Location: LCCOMB_X22_Y17_N4
\mips_cpu|dp|rf|Mux16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~16_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux16~13_combout\ & ((\mips_cpu|dp|rf|Mux16~15_combout\))) # (!\mips_cpu|dp|rf|Mux16~13_combout\ & (\mips_cpu|dp|rf|Mux16~8_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux16~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux16~8_combout\,
	datac => \mips_cpu|dp|rf|Mux16~13_combout\,
	datad => \mips_cpu|dp|rf|Mux16~15_combout\,
	combout => \mips_cpu|dp|rf|Mux16~16_combout\);

-- Location: LCCOMB_X23_Y19_N26
\mips_cpu|dp|rf|Mux16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(15))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(15),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux16~17_combout\);

-- Location: LCCOMB_X23_Y16_N14
\mips_cpu|dp|rf|Mux16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux16~17_combout\ & ((\mips_cpu|dp|rf|R7\(15)))) # (!\mips_cpu|dp|rf|Mux16~17_combout\ & (\mips_cpu|dp|rf|R5\(15))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(15),
	datac => \mips_cpu|dp|rf|R7\(15),
	datad => \mips_cpu|dp|rf|Mux16~17_combout\,
	combout => \mips_cpu|dp|rf|Mux16~18_combout\);

-- Location: LCCOMB_X23_Y16_N28
\mips_cpu|dp|rf|Mux16~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~19_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux16~18_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(15)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~18_combout\,
	datac => \mips_cpu|dp|rf|R1\(15),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux16~19_combout\);

-- Location: LCCOMB_X22_Y12_N0
\mips_cpu|dp|rf|Mux16~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~20_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux16~19_combout\ & ((\mips_cpu|dp|rf|R3\(15)))) # (!\mips_cpu|dp|rf|Mux16~19_combout\ & (\mips_cpu|dp|rf|R2\(15))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|Mux16~19_combout\,
	datac => \mips_cpu|dp|rf|R2\(15),
	datad => \mips_cpu|dp|rf|R3\(15),
	combout => \mips_cpu|dp|rf|Mux16~20_combout\);

-- Location: LCCOMB_X22_Y17_N22
\mips_cpu|dp|rf|Mux16~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~21_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\) # ((\mips_cpu|dp|rf|Mux16~16_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (!\mips_cpu|dp|rf|Mux16~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux16~16_combout\,
	datad => \mips_cpu|dp|rf|Mux16~20_combout\,
	combout => \mips_cpu|dp|rf|Mux16~21_combout\);

-- Location: LCCOMB_X22_Y17_N12
\mips_cpu|dp|alu|b2[15]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[15]~18_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[15]~28_combout\,
	combout => \mips_cpu|dp|alu|b2[15]~18_combout\);

-- Location: FF_X21_Y21_N17
\mips_cpu|dp|rf|R22[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(14));

-- Location: LCCOMB_X21_Y21_N16
\mips_cpu|dp|rf|Mux49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R22\(14))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R18\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(14),
	datad => \mips_cpu|dp|rf|R18\(14),
	combout => \mips_cpu|dp|rf|Mux49~0_combout\);

-- Location: LCCOMB_X21_Y21_N12
\mips_cpu|dp|rf|Mux49~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux49~0_combout\ & ((\mips_cpu|dp|rf|R30\(14)))) # (!\mips_cpu|dp|rf|Mux49~0_combout\ & (\mips_cpu|dp|rf|R26\(14))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(14),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R30\(14),
	datad => \mips_cpu|dp|rf|Mux49~0_combout\,
	combout => \mips_cpu|dp|rf|Mux49~1_combout\);

-- Location: FF_X26_Y14_N17
\mips_cpu|dp|rf|R21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(14));

-- Location: FF_X24_Y14_N25
\mips_cpu|dp|rf|R25[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(14));

-- Location: FF_X27_Y14_N17
\mips_cpu|dp|rf|R17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(14));

-- Location: LCCOMB_X24_Y14_N24
\mips_cpu|dp|rf|Mux49~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(14))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(14),
	datad => \mips_cpu|dp|rf|R17\(14),
	combout => \mips_cpu|dp|rf|Mux49~2_combout\);

-- Location: FF_X27_Y14_N11
\mips_cpu|dp|rf|R29[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(14));

-- Location: LCCOMB_X26_Y14_N16
\mips_cpu|dp|rf|Mux49~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux49~2_combout\ & (\mips_cpu|dp|rf|R29\(14))) # (!\mips_cpu|dp|rf|Mux49~2_combout\ & ((\mips_cpu|dp|rf|R21\(14)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R29\(14),
	datac => \mips_cpu|dp|rf|R21\(14),
	datad => \mips_cpu|dp|rf|Mux49~2_combout\,
	combout => \mips_cpu|dp|rf|Mux49~3_combout\);

-- Location: FF_X22_Y11_N17
\mips_cpu|dp|rf|R20[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(14));

-- Location: FF_X19_Y11_N21
\mips_cpu|dp|rf|R24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(14));

-- Location: FF_X19_Y11_N15
\mips_cpu|dp|rf|R16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(14));

-- Location: LCCOMB_X19_Y11_N20
\mips_cpu|dp|rf|Mux49~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(14)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(14),
	datac => \mips_cpu|dp|rf|R24\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux49~4_combout\);

-- Location: FF_X22_Y11_N27
\mips_cpu|dp|rf|R28[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(14));

-- Location: LCCOMB_X22_Y11_N16
\mips_cpu|dp|rf|Mux49~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~5_combout\ = (\mips_cpu|dp|rf|Mux49~4_combout\ & ((\mips_cpu|dp|rf|R28\(14)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux49~4_combout\ & (((\mips_cpu|dp|rf|R20\(14) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(14),
	datab => \mips_cpu|dp|rf|Mux49~4_combout\,
	datac => \mips_cpu|dp|rf|R20\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux49~5_combout\);

-- Location: LCCOMB_X21_Y21_N6
\mips_cpu|dp|rf|Mux49~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux49~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & \mips_cpu|dp|rf|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux49~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux49~5_combout\,
	combout => \mips_cpu|dp|rf|Mux49~6_combout\);

-- Location: LCCOMB_X22_Y10_N20
\mips_cpu|dp|rf|Mux49~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(14)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(14) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(14),
	datac => \mips_cpu|dp|rf|R23\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux49~7_combout\);

-- Location: LCCOMB_X21_Y10_N14
\mips_cpu|dp|rf|Mux49~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~8_combout\ = (\mips_cpu|dp|rf|Mux49~7_combout\ & (((\mips_cpu|dp|rf|R31\(14)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux49~7_combout\ & (\mips_cpu|dp|rf|R27\(14) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~7_combout\,
	datab => \mips_cpu|dp|rf|R27\(14),
	datac => \mips_cpu|dp|rf|R31\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux49~8_combout\);

-- Location: LCCOMB_X21_Y21_N0
\mips_cpu|dp|rf|Mux49~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~9_combout\ = (\mips_cpu|dp|rf|Mux49~6_combout\ & (((\mips_cpu|dp|rf|Mux49~8_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux49~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux49~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux49~8_combout\,
	datad => \mips_cpu|dp|rf|Mux49~1_combout\,
	combout => \mips_cpu|dp|rf|Mux49~9_combout\);

-- Location: FF_X26_Y12_N23
\mips_cpu|dp|rf|R9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(14));

-- Location: FF_X26_Y13_N9
\mips_cpu|dp|rf|R10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(14));

-- Location: FF_X26_Y13_N19
\mips_cpu|dp|rf|R8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(14));

-- Location: LCCOMB_X26_Y13_N8
\mips_cpu|dp|rf|Mux49~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|R10\(14))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R10\(14),
	datad => \mips_cpu|dp|rf|R8\(14),
	combout => \mips_cpu|dp|rf|Mux49~10_combout\);

-- Location: FF_X26_Y12_N17
\mips_cpu|dp|rf|R11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(14));

-- Location: LCCOMB_X26_Y12_N22
\mips_cpu|dp|rf|Mux49~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~11_combout\ = (\mips_cpu|dp|rf|Mux49~10_combout\ & ((\mips_cpu|dp|rf|R11\(14)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux49~10_combout\ & (((\mips_cpu|dp|rf|R9\(14) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~10_combout\,
	datab => \mips_cpu|dp|rf|R11\(14),
	datac => \mips_cpu|dp|rf|R9\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux49~11_combout\);

-- Location: FF_X23_Y18_N31
\mips_cpu|dp|rf|R2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(14));

-- Location: FF_X23_Y15_N25
\mips_cpu|dp|rf|R3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(14));

-- Location: FF_X24_Y15_N17
\mips_cpu|dp|rf|R1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(14));

-- Location: FF_X23_Y17_N19
\mips_cpu|dp|rf|R6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(14));

-- Location: FF_X17_Y15_N31
\mips_cpu|dp|rf|R5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(14));

-- Location: FF_X17_Y15_N25
\mips_cpu|dp|rf|R4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(14));

-- Location: LCCOMB_X17_Y15_N30
\mips_cpu|dp|rf|Mux49~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R5\(14)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(14) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R4\(14),
	datac => \mips_cpu|dp|rf|R5\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux49~12_combout\);

-- Location: FF_X23_Y17_N21
\mips_cpu|dp|rf|R7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(14));

-- Location: LCCOMB_X23_Y17_N18
\mips_cpu|dp|rf|Mux49~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux49~12_combout\ & (\mips_cpu|dp|rf|R7\(14))) # (!\mips_cpu|dp|rf|Mux49~12_combout\ & ((\mips_cpu|dp|rf|R6\(14)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R7\(14),
	datac => \mips_cpu|dp|rf|R6\(14),
	datad => \mips_cpu|dp|rf|Mux49~12_combout\,
	combout => \mips_cpu|dp|rf|Mux49~13_combout\);

-- Location: LCCOMB_X23_Y17_N14
\mips_cpu|dp|rf|Mux49~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux49~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(14) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(14),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux49~13_combout\,
	combout => \mips_cpu|dp|rf|Mux49~14_combout\);

-- Location: LCCOMB_X23_Y15_N24
\mips_cpu|dp|rf|Mux49~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux49~14_combout\ & ((\mips_cpu|dp|rf|R3\(14)))) # (!\mips_cpu|dp|rf|Mux49~14_combout\ & (\mips_cpu|dp|rf|R2\(14))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(14),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(14),
	datad => \mips_cpu|dp|rf|Mux49~14_combout\,
	combout => \mips_cpu|dp|rf|Mux49~15_combout\);

-- Location: LCCOMB_X23_Y18_N24
\mips_cpu|dp|rf|Mux49~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\) # ((\mips_cpu|dp|rf|Mux49~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (!\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux49~11_combout\,
	datad => \mips_cpu|dp|rf|Mux49~15_combout\,
	combout => \mips_cpu|dp|rf|Mux49~16_combout\);

-- Location: LCCOMB_X22_Y18_N8
\mips_cpu|dp|rf|Mux49~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(14)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(14) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(14),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux49~17_combout\);

-- Location: LCCOMB_X26_Y18_N16
\mips_cpu|dp|rf|Mux49~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux49~17_combout\ & (\mips_cpu|dp|rf|R15\(14))) # (!\mips_cpu|dp|rf|Mux49~17_combout\ & ((\mips_cpu|dp|rf|R14\(14)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(14),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(14),
	datad => \mips_cpu|dp|rf|Mux49~17_combout\,
	combout => \mips_cpu|dp|rf|Mux49~18_combout\);

-- Location: LCCOMB_X23_Y18_N20
\mips_cpu|dp|rf|Mux49~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux49~16_combout\ & (\mips_cpu|dp|rf|Mux49~18_combout\)) # (!\mips_cpu|dp|rf|Mux49~16_combout\ & ((\mips_cpu|dp|rf|Mux49~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~18_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux49~9_combout\,
	datad => \mips_cpu|dp|rf|Mux49~16_combout\,
	combout => \mips_cpu|dp|rf|Mux49~19_combout\);

-- Location: LCCOMB_X27_Y14_N16
\mips_cpu|dp|rf|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(14)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(14) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(14),
	datac => \mips_cpu|dp|rf|R17\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux17~2_combout\);

-- Location: LCCOMB_X27_Y14_N10
\mips_cpu|dp|rf|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux17~2_combout\ & ((\mips_cpu|dp|rf|R29\(14)))) # (!\mips_cpu|dp|rf|Mux17~2_combout\ & (\mips_cpu|dp|rf|R21\(14))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(14),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(14),
	datad => \mips_cpu|dp|rf|Mux17~2_combout\,
	combout => \mips_cpu|dp|rf|Mux17~3_combout\);

-- Location: LCCOMB_X19_Y11_N14
\mips_cpu|dp|rf|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(14)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(14) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(14),
	datac => \mips_cpu|dp|rf|R16\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux17~4_combout\);

-- Location: LCCOMB_X22_Y11_N26
\mips_cpu|dp|rf|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~5_combout\ = (\mips_cpu|dp|rf|Mux17~4_combout\ & (((\mips_cpu|dp|rf|R28\(14))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux17~4_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R20\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~4_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(14),
	datad => \mips_cpu|dp|rf|R20\(14),
	combout => \mips_cpu|dp|rf|Mux17~5_combout\);

-- Location: LCCOMB_X23_Y18_N22
\mips_cpu|dp|rf|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux17~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & \mips_cpu|dp|rf|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux17~5_combout\,
	combout => \mips_cpu|dp|rf|Mux17~6_combout\);

-- Location: LCCOMB_X26_Y13_N18
\mips_cpu|dp|rf|Mux17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R10\(14)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R8\(14) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R10\(14),
	datac => \mips_cpu|dp|rf|R8\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux17~10_combout\);

-- Location: LCCOMB_X26_Y12_N16
\mips_cpu|dp|rf|Mux17~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~11_combout\ = (\mips_cpu|dp|rf|Mux17~10_combout\ & (((\mips_cpu|dp|rf|R11\(14)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux17~10_combout\ & (\mips_cpu|dp|rf|R9\(14) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(14),
	datab => \mips_cpu|dp|rf|Mux17~10_combout\,
	datac => \mips_cpu|dp|rf|R11\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux17~11_combout\);

-- Location: LCCOMB_X17_Y15_N24
\mips_cpu|dp|rf|Mux17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R5\(14)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R4\(14) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(14),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux17~12_combout\);

-- Location: LCCOMB_X23_Y17_N20
\mips_cpu|dp|rf|Mux17~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux17~12_combout\ & ((\mips_cpu|dp|rf|R7\(14)))) # (!\mips_cpu|dp|rf|Mux17~12_combout\ & (\mips_cpu|dp|rf|R6\(14))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(14),
	datac => \mips_cpu|dp|rf|R7\(14),
	datad => \mips_cpu|dp|rf|Mux17~12_combout\,
	combout => \mips_cpu|dp|rf|Mux17~13_combout\);

-- Location: LCCOMB_X24_Y15_N16
\mips_cpu|dp|rf|Mux17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|Mux17~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~3_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux16~3_combout\ & (\mips_cpu|dp|rf|R1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~4_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(14),
	datad => \mips_cpu|dp|rf|Mux17~13_combout\,
	combout => \mips_cpu|dp|rf|Mux17~14_combout\);

-- Location: LCCOMB_X23_Y18_N30
\mips_cpu|dp|rf|Mux17~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux17~14_combout\ & (\mips_cpu|dp|rf|R3\(14))) # (!\mips_cpu|dp|rf|Mux17~14_combout\ & ((\mips_cpu|dp|rf|R2\(14)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(14),
	datac => \mips_cpu|dp|rf|R2\(14),
	datad => \mips_cpu|dp|rf|Mux17~14_combout\,
	combout => \mips_cpu|dp|rf|Mux17~15_combout\);

-- Location: LCCOMB_X23_Y18_N26
\mips_cpu|dp|rf|Mux17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\) # ((\mips_cpu|dp|rf|Mux17~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & (!\mips_cpu|dp|rf|Mux16~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux17~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux17~15_combout\,
	datad => \mips_cpu|dp|rf|Mux17~11_combout\,
	combout => \mips_cpu|dp|rf|Mux17~16_combout\);

-- Location: FF_X27_Y13_N13
\mips_cpu|dp|rf|R21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(13));

-- Location: FF_X24_Y14_N27
\mips_cpu|dp|rf|R25[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(13));

-- Location: FF_X27_Y14_N21
\mips_cpu|dp|rf|R17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(13));

-- Location: LCCOMB_X24_Y14_N26
\mips_cpu|dp|rf|Mux50~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(13)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(13),
	datac => \mips_cpu|dp|rf|R25\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux50~2_combout\);

-- Location: FF_X27_Y14_N7
\mips_cpu|dp|rf|R29[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(13));

-- Location: LCCOMB_X27_Y14_N6
\mips_cpu|dp|rf|Mux50~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux50~2_combout\ & ((\mips_cpu|dp|rf|R29\(13)))) # (!\mips_cpu|dp|rf|Mux50~2_combout\ & (\mips_cpu|dp|rf|R21\(13))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R21\(13),
	datac => \mips_cpu|dp|rf|R29\(13),
	datad => \mips_cpu|dp|rf|Mux50~2_combout\,
	combout => \mips_cpu|dp|rf|Mux50~3_combout\);

-- Location: FF_X20_Y22_N23
\mips_cpu|dp|rf|R26[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(13));

-- Location: FF_X17_Y13_N29
\mips_cpu|dp|rf|R22[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(13));

-- Location: FF_X17_Y13_N31
\mips_cpu|dp|rf|R18[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(13));

-- Location: LCCOMB_X17_Y13_N28
\mips_cpu|dp|rf|Mux50~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(13)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux50~4_combout\);

-- Location: FF_X20_Y22_N9
\mips_cpu|dp|rf|R30[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(13));

-- Location: LCCOMB_X20_Y22_N22
\mips_cpu|dp|rf|Mux50~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux50~4_combout\ & (\mips_cpu|dp|rf|R30\(13))) # (!\mips_cpu|dp|rf|Mux50~4_combout\ & ((\mips_cpu|dp|rf|R26\(13)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R30\(13),
	datac => \mips_cpu|dp|rf|R26\(13),
	datad => \mips_cpu|dp|rf|Mux50~4_combout\,
	combout => \mips_cpu|dp|rf|Mux50~5_combout\);

-- Location: FF_X15_Y18_N29
\mips_cpu|dp|rf|R24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(13));

-- Location: FF_X15_Y18_N15
\mips_cpu|dp|rf|R16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(13));

-- Location: LCCOMB_X15_Y18_N28
\mips_cpu|dp|rf|Mux50~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(13)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(13),
	datac => \mips_cpu|dp|rf|R24\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux50~6_combout\);

-- Location: FF_X22_Y10_N1
\mips_cpu|dp|rf|R23[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(13));

-- Location: FF_X22_Y10_N11
\mips_cpu|dp|rf|R19[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(13));

-- Location: LCCOMB_X22_Y10_N0
\mips_cpu|dp|rf|Mux50~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(13)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(13) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux50~9_combout\);

-- Location: FF_X15_Y19_N19
\mips_cpu|dp|rf|R3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[13]~103_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(13));

-- Location: FF_X23_Y16_N1
\mips_cpu|dp|rf|R1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(13));

-- Location: FF_X26_Y15_N27
\mips_cpu|dp|rf|R6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(13));

-- Location: FF_X26_Y15_N13
\mips_cpu|dp|rf|R4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(13));

-- Location: LCCOMB_X26_Y15_N26
\mips_cpu|dp|rf|Mux50~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|R6\(13))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R6\(13),
	datad => \mips_cpu|dp|rf|R4\(13),
	combout => \mips_cpu|dp|rf|Mux50~12_combout\);

-- Location: LCCOMB_X26_Y18_N18
\mips_cpu|dp|rf|Mux50~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R14\(13))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(13),
	datad => \mips_cpu|dp|rf|R12\(13),
	combout => \mips_cpu|dp|rf|Mux50~17_combout\);

-- Location: LCCOMB_X22_Y18_N28
\mips_cpu|dp|rf|Mux50~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux50~17_combout\ & ((\mips_cpu|dp|rf|R15\(13)))) # (!\mips_cpu|dp|rf|Mux50~17_combout\ & (\mips_cpu|dp|rf|R13\(13))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux50~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux50~17_combout\,
	datac => \mips_cpu|dp|rf|R13\(13),
	datad => \mips_cpu|dp|rf|R15\(13),
	combout => \mips_cpu|dp|rf|Mux50~18_combout\);

-- Location: LCCOMB_X27_Y14_N20
\mips_cpu|dp|rf|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(13)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(13) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(13),
	datac => \mips_cpu|dp|rf|R17\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux18~2_combout\);

-- Location: LCCOMB_X27_Y13_N12
\mips_cpu|dp|rf|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux18~2_combout\ & (\mips_cpu|dp|rf|R29\(13))) # (!\mips_cpu|dp|rf|Mux18~2_combout\ & ((\mips_cpu|dp|rf|R21\(13)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R21\(13),
	datad => \mips_cpu|dp|rf|Mux18~2_combout\,
	combout => \mips_cpu|dp|rf|Mux18~3_combout\);

-- Location: LCCOMB_X17_Y13_N30
\mips_cpu|dp|rf|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(13))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(13),
	datac => \mips_cpu|dp|rf|R18\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux18~4_combout\);

-- Location: LCCOMB_X20_Y22_N8
\mips_cpu|dp|rf|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~5_combout\ = (\mips_cpu|dp|rf|Mux18~4_combout\ & (((\mips_cpu|dp|rf|R30\(13)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux18~4_combout\ & (\mips_cpu|dp|rf|R26\(13) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~4_combout\,
	datab => \mips_cpu|dp|rf|R26\(13),
	datac => \mips_cpu|dp|rf|R30\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux18~5_combout\);

-- Location: LCCOMB_X15_Y18_N14
\mips_cpu|dp|rf|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(13)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(13),
	datad => \mips_cpu|dp|rf|R24\(13),
	combout => \mips_cpu|dp|rf|Mux18~6_combout\);

-- Location: LCCOMB_X19_Y15_N4
\mips_cpu|dp|rf|Mux18~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux18~6_combout\ & ((\mips_cpu|dp|rf|R28\(13)))) # (!\mips_cpu|dp|rf|Mux18~6_combout\ & (\mips_cpu|dp|rf|R20\(13))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(13),
	datad => \mips_cpu|dp|rf|Mux18~6_combout\,
	combout => \mips_cpu|dp|rf|Mux18~7_combout\);

-- Location: LCCOMB_X19_Y15_N18
\mips_cpu|dp|rf|Mux18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux18~5_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux18~7_combout\,
	datac => \mips_cpu|dp|rf|Mux18~5_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux18~8_combout\);

-- Location: LCCOMB_X22_Y10_N10
\mips_cpu|dp|rf|Mux18~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(13))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(13),
	datac => \mips_cpu|dp|rf|R19\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux18~9_combout\);

-- Location: LCCOMB_X22_Y13_N14
\mips_cpu|dp|rf|Mux18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux18~9_combout\ & ((\mips_cpu|dp|rf|R31\(13)))) # (!\mips_cpu|dp|rf|Mux18~9_combout\ & (\mips_cpu|dp|rf|R27\(13))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(13),
	datac => \mips_cpu|dp|rf|R31\(13),
	datad => \mips_cpu|dp|rf|Mux18~9_combout\,
	combout => \mips_cpu|dp|rf|Mux18~10_combout\);

-- Location: LCCOMB_X19_Y15_N12
\mips_cpu|dp|rf|Mux18~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux18~8_combout\ & (\mips_cpu|dp|rf|Mux18~10_combout\)) # (!\mips_cpu|dp|rf|Mux18~8_combout\ & ((\mips_cpu|dp|rf|Mux18~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux18~10_combout\,
	datac => \mips_cpu|dp|rf|Mux18~3_combout\,
	datad => \mips_cpu|dp|rf|Mux18~8_combout\,
	combout => \mips_cpu|dp|rf|Mux18~11_combout\);

-- Location: LCCOMB_X26_Y15_N12
\mips_cpu|dp|rf|Mux18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R6\(13)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R4\(13) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux18~12_combout\);

-- Location: LCCOMB_X23_Y16_N26
\mips_cpu|dp|rf|Mux18~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~13_combout\ = (\mips_cpu|dp|rf|Mux18~12_combout\ & (((\mips_cpu|dp|rf|R7\(13)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux18~12_combout\ & (\mips_cpu|dp|rf|R5\(13) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(13),
	datab => \mips_cpu|dp|rf|Mux18~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux18~13_combout\);

-- Location: LCCOMB_X23_Y16_N0
\mips_cpu|dp|rf|Mux18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux18~13_combout\) # ((!\mips_cpu|dp|rf|Mux16~3_combout\)))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|R1\(13) & \mips_cpu|dp|rf|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(13),
	datad => \mips_cpu|dp|rf|Mux16~3_combout\,
	combout => \mips_cpu|dp|rf|Mux18~14_combout\);

-- Location: LCCOMB_X15_Y19_N0
\mips_cpu|dp|rf|Mux18~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux18~14_combout\ & (\mips_cpu|dp|rf|R3\(13))) # (!\mips_cpu|dp|rf|Mux18~14_combout\ & ((\mips_cpu|dp|rf|R2\(13)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(13),
	datac => \mips_cpu|dp|rf|R2\(13),
	datad => \mips_cpu|dp|rf|Mux18~14_combout\,
	combout => \mips_cpu|dp|rf|Mux18~15_combout\);

-- Location: LCCOMB_X19_Y15_N30
\mips_cpu|dp|rf|Mux18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux16~0_combout\)) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux18~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux18~15_combout\,
	datad => \mips_cpu|dp|rf|Mux18~11_combout\,
	combout => \mips_cpu|dp|rf|Mux18~16_combout\);

-- Location: LCCOMB_X19_Y15_N28
\mips_cpu|dp|alu|b2[13]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[13]~20_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[13]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[13]~30_combout\,
	combout => \mips_cpu|dp|alu|b2[13]~20_combout\);

-- Location: FF_X21_Y21_N11
\mips_cpu|dp|rf|R18[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(12));

-- Location: LCCOMB_X22_Y10_N4
\mips_cpu|dp|rf|Mux51~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R23\(12)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux51~7_combout\);

-- Location: FF_X19_Y16_N21
\mips_cpu|dp|rf|R9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(12));

-- Location: FF_X23_Y11_N3
\mips_cpu|dp|rf|R10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(12));

-- Location: FF_X23_Y11_N29
\mips_cpu|dp|rf|R8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(12));

-- Location: LCCOMB_X23_Y11_N2
\mips_cpu|dp|rf|Mux51~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R10\(12)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(12) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R8\(12),
	datac => \mips_cpu|dp|rf|R10\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux51~10_combout\);

-- Location: FF_X19_Y16_N7
\mips_cpu|dp|rf|R11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(12));

-- Location: LCCOMB_X19_Y16_N20
\mips_cpu|dp|rf|Mux51~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux51~10_combout\ & ((\mips_cpu|dp|rf|R11\(12)))) # (!\mips_cpu|dp|rf|Mux51~10_combout\ & (\mips_cpu|dp|rf|R9\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux51~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux51~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(12),
	datad => \mips_cpu|dp|rf|R11\(12),
	combout => \mips_cpu|dp|rf|Mux51~11_combout\);

-- Location: FF_X20_Y14_N11
\mips_cpu|dp|rf|R2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(12));

-- Location: FF_X21_Y18_N23
\mips_cpu|dp|rf|R3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(12));

-- Location: FF_X20_Y14_N21
\mips_cpu|dp|rf|R1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(12));

-- Location: FF_X27_Y16_N31
\mips_cpu|dp|rf|R6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(12));

-- Location: FF_X16_Y16_N13
\mips_cpu|dp|rf|R5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(12));

-- Location: FF_X16_Y16_N23
\mips_cpu|dp|rf|R4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(12));

-- Location: LCCOMB_X16_Y16_N12
\mips_cpu|dp|rf|Mux51~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R5\(12)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(12) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux51~12_combout\);

-- Location: FF_X27_Y16_N1
\mips_cpu|dp|rf|R7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(12));

-- Location: LCCOMB_X27_Y16_N30
\mips_cpu|dp|rf|Mux51~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~13_combout\ = (\mips_cpu|dp|rf|Mux51~12_combout\ & (((\mips_cpu|dp|rf|R7\(12))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux51~12_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R6\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux51~12_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(12),
	datad => \mips_cpu|dp|rf|R7\(12),
	combout => \mips_cpu|dp|rf|Mux51~13_combout\);

-- Location: LCCOMB_X27_Y16_N18
\mips_cpu|dp|rf|Mux51~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|Mux51~13_combout\)) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|R1\(12)))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~3_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux51~13_combout\,
	datad => \mips_cpu|dp|rf|R1\(12),
	combout => \mips_cpu|dp|rf|Mux51~14_combout\);

-- Location: LCCOMB_X21_Y18_N22
\mips_cpu|dp|rf|Mux51~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~15_combout\ = (\mips_cpu|dp|rf|Mux51~14_combout\ & (((\mips_cpu|dp|rf|R3\(12)) # (!\mips_cpu|dp|rf|Mux63~2_combout\)))) # (!\mips_cpu|dp|rf|Mux51~14_combout\ & (\mips_cpu|dp|rf|R2\(12) & ((\mips_cpu|dp|rf|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(12),
	datab => \mips_cpu|dp|rf|Mux51~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(12),
	datad => \mips_cpu|dp|rf|Mux63~2_combout\,
	combout => \mips_cpu|dp|rf|Mux51~15_combout\);

-- Location: LCCOMB_X20_Y14_N22
\mips_cpu|dp|rf|Mux51~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux63~0_combout\)) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux51~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux51~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux51~11_combout\,
	datad => \mips_cpu|dp|rf|Mux51~15_combout\,
	combout => \mips_cpu|dp|rf|Mux51~16_combout\);

-- Location: LCCOMB_X21_Y21_N10
\mips_cpu|dp|rf|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(12))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux19~0_combout\);

-- Location: LCCOMB_X19_Y21_N26
\mips_cpu|dp|rf|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux19~0_combout\ & ((\mips_cpu|dp|rf|R30\(12)))) # (!\mips_cpu|dp|rf|Mux19~0_combout\ & (\mips_cpu|dp|rf|R26\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(12),
	datac => \mips_cpu|dp|rf|R30\(12),
	datad => \mips_cpu|dp|rf|Mux19~0_combout\,
	combout => \mips_cpu|dp|rf|Mux19~1_combout\);

-- Location: LCCOMB_X23_Y11_N28
\mips_cpu|dp|rf|Mux19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(12))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R10\(12),
	datac => \mips_cpu|dp|rf|R8\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux19~10_combout\);

-- Location: LCCOMB_X19_Y16_N6
\mips_cpu|dp|rf|Mux19~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux19~10_combout\ & ((\mips_cpu|dp|rf|R11\(12)))) # (!\mips_cpu|dp|rf|Mux19~10_combout\ & (\mips_cpu|dp|rf|R9\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(12),
	datac => \mips_cpu|dp|rf|R11\(12),
	datad => \mips_cpu|dp|rf|Mux19~10_combout\,
	combout => \mips_cpu|dp|rf|Mux19~11_combout\);

-- Location: LCCOMB_X16_Y16_N22
\mips_cpu|dp|rf|Mux19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R5\(12))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R4\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux19~12_combout\);

-- Location: LCCOMB_X27_Y16_N0
\mips_cpu|dp|rf|Mux19~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux19~12_combout\ & ((\mips_cpu|dp|rf|R7\(12)))) # (!\mips_cpu|dp|rf|Mux19~12_combout\ & (\mips_cpu|dp|rf|R6\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(12),
	datac => \mips_cpu|dp|rf|R7\(12),
	datad => \mips_cpu|dp|rf|Mux19~12_combout\,
	combout => \mips_cpu|dp|rf|Mux19~13_combout\);

-- Location: LCCOMB_X20_Y14_N20
\mips_cpu|dp|rf|Mux19~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux19~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(12)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux19~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(12),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux19~14_combout\);

-- Location: LCCOMB_X20_Y14_N10
\mips_cpu|dp|rf|Mux19~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux19~14_combout\ & (\mips_cpu|dp|rf|R3\(12))) # (!\mips_cpu|dp|rf|Mux19~14_combout\ & ((\mips_cpu|dp|rf|R2\(12)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(12),
	datac => \mips_cpu|dp|rf|R2\(12),
	datad => \mips_cpu|dp|rf|Mux19~14_combout\,
	combout => \mips_cpu|dp|rf|Mux19~15_combout\);

-- Location: LCCOMB_X20_Y14_N30
\mips_cpu|dp|rf|Mux19~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux19~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~15_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux19~11_combout\,
	combout => \mips_cpu|dp|rf|Mux19~16_combout\);

-- Location: FF_X23_Y11_N15
\mips_cpu|dp|rf|R8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(11));

-- Location: LCCOMB_X24_Y14_N14
\mips_cpu|dp|rf|Mux52~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(11)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(11) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux52~2_combout\);

-- Location: LCCOMB_X27_Y14_N14
\mips_cpu|dp|rf|Mux52~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux52~2_combout\ & ((\mips_cpu|dp|rf|R29\(11)))) # (!\mips_cpu|dp|rf|Mux52~2_combout\ & (\mips_cpu|dp|rf|R21\(11))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R21\(11),
	datac => \mips_cpu|dp|rf|R29\(11),
	datad => \mips_cpu|dp|rf|Mux52~2_combout\,
	combout => \mips_cpu|dp|rf|Mux52~3_combout\);

-- Location: FF_X14_Y15_N19
\mips_cpu|dp|rf|R26[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(11));

-- Location: LCCOMB_X15_Y15_N4
\mips_cpu|dp|rf|Mux52~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(11)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(11) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R22\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux52~4_combout\);

-- Location: LCCOMB_X14_Y15_N18
\mips_cpu|dp|rf|Mux52~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~5_combout\ = (\mips_cpu|dp|rf|Mux52~4_combout\ & ((\mips_cpu|dp|rf|R30\(11)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux52~4_combout\ & (((\mips_cpu|dp|rf|R26\(11) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~4_combout\,
	datab => \mips_cpu|dp|rf|R30\(11),
	datac => \mips_cpu|dp|rf|R26\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux52~5_combout\);

-- Location: FF_X14_Y20_N23
\mips_cpu|dp|rf|R24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(11));

-- Location: LCCOMB_X14_Y20_N22
\mips_cpu|dp|rf|Mux52~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((\mips_cpu|dp|rf|R24\(11))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R16\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(11),
	datad => \mips_cpu|dp|rf|R16\(11),
	combout => \mips_cpu|dp|rf|Mux52~6_combout\);

-- Location: FF_X21_Y13_N31
\mips_cpu|dp|rf|R19[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(11));

-- Location: FF_X19_Y17_N23
\mips_cpu|dp|rf|R2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(11));

-- Location: FF_X19_Y17_N1
\mips_cpu|dp|rf|R1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(11));

-- Location: FF_X19_Y14_N27
\mips_cpu|dp|rf|R7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(11));

-- Location: FF_X22_Y18_N21
\mips_cpu|dp|rf|R13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(11));

-- Location: FF_X21_Y18_N29
\mips_cpu|dp|rf|R14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(11));

-- Location: FF_X22_Y18_N15
\mips_cpu|dp|rf|R12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(11));

-- Location: LCCOMB_X21_Y18_N28
\mips_cpu|dp|rf|Mux52~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R14\(11))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(11),
	datad => \mips_cpu|dp|rf|R12\(11),
	combout => \mips_cpu|dp|rf|Mux52~17_combout\);

-- Location: FF_X19_Y19_N31
\mips_cpu|dp|rf|R15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(11));

-- Location: LCCOMB_X22_Y18_N20
\mips_cpu|dp|rf|Mux52~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~18_combout\ = (\mips_cpu|dp|rf|Mux52~17_combout\ & ((\mips_cpu|dp|rf|R15\(11)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux52~17_combout\ & (((\mips_cpu|dp|rf|R13\(11) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~17_combout\,
	datab => \mips_cpu|dp|rf|R15\(11),
	datac => \mips_cpu|dp|rf|R13\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux52~18_combout\);

-- Location: LCCOMB_X23_Y11_N14
\mips_cpu|dp|rf|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(11)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R8\(11) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(11),
	datac => \mips_cpu|dp|rf|R8\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux20~0_combout\);

-- Location: LCCOMB_X21_Y13_N30
\mips_cpu|dp|rf|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(11))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(11),
	datac => \mips_cpu|dp|rf|R19\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux20~9_combout\);

-- Location: LCCOMB_X21_Y14_N14
\mips_cpu|dp|rf|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(11))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux20~12_combout\);

-- Location: LCCOMB_X19_Y14_N26
\mips_cpu|dp|rf|Mux20~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~13_combout\ = (\mips_cpu|dp|rf|Mux20~12_combout\ & (((\mips_cpu|dp|rf|R7\(11)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux20~12_combout\ & (\mips_cpu|dp|rf|R5\(11) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~12_combout\,
	datab => \mips_cpu|dp|rf|R5\(11),
	datac => \mips_cpu|dp|rf|R7\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux20~13_combout\);

-- Location: LCCOMB_X19_Y17_N0
\mips_cpu|dp|rf|Mux20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux20~13_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(11))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(11),
	datad => \mips_cpu|dp|rf|Mux20~13_combout\,
	combout => \mips_cpu|dp|rf|Mux20~14_combout\);

-- Location: LCCOMB_X19_Y17_N22
\mips_cpu|dp|rf|Mux20~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux20~14_combout\ & (\mips_cpu|dp|rf|R3\(11))) # (!\mips_cpu|dp|rf|Mux20~14_combout\ & ((\mips_cpu|dp|rf|R2\(11)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(11),
	datab => \mips_cpu|dp|rf|Mux16~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(11),
	datad => \mips_cpu|dp|rf|Mux20~14_combout\,
	combout => \mips_cpu|dp|rf|Mux20~15_combout\);

-- Location: LCCOMB_X22_Y18_N14
\mips_cpu|dp|rf|Mux20~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R14\(11))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R12\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R14\(11),
	datac => \mips_cpu|dp|rf|R12\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux20~17_combout\);

-- Location: LCCOMB_X19_Y19_N30
\mips_cpu|dp|rf|Mux20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux20~17_combout\ & ((\mips_cpu|dp|rf|R15\(11)))) # (!\mips_cpu|dp|rf|Mux20~17_combout\ & (\mips_cpu|dp|rf|R13\(11))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(11),
	datac => \mips_cpu|dp|rf|R15\(11),
	datad => \mips_cpu|dp|rf|Mux20~17_combout\,
	combout => \mips_cpu|dp|rf|Mux20~18_combout\);

-- Location: FF_X15_Y13_N11
\mips_cpu|dp|rf|R18[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(10));

-- Location: FF_X19_Y21_N15
\mips_cpu|dp|rf|R30[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(10));

-- Location: FF_X19_Y11_N5
\mips_cpu|dp|rf|R24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(10));

-- Location: FF_X19_Y11_N23
\mips_cpu|dp|rf|R16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(10));

-- Location: LCCOMB_X19_Y11_N4
\mips_cpu|dp|rf|Mux53~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R24\(10)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(10) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R24\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux53~4_combout\);

-- Location: LCCOMB_X15_Y14_N20
\mips_cpu|dp|rf|Mux53~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~5_combout\ = (\mips_cpu|dp|rf|Mux53~4_combout\ & ((\mips_cpu|dp|rf|R28\(10)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux53~4_combout\ & (((\mips_cpu|dp|rf|R20\(10) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(10),
	datab => \mips_cpu|dp|rf|Mux53~4_combout\,
	datac => \mips_cpu|dp|rf|R20\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux53~5_combout\);

-- Location: LCCOMB_X17_Y10_N8
\mips_cpu|dp|rf|Mux53~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(10)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(10) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(10),
	datac => \mips_cpu|dp|rf|R23\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux53~7_combout\);

-- Location: FF_X21_Y10_N23
\mips_cpu|dp|rf|R31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(10));

-- Location: LCCOMB_X21_Y10_N22
\mips_cpu|dp|rf|Mux53~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~8_combout\ = (\mips_cpu|dp|rf|Mux53~7_combout\ & (((\mips_cpu|dp|rf|R31\(10)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux53~7_combout\ & (\mips_cpu|dp|rf|R27\(10) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~7_combout\,
	datab => \mips_cpu|dp|rf|R27\(10),
	datac => \mips_cpu|dp|rf|R31\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux53~8_combout\);

-- Location: FF_X24_Y13_N23
\mips_cpu|dp|rf|R9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(10));

-- Location: LCCOMB_X26_Y13_N12
\mips_cpu|dp|rf|Mux53~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R10\(10)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R10\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux53~10_combout\);

-- Location: LCCOMB_X24_Y13_N22
\mips_cpu|dp|rf|Mux53~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux53~10_combout\ & (\mips_cpu|dp|rf|R11\(10))) # (!\mips_cpu|dp|rf|Mux53~10_combout\ & ((\mips_cpu|dp|rf|R9\(10)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R11\(10),
	datac => \mips_cpu|dp|rf|R9\(10),
	datad => \mips_cpu|dp|rf|Mux53~10_combout\,
	combout => \mips_cpu|dp|rf|Mux53~11_combout\);

-- Location: FF_X17_Y14_N23
\mips_cpu|dp|rf|R6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(10));

-- Location: FF_X17_Y19_N29
\mips_cpu|dp|rf|R5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(10));

-- Location: FF_X17_Y19_N31
\mips_cpu|dp|rf|R4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(10));

-- Location: LCCOMB_X17_Y19_N28
\mips_cpu|dp|rf|Mux53~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R5\(10)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R5\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux53~12_combout\);

-- Location: FF_X17_Y14_N1
\mips_cpu|dp|rf|R7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(10));

-- Location: LCCOMB_X17_Y14_N22
\mips_cpu|dp|rf|Mux53~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~13_combout\ = (\mips_cpu|dp|rf|Mux53~12_combout\ & (((\mips_cpu|dp|rf|R7\(10))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux53~12_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R6\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~12_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(10),
	datad => \mips_cpu|dp|rf|R7\(10),
	combout => \mips_cpu|dp|rf|Mux53~13_combout\);

-- Location: LCCOMB_X15_Y13_N10
\mips_cpu|dp|rf|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(10),
	datad => \mips_cpu|dp|rf|R22\(10),
	combout => \mips_cpu|dp|rf|Mux21~0_combout\);

-- Location: LCCOMB_X19_Y21_N14
\mips_cpu|dp|rf|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux21~0_combout\ & ((\mips_cpu|dp|rf|R30\(10)))) # (!\mips_cpu|dp|rf|Mux21~0_combout\ & (\mips_cpu|dp|rf|R26\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(10),
	datac => \mips_cpu|dp|rf|R30\(10),
	datad => \mips_cpu|dp|rf|Mux21~0_combout\,
	combout => \mips_cpu|dp|rf|Mux21~1_combout\);

-- Location: LCCOMB_X19_Y11_N22
\mips_cpu|dp|rf|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(10)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(10) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(10),
	datac => \mips_cpu|dp|rf|R16\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux21~4_combout\);

-- Location: LCCOMB_X17_Y19_N30
\mips_cpu|dp|rf|Mux21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|R5\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R4\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(10),
	datad => \mips_cpu|dp|rf|R5\(10),
	combout => \mips_cpu|dp|rf|Mux21~12_combout\);

-- Location: LCCOMB_X17_Y14_N0
\mips_cpu|dp|rf|Mux21~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux21~12_combout\ & ((\mips_cpu|dp|rf|R7\(10)))) # (!\mips_cpu|dp|rf|Mux21~12_combout\ & (\mips_cpu|dp|rf|R6\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(10),
	datac => \mips_cpu|dp|rf|R7\(10),
	datad => \mips_cpu|dp|rf|Mux21~12_combout\,
	combout => \mips_cpu|dp|rf|Mux21~13_combout\);

-- Location: LCCOMB_X21_Y15_N22
\mips_cpu|dp|alu|b2[10]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[10]~23_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[10]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[10]~33_combout\,
	combout => \mips_cpu|dp|alu|b2[10]~23_combout\);

-- Location: FF_X23_Y11_N27
\mips_cpu|dp|rf|R8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(9));

-- Location: FF_X21_Y22_N23
\mips_cpu|dp|rf|R18[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(9));

-- Location: FF_X20_Y20_N29
\mips_cpu|dp|rf|R24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(9));

-- Location: FF_X20_Y20_N15
\mips_cpu|dp|rf|R16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(9));

-- Location: LCCOMB_X20_Y20_N28
\mips_cpu|dp|rf|Mux54~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R24\(9)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(9) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R16\(9),
	datac => \mips_cpu|dp|rf|R24\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux54~6_combout\);

-- Location: FF_X16_Y22_N13
\mips_cpu|dp|rf|R27[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(9));

-- Location: FF_X16_Y22_N23
\mips_cpu|dp|rf|R23[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(9));

-- Location: FF_X17_Y22_N5
\mips_cpu|dp|rf|R19[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(9));

-- Location: LCCOMB_X16_Y22_N22
\mips_cpu|dp|rf|Mux54~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(9)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(9) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(9),
	datac => \mips_cpu|dp|rf|R23\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux54~9_combout\);

-- Location: FF_X17_Y22_N15
\mips_cpu|dp|rf|R31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(9));

-- Location: LCCOMB_X16_Y22_N12
\mips_cpu|dp|rf|Mux54~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~10_combout\ = (\mips_cpu|dp|rf|Mux54~9_combout\ & ((\mips_cpu|dp|rf|R31\(9)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux54~9_combout\ & (((\mips_cpu|dp|rf|R27\(9) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~9_combout\,
	datab => \mips_cpu|dp|rf|R31\(9),
	datac => \mips_cpu|dp|rf|R27\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux54~10_combout\);

-- Location: FF_X17_Y16_N3
\mips_cpu|dp|rf|R5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(9));

-- Location: FF_X17_Y17_N9
\mips_cpu|dp|rf|R6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(9));

-- Location: FF_X17_Y17_N3
\mips_cpu|dp|rf|R4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(9));

-- Location: LCCOMB_X17_Y17_N8
\mips_cpu|dp|rf|Mux54~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(9)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(9) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(9),
	datac => \mips_cpu|dp|rf|R6\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux54~12_combout\);

-- Location: FF_X17_Y16_N13
\mips_cpu|dp|rf|R7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(9));

-- Location: LCCOMB_X17_Y16_N2
\mips_cpu|dp|rf|Mux54~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux54~12_combout\ & (\mips_cpu|dp|rf|R7\(9))) # (!\mips_cpu|dp|rf|Mux54~12_combout\ & ((\mips_cpu|dp|rf|R5\(9)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(9),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(9),
	datad => \mips_cpu|dp|rf|Mux54~12_combout\,
	combout => \mips_cpu|dp|rf|Mux54~13_combout\);

-- Location: LCCOMB_X17_Y20_N26
\mips_cpu|dp|rf|Mux54~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux54~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(9) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~4_combout\,
	datab => \mips_cpu|dp|rf|R1\(9),
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux54~13_combout\,
	combout => \mips_cpu|dp|rf|Mux54~14_combout\);

-- Location: LCCOMB_X23_Y11_N26
\mips_cpu|dp|rf|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(9)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(9) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(9),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux22~0_combout\);

-- Location: LCCOMB_X23_Y14_N24
\mips_cpu|dp|rf|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(9)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(9) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(9),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux22~2_combout\);

-- Location: LCCOMB_X23_Y14_N6
\mips_cpu|dp|rf|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~3_combout\ = (\mips_cpu|dp|rf|Mux22~2_combout\ & ((\mips_cpu|dp|rf|R29\(9)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux22~2_combout\ & (((\mips_cpu|dp|rf|R21\(9) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(9),
	datab => \mips_cpu|dp|rf|Mux22~2_combout\,
	datac => \mips_cpu|dp|rf|R21\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux22~3_combout\);

-- Location: LCCOMB_X21_Y22_N22
\mips_cpu|dp|rf|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R22\(9)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|R18\(9) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R22\(9),
	datac => \mips_cpu|dp|rf|R18\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux22~4_combout\);

-- Location: LCCOMB_X22_Y22_N12
\mips_cpu|dp|rf|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~5_combout\ = (\mips_cpu|dp|rf|Mux22~4_combout\ & (((\mips_cpu|dp|rf|R30\(9)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux22~4_combout\ & (\mips_cpu|dp|rf|R26\(9) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(9),
	datab => \mips_cpu|dp|rf|Mux22~4_combout\,
	datac => \mips_cpu|dp|rf|R30\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux22~5_combout\);

-- Location: LCCOMB_X20_Y20_N14
\mips_cpu|dp|rf|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(9)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(9) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(9),
	datac => \mips_cpu|dp|rf|R16\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux22~6_combout\);

-- Location: LCCOMB_X22_Y20_N28
\mips_cpu|dp|rf|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~7_combout\ = (\mips_cpu|dp|rf|Mux22~6_combout\ & (((\mips_cpu|dp|rf|R28\(9)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux22~6_combout\ & (\mips_cpu|dp|rf|R20\(9) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(9),
	datac => \mips_cpu|dp|rf|R28\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux22~7_combout\);

-- Location: LCCOMB_X22_Y20_N20
\mips_cpu|dp|rf|Mux22~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux22~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & \mips_cpu|dp|rf|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux22~5_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux22~7_combout\,
	combout => \mips_cpu|dp|rf|Mux22~8_combout\);

-- Location: LCCOMB_X17_Y22_N4
\mips_cpu|dp|rf|Mux22~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R23\(9)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R19\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R19\(9),
	datad => \mips_cpu|dp|rf|R23\(9),
	combout => \mips_cpu|dp|rf|Mux22~9_combout\);

-- Location: LCCOMB_X17_Y22_N14
\mips_cpu|dp|rf|Mux22~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~10_combout\ = (\mips_cpu|dp|rf|Mux22~9_combout\ & (((\mips_cpu|dp|rf|R31\(9)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux22~9_combout\ & (\mips_cpu|dp|rf|R27\(9) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(9),
	datab => \mips_cpu|dp|rf|Mux22~9_combout\,
	datac => \mips_cpu|dp|rf|R31\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux22~10_combout\);

-- Location: LCCOMB_X22_Y20_N6
\mips_cpu|dp|rf|Mux22~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~11_combout\ = (\mips_cpu|dp|rf|Mux22~8_combout\ & ((\mips_cpu|dp|rf|Mux22~10_combout\) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux22~8_combout\ & 
-- (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & \mips_cpu|dp|rf|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~10_combout\,
	datab => \mips_cpu|dp|rf|Mux22~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux22~3_combout\,
	combout => \mips_cpu|dp|rf|Mux22~11_combout\);

-- Location: LCCOMB_X17_Y17_N2
\mips_cpu|dp|rf|Mux22~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(9))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R6\(9),
	datac => \mips_cpu|dp|rf|R4\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux22~12_combout\);

-- Location: LCCOMB_X17_Y16_N12
\mips_cpu|dp|rf|Mux22~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux22~12_combout\ & (\mips_cpu|dp|rf|R7\(9))) # (!\mips_cpu|dp|rf|Mux22~12_combout\ & ((\mips_cpu|dp|rf|R5\(9)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux22~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux22~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(9),
	datad => \mips_cpu|dp|rf|R5\(9),
	combout => \mips_cpu|dp|rf|Mux22~13_combout\);

-- Location: LCCOMB_X22_Y20_N4
\mips_cpu|dp|srcbmux|y[9]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[9]~34_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) & (!\mips_cpu|c|md|Decoder0~2_combout\))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux22~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9),
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux22~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[9]~34_combout\);

-- Location: LCCOMB_X22_Y20_N22
\mips_cpu|dp|alu|b2[9]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[9]~24_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[9]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|Mux0~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[9]~34_combout\,
	combout => \mips_cpu|dp|alu|b2[9]~24_combout\);

-- Location: FF_X15_Y13_N23
\mips_cpu|dp|rf|R22[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(8));

-- Location: LCCOMB_X15_Y13_N22
\mips_cpu|dp|rf|Mux55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(8)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(8) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(8),
	datac => \mips_cpu|dp|rf|R22\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux55~0_combout\);

-- Location: FF_X14_Y15_N23
\mips_cpu|dp|rf|R30[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(8));

-- Location: LCCOMB_X14_Y15_N22
\mips_cpu|dp|rf|Mux55~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~1_combout\ = (\mips_cpu|dp|rf|Mux55~0_combout\ & (((\mips_cpu|dp|rf|R30\(8)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux55~0_combout\ & (\mips_cpu|dp|rf|R26\(8) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(8),
	datab => \mips_cpu|dp|rf|Mux55~0_combout\,
	datac => \mips_cpu|dp|rf|R30\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux55~1_combout\);

-- Location: FF_X15_Y12_N7
\mips_cpu|dp|rf|R17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(8));

-- Location: FF_X14_Y16_N13
\mips_cpu|dp|rf|R29[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(8));

-- Location: LCCOMB_X19_Y11_N8
\mips_cpu|dp|rf|Mux55~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(8)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(8),
	datac => \mips_cpu|dp|rf|R24\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux55~4_combout\);

-- Location: LCCOMB_X21_Y20_N22
\mips_cpu|dp|rf|Mux55~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux55~4_combout\ & (\mips_cpu|dp|rf|R28\(8))) # (!\mips_cpu|dp|rf|Mux55~4_combout\ & ((\mips_cpu|dp|rf|R20\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R28\(8),
	datac => \mips_cpu|dp|rf|R20\(8),
	datad => \mips_cpu|dp|rf|Mux55~4_combout\,
	combout => \mips_cpu|dp|rf|Mux55~5_combout\);

-- Location: FF_X16_Y17_N7
\mips_cpu|dp|rf|R7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(8));

-- Location: FF_X22_Y15_N23
\mips_cpu|dp|rf|R12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(8));

-- Location: FF_X16_Y21_N25
\mips_cpu|dp|rf|R15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[8]~125_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(8));

-- Location: LCCOMB_X15_Y12_N6
\mips_cpu|dp|rf|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R25\(8))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R17\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R25\(8),
	datac => \mips_cpu|dp|rf|R17\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux23~2_combout\);

-- Location: LCCOMB_X14_Y16_N12
\mips_cpu|dp|rf|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~3_combout\ = (\mips_cpu|dp|rf|Mux23~2_combout\ & (((\mips_cpu|dp|rf|R29\(8)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux23~2_combout\ & (\mips_cpu|dp|rf|R21\(8) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~2_combout\,
	datab => \mips_cpu|dp|rf|R21\(8),
	datac => \mips_cpu|dp|rf|R29\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux23~3_combout\);

-- Location: LCCOMB_X20_Y19_N12
\mips_cpu|dp|rf|Mux23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R5\(8))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R4\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux23~12_combout\);

-- Location: LCCOMB_X16_Y17_N6
\mips_cpu|dp|rf|Mux23~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux23~12_combout\ & ((\mips_cpu|dp|rf|R7\(8)))) # (!\mips_cpu|dp|rf|Mux23~12_combout\ & (\mips_cpu|dp|rf|R6\(8))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(8),
	datac => \mips_cpu|dp|rf|R7\(8),
	datad => \mips_cpu|dp|rf|Mux23~12_combout\,
	combout => \mips_cpu|dp|rf|Mux23~13_combout\);

-- Location: LCCOMB_X22_Y15_N22
\mips_cpu|dp|rf|Mux23~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R13\(8))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R12\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R13\(8),
	datac => \mips_cpu|dp|rf|R12\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux23~17_combout\);

-- Location: LCCOMB_X23_Y15_N12
\mips_cpu|dp|rf|Mux23~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux23~17_combout\ & (\mips_cpu|dp|rf|R15\(8))) # (!\mips_cpu|dp|rf|Mux23~17_combout\ & ((\mips_cpu|dp|rf|R14\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R14\(8),
	datad => \mips_cpu|dp|rf|Mux23~17_combout\,
	combout => \mips_cpu|dp|rf|Mux23~18_combout\);

-- Location: LCCOMB_X21_Y15_N30
\mips_cpu|dp|alu|b2[8]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[8]~25_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[8]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[8]~35_combout\,
	combout => \mips_cpu|dp|alu|b2[8]~25_combout\);

-- Location: FF_X24_Y11_N9
\mips_cpu|dp|rf|R21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(7));

-- Location: FF_X26_Y11_N25
\mips_cpu|dp|rf|R25[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(7));

-- Location: FF_X27_Y14_N9
\mips_cpu|dp|rf|R17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(7));

-- Location: LCCOMB_X26_Y11_N24
\mips_cpu|dp|rf|Mux56~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(7)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(7),
	datac => \mips_cpu|dp|rf|R25\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux56~2_combout\);

-- Location: FF_X27_Y14_N3
\mips_cpu|dp|rf|R29[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(7));

-- Location: LCCOMB_X27_Y14_N2
\mips_cpu|dp|rf|Mux56~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux56~2_combout\ & ((\mips_cpu|dp|rf|R29\(7)))) # (!\mips_cpu|dp|rf|Mux56~2_combout\ & (\mips_cpu|dp|rf|R21\(7))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R21\(7),
	datac => \mips_cpu|dp|rf|R29\(7),
	datad => \mips_cpu|dp|rf|Mux56~2_combout\,
	combout => \mips_cpu|dp|rf|Mux56~3_combout\);

-- Location: FF_X16_Y13_N19
\mips_cpu|dp|rf|R26[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(7));

-- Location: FF_X15_Y13_N3
\mips_cpu|dp|rf|R22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(7));

-- Location: FF_X15_Y13_N21
\mips_cpu|dp|rf|R18[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(7));

-- Location: LCCOMB_X15_Y13_N2
\mips_cpu|dp|rf|Mux56~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(7)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(7) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(7),
	datac => \mips_cpu|dp|rf|R22\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux56~4_combout\);

-- Location: FF_X16_Y13_N21
\mips_cpu|dp|rf|R30[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(7));

-- Location: LCCOMB_X16_Y13_N18
\mips_cpu|dp|rf|Mux56~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~5_combout\ = (\mips_cpu|dp|rf|Mux56~4_combout\ & ((\mips_cpu|dp|rf|R30\(7)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux56~4_combout\ & (((\mips_cpu|dp|rf|R26\(7) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~4_combout\,
	datab => \mips_cpu|dp|rf|R30\(7),
	datac => \mips_cpu|dp|rf|R26\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux56~5_combout\);

-- Location: FF_X16_Y18_N17
\mips_cpu|dp|rf|R20[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(7));

-- Location: FF_X19_Y12_N1
\mips_cpu|dp|rf|R24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(7));

-- Location: FF_X19_Y12_N3
\mips_cpu|dp|rf|R16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(7));

-- Location: LCCOMB_X19_Y12_N0
\mips_cpu|dp|rf|Mux56~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((\mips_cpu|dp|rf|R24\(7))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R16\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(7),
	datad => \mips_cpu|dp|rf|R16\(7),
	combout => \mips_cpu|dp|rf|Mux56~6_combout\);

-- Location: FF_X16_Y18_N11
\mips_cpu|dp|rf|R28[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(7));

-- Location: LCCOMB_X16_Y18_N16
\mips_cpu|dp|rf|Mux56~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~7_combout\ = (\mips_cpu|dp|rf|Mux56~6_combout\ & (((\mips_cpu|dp|rf|R28\(7))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux56~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(7),
	datad => \mips_cpu|dp|rf|R28\(7),
	combout => \mips_cpu|dp|rf|Mux56~7_combout\);

-- Location: LCCOMB_X16_Y18_N12
\mips_cpu|dp|rf|Mux56~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux56~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & \mips_cpu|dp|rf|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux56~5_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux56~7_combout\,
	combout => \mips_cpu|dp|rf|Mux56~8_combout\);

-- Location: FF_X17_Y11_N1
\mips_cpu|dp|rf|R27[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(7));

-- Location: FF_X17_Y10_N17
\mips_cpu|dp|rf|R23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(7));

-- Location: FF_X17_Y10_N27
\mips_cpu|dp|rf|R19[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(7));

-- Location: LCCOMB_X17_Y10_N16
\mips_cpu|dp|rf|Mux56~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(7)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(7) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux56~9_combout\);

-- Location: FF_X17_Y11_N27
\mips_cpu|dp|rf|R31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(7));

-- Location: LCCOMB_X17_Y11_N0
\mips_cpu|dp|rf|Mux56~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux56~9_combout\ & (\mips_cpu|dp|rf|R31\(7))) # (!\mips_cpu|dp|rf|Mux56~9_combout\ & ((\mips_cpu|dp|rf|R27\(7)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux56~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(7),
	datad => \mips_cpu|dp|rf|Mux56~9_combout\,
	combout => \mips_cpu|dp|rf|Mux56~10_combout\);

-- Location: LCCOMB_X16_Y18_N30
\mips_cpu|dp|rf|Mux56~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux56~8_combout\ & ((\mips_cpu|dp|rf|Mux56~10_combout\))) # (!\mips_cpu|dp|rf|Mux56~8_combout\ & (\mips_cpu|dp|rf|Mux56~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux56~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux56~10_combout\,
	datad => \mips_cpu|dp|rf|Mux56~8_combout\,
	combout => \mips_cpu|dp|rf|Mux56~11_combout\);

-- Location: FF_X23_Y12_N31
\mips_cpu|dp|rf|R2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(7));

-- Location: FF_X23_Y16_N13
\mips_cpu|dp|rf|R1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(7));

-- Location: FF_X23_Y13_N27
\mips_cpu|dp|rf|R4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(7));

-- Location: LCCOMB_X26_Y18_N12
\mips_cpu|dp|rf|Mux56~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R14\(7)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(7) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux56~17_combout\);

-- Location: LCCOMB_X16_Y18_N26
\mips_cpu|dp|rf|Mux56~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux56~17_combout\ & (\mips_cpu|dp|rf|R15\(7))) # (!\mips_cpu|dp|rf|Mux56~17_combout\ & ((\mips_cpu|dp|rf|R13\(7)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(7),
	datad => \mips_cpu|dp|rf|Mux56~17_combout\,
	combout => \mips_cpu|dp|rf|Mux56~18_combout\);

-- Location: LCCOMB_X23_Y11_N20
\mips_cpu|dp|rf|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(7)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(7) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux24~0_combout\);

-- Location: LCCOMB_X27_Y14_N8
\mips_cpu|dp|rf|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(7)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(7) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux24~2_combout\);

-- Location: LCCOMB_X24_Y11_N8
\mips_cpu|dp|rf|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux24~2_combout\ & (\mips_cpu|dp|rf|R29\(7))) # (!\mips_cpu|dp|rf|Mux24~2_combout\ & ((\mips_cpu|dp|rf|R21\(7)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R21\(7),
	datad => \mips_cpu|dp|rf|Mux24~2_combout\,
	combout => \mips_cpu|dp|rf|Mux24~3_combout\);

-- Location: LCCOMB_X15_Y13_N20
\mips_cpu|dp|rf|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(7))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(7),
	datad => \mips_cpu|dp|rf|R22\(7),
	combout => \mips_cpu|dp|rf|Mux24~4_combout\);

-- Location: LCCOMB_X16_Y13_N20
\mips_cpu|dp|rf|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux24~4_combout\ & ((\mips_cpu|dp|rf|R30\(7)))) # (!\mips_cpu|dp|rf|Mux24~4_combout\ & (\mips_cpu|dp|rf|R26\(7))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(7),
	datac => \mips_cpu|dp|rf|R30\(7),
	datad => \mips_cpu|dp|rf|Mux24~4_combout\,
	combout => \mips_cpu|dp|rf|Mux24~5_combout\);

-- Location: LCCOMB_X19_Y12_N2
\mips_cpu|dp|rf|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(7)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(7) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(7),
	datac => \mips_cpu|dp|rf|R16\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux24~6_combout\);

-- Location: LCCOMB_X16_Y18_N10
\mips_cpu|dp|rf|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~7_combout\ = (\mips_cpu|dp|rf|Mux24~6_combout\ & (((\mips_cpu|dp|rf|R28\(7)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux24~6_combout\ & (\mips_cpu|dp|rf|R20\(7) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(7),
	datac => \mips_cpu|dp|rf|R28\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux24~7_combout\);

-- Location: LCCOMB_X23_Y19_N6
\mips_cpu|dp|rf|Mux24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux24~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & \mips_cpu|dp|rf|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux24~7_combout\,
	combout => \mips_cpu|dp|rf|Mux24~8_combout\);

-- Location: LCCOMB_X17_Y10_N26
\mips_cpu|dp|rf|Mux24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(7))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(7),
	datad => \mips_cpu|dp|rf|R23\(7),
	combout => \mips_cpu|dp|rf|Mux24~9_combout\);

-- Location: LCCOMB_X17_Y11_N26
\mips_cpu|dp|rf|Mux24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux24~9_combout\ & (\mips_cpu|dp|rf|R31\(7))) # (!\mips_cpu|dp|rf|Mux24~9_combout\ & ((\mips_cpu|dp|rf|R27\(7)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|Mux24~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|Mux24~9_combout\,
	datac => \mips_cpu|dp|rf|R31\(7),
	datad => \mips_cpu|dp|rf|R27\(7),
	combout => \mips_cpu|dp|rf|Mux24~10_combout\);

-- Location: LCCOMB_X23_Y19_N24
\mips_cpu|dp|rf|Mux24~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux24~8_combout\ & ((\mips_cpu|dp|rf|Mux24~10_combout\))) # (!\mips_cpu|dp|rf|Mux24~8_combout\ & (\mips_cpu|dp|rf|Mux24~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~3_combout\,
	datab => \mips_cpu|dp|rf|Mux24~10_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux24~8_combout\,
	combout => \mips_cpu|dp|rf|Mux24~11_combout\);

-- Location: LCCOMB_X23_Y13_N26
\mips_cpu|dp|rf|Mux24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R6\(7))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R4\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(7),
	datad => \mips_cpu|dp|rf|R6\(7),
	combout => \mips_cpu|dp|rf|Mux24~12_combout\);

-- Location: LCCOMB_X23_Y16_N6
\mips_cpu|dp|rf|Mux24~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux24~12_combout\ & (\mips_cpu|dp|rf|R7\(7))) # (!\mips_cpu|dp|rf|Mux24~12_combout\ & ((\mips_cpu|dp|rf|R5\(7)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux24~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux24~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(7),
	datad => \mips_cpu|dp|rf|R5\(7),
	combout => \mips_cpu|dp|rf|Mux24~13_combout\);

-- Location: LCCOMB_X23_Y16_N12
\mips_cpu|dp|rf|Mux24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux24~13_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(7))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(7),
	datad => \mips_cpu|dp|rf|Mux24~13_combout\,
	combout => \mips_cpu|dp|rf|Mux24~14_combout\);

-- Location: LCCOMB_X23_Y12_N30
\mips_cpu|dp|rf|Mux24~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~15_combout\ = (\mips_cpu|dp|rf|Mux24~14_combout\ & ((\mips_cpu|dp|rf|R3\(7)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux24~14_combout\ & (((\mips_cpu|dp|rf|R2\(7) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(7),
	datac => \mips_cpu|dp|rf|R2\(7),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux24~15_combout\);

-- Location: LCCOMB_X23_Y19_N10
\mips_cpu|dp|rf|Mux24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux16~0_combout\)) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux24~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux24~15_combout\,
	datad => \mips_cpu|dp|rf|Mux24~11_combout\,
	combout => \mips_cpu|dp|rf|Mux24~16_combout\);

-- Location: LCCOMB_X22_Y17_N14
\mips_cpu|dp|alu|b2[7]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[7]~26_combout\ = (\mips_cpu|c|md|Decoder0~2_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	combout => \mips_cpu|dp|alu|b2[7]~26_combout\);

-- Location: FF_X15_Y15_N15
\mips_cpu|dp|rf|R22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(6));

-- Location: FF_X15_Y13_N31
\mips_cpu|dp|rf|R18[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(6));

-- Location: LCCOMB_X15_Y15_N14
\mips_cpu|dp|rf|Mux57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(6)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R18\(6),
	datac => \mips_cpu|dp|rf|R22\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux57~0_combout\);

-- Location: FF_X19_Y12_N5
\mips_cpu|dp|rf|R24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(6));

-- Location: FF_X19_Y12_N31
\mips_cpu|dp|rf|R16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(6));

-- Location: LCCOMB_X19_Y12_N4
\mips_cpu|dp|rf|Mux57~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(6)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux57~4_combout\);

-- Location: FF_X17_Y10_N13
\mips_cpu|dp|rf|R23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(6));

-- Location: LCCOMB_X17_Y10_N12
\mips_cpu|dp|rf|Mux57~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(6)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(6) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux57~7_combout\);

-- Location: FF_X17_Y11_N7
\mips_cpu|dp|rf|R31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(6));

-- Location: LCCOMB_X17_Y11_N6
\mips_cpu|dp|rf|Mux57~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux57~7_combout\ & (\mips_cpu|dp|rf|R31\(6))) # (!\mips_cpu|dp|rf|Mux57~7_combout\ & ((\mips_cpu|dp|rf|R27\(6)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|Mux57~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|Mux57~7_combout\,
	datac => \mips_cpu|dp|rf|R31\(6),
	datad => \mips_cpu|dp|rf|R27\(6),
	combout => \mips_cpu|dp|rf|Mux57~8_combout\);

-- Location: LCCOMB_X22_Y18_N0
\mips_cpu|dp|rf|Mux57~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R13\(6))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R12\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(6),
	datad => \mips_cpu|dp|rf|R12\(6),
	combout => \mips_cpu|dp|rf|Mux57~17_combout\);

-- Location: LCCOMB_X22_Y19_N6
\mips_cpu|dp|rf|Mux57~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux57~17_combout\ & ((\mips_cpu|dp|rf|R15\(6)))) # (!\mips_cpu|dp|rf|Mux57~17_combout\ & (\mips_cpu|dp|rf|R14\(6))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R15\(6),
	datad => \mips_cpu|dp|rf|Mux57~17_combout\,
	combout => \mips_cpu|dp|rf|Mux57~18_combout\);

-- Location: LCCOMB_X15_Y13_N30
\mips_cpu|dp|rf|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(6))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(6),
	datad => \mips_cpu|dp|rf|R22\(6),
	combout => \mips_cpu|dp|rf|Mux25~0_combout\);

-- Location: LCCOMB_X19_Y12_N30
\mips_cpu|dp|rf|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(6)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(6) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(6),
	datac => \mips_cpu|dp|rf|R16\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux25~4_combout\);

-- Location: LCCOMB_X23_Y11_N0
\mips_cpu|dp|rf|Mux25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(6))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux25~10_combout\);

-- Location: FF_X21_Y12_N9
\mips_cpu|dp|rf|R11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(5));

-- Location: FF_X26_Y11_N21
\mips_cpu|dp|rf|R25[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(5));

-- Location: FF_X27_Y11_N13
\mips_cpu|dp|rf|R17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(5));

-- Location: LCCOMB_X26_Y11_N20
\mips_cpu|dp|rf|Mux58~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(5)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(5),
	datac => \mips_cpu|dp|rf|R25\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux58~2_combout\);

-- Location: LCCOMB_X24_Y11_N20
\mips_cpu|dp|rf|Mux58~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux58~2_combout\ & (\mips_cpu|dp|rf|R29\(5))) # (!\mips_cpu|dp|rf|Mux58~2_combout\ & ((\mips_cpu|dp|rf|R21\(5)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(5),
	datad => \mips_cpu|dp|rf|Mux58~2_combout\,
	combout => \mips_cpu|dp|rf|Mux58~3_combout\);

-- Location: FF_X15_Y13_N25
\mips_cpu|dp|rf|R22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(5));

-- Location: FF_X15_Y13_N27
\mips_cpu|dp|rf|R18[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(5));

-- Location: LCCOMB_X15_Y13_N24
\mips_cpu|dp|rf|Mux58~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(5)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux58~4_combout\);

-- Location: LCCOMB_X20_Y13_N0
\mips_cpu|dp|rf|Mux58~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~5_combout\ = (\mips_cpu|dp|rf|Mux58~4_combout\ & ((\mips_cpu|dp|rf|R30\(5)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux58~4_combout\ & (((\mips_cpu|dp|rf|R26\(5) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~4_combout\,
	datab => \mips_cpu|dp|rf|R30\(5),
	datac => \mips_cpu|dp|rf|R26\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux58~5_combout\);

-- Location: FF_X19_Y11_N13
\mips_cpu|dp|rf|R24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(5));

-- Location: FF_X19_Y11_N31
\mips_cpu|dp|rf|R16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(5));

-- Location: LCCOMB_X19_Y11_N12
\mips_cpu|dp|rf|Mux58~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(5)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(5),
	datac => \mips_cpu|dp|rf|R24\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux58~6_combout\);

-- Location: LCCOMB_X21_Y11_N2
\mips_cpu|dp|rf|Mux58~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~7_combout\ = (\mips_cpu|dp|rf|Mux58~6_combout\ & (((\mips_cpu|dp|rf|R28\(5))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux58~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(5),
	datad => \mips_cpu|dp|rf|R28\(5),
	combout => \mips_cpu|dp|rf|Mux58~7_combout\);

-- Location: LCCOMB_X21_Y11_N30
\mips_cpu|dp|rf|Mux58~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux58~5_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux58~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux58~5_combout\,
	datad => \mips_cpu|dp|rf|Mux58~7_combout\,
	combout => \mips_cpu|dp|rf|Mux58~8_combout\);

-- Location: LCCOMB_X17_Y10_N0
\mips_cpu|dp|rf|Mux58~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(5)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(5) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux58~9_combout\);

-- Location: LCCOMB_X17_Y11_N16
\mips_cpu|dp|rf|Mux58~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux58~9_combout\ & (\mips_cpu|dp|rf|R31\(5))) # (!\mips_cpu|dp|rf|Mux58~9_combout\ & ((\mips_cpu|dp|rf|R27\(5)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux58~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(5),
	datad => \mips_cpu|dp|rf|Mux58~9_combout\,
	combout => \mips_cpu|dp|rf|Mux58~10_combout\);

-- Location: LCCOMB_X21_Y11_N0
\mips_cpu|dp|rf|Mux58~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux58~8_combout\ & ((\mips_cpu|dp|rf|Mux58~10_combout\))) # (!\mips_cpu|dp|rf|Mux58~8_combout\ & (\mips_cpu|dp|rf|Mux58~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux58~3_combout\,
	datac => \mips_cpu|dp|rf|Mux58~8_combout\,
	datad => \mips_cpu|dp|rf|Mux58~10_combout\,
	combout => \mips_cpu|dp|rf|Mux58~11_combout\);

-- Location: FF_X23_Y19_N9
\mips_cpu|dp|rf|R5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(5));

-- Location: FF_X24_Y19_N11
\mips_cpu|dp|rf|R6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(5));

-- Location: LCCOMB_X24_Y19_N10
\mips_cpu|dp|rf|Mux58~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R6\(5)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R4\(5),
	datac => \mips_cpu|dp|rf|R6\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux58~12_combout\);

-- Location: LCCOMB_X23_Y19_N8
\mips_cpu|dp|rf|Mux58~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~13_combout\ = (\mips_cpu|dp|rf|Mux58~12_combout\ & ((\mips_cpu|dp|rf|R7\(5)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux58~12_combout\ & (((\mips_cpu|dp|rf|R5\(5) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(5),
	datab => \mips_cpu|dp|rf|Mux58~12_combout\,
	datac => \mips_cpu|dp|rf|R5\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux58~13_combout\);

-- Location: LCCOMB_X24_Y19_N14
\mips_cpu|dp|rf|Mux58~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux58~13_combout\))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(5))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~3_combout\,
	datab => \mips_cpu|dp|rf|R1\(5),
	datac => \mips_cpu|dp|rf|Mux63~4_combout\,
	datad => \mips_cpu|dp|rf|Mux58~13_combout\,
	combout => \mips_cpu|dp|rf|Mux58~14_combout\);

-- Location: LCCOMB_X21_Y17_N26
\mips_cpu|dp|rf|Mux58~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux58~14_combout\ & ((\mips_cpu|dp|rf|R3\(5)))) # (!\mips_cpu|dp|rf|Mux58~14_combout\ & (\mips_cpu|dp|rf|R2\(5))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(5),
	datac => \mips_cpu|dp|rf|R3\(5),
	datad => \mips_cpu|dp|rf|Mux58~14_combout\,
	combout => \mips_cpu|dp|rf|Mux58~15_combout\);

-- Location: LCCOMB_X21_Y11_N26
\mips_cpu|dp|rf|Mux58~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\) # (\mips_cpu|dp|rf|Mux58~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux58~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux58~15_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux58~11_combout\,
	combout => \mips_cpu|dp|rf|Mux58~16_combout\);

-- Location: FF_X22_Y18_N31
\mips_cpu|dp|rf|R12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(5));

-- Location: LCCOMB_X23_Y11_N10
\mips_cpu|dp|rf|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(5)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(5) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(5),
	datac => \mips_cpu|dp|rf|R8\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux26~0_combout\);

-- Location: LCCOMB_X21_Y12_N8
\mips_cpu|dp|rf|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux26~0_combout\ & ((\mips_cpu|dp|rf|R11\(5)))) # (!\mips_cpu|dp|rf|Mux26~0_combout\ & (\mips_cpu|dp|rf|R10\(5))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R10\(5),
	datac => \mips_cpu|dp|rf|R11\(5),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux26~1_combout\);

-- Location: LCCOMB_X27_Y11_N12
\mips_cpu|dp|rf|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(5)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(5) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(5),
	datac => \mips_cpu|dp|rf|R17\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux26~2_combout\);

-- Location: LCCOMB_X15_Y13_N26
\mips_cpu|dp|rf|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(5))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(5),
	datad => \mips_cpu|dp|rf|R22\(5),
	combout => \mips_cpu|dp|rf|Mux26~4_combout\);

-- Location: LCCOMB_X19_Y11_N30
\mips_cpu|dp|rf|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)) # ((\mips_cpu|dp|rf|R24\(5))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R16\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R16\(5),
	datad => \mips_cpu|dp|rf|R24\(5),
	combout => \mips_cpu|dp|rf|Mux26~6_combout\);

-- Location: LCCOMB_X22_Y18_N30
\mips_cpu|dp|rf|Mux26~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R14\(5)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R12\(5) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(5),
	datac => \mips_cpu|dp|rf|R12\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux26~17_combout\);

-- Location: LCCOMB_X16_Y19_N18
\mips_cpu|dp|srcbmux|y[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[5]~37_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & (!\mips_cpu|c|md|Decoder0~2_combout\ & ((\mips_cpu|c|md|WideOr7~2_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	datab => \mips_cpu|c|md|WideOr7~2_combout\,
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[5]~37_combout\);

-- Location: FF_X14_Y15_N21
\mips_cpu|dp|rf|R26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(4));

-- Location: FF_X15_Y15_N17
\mips_cpu|dp|rf|R22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(4));

-- Location: FF_X15_Y15_N19
\mips_cpu|dp|rf|R18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(4));

-- Location: LCCOMB_X15_Y15_N16
\mips_cpu|dp|rf|Mux59~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R22\(4))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R18\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R22\(4),
	datad => \mips_cpu|dp|rf|R18\(4),
	combout => \mips_cpu|dp|rf|Mux59~0_combout\);

-- Location: FF_X14_Y15_N15
\mips_cpu|dp|rf|R30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(4));

-- Location: LCCOMB_X14_Y15_N14
\mips_cpu|dp|rf|Mux59~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~1_combout\ = (\mips_cpu|dp|rf|Mux59~0_combout\ & (((\mips_cpu|dp|rf|R30\(4)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux59~0_combout\ & (\mips_cpu|dp|rf|R26\(4) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~0_combout\,
	datab => \mips_cpu|dp|rf|R26\(4),
	datac => \mips_cpu|dp|rf|R30\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux59~1_combout\);

-- Location: FF_X20_Y12_N23
\mips_cpu|dp|rf|R28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(4));

-- Location: FF_X24_Y19_N27
\mips_cpu|dp|rf|R7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(4));

-- Location: FF_X19_Y19_N27
\mips_cpu|dp|rf|R12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(4));

-- Location: LCCOMB_X15_Y15_N18
\mips_cpu|dp|rf|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(4))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(4),
	datac => \mips_cpu|dp|rf|R18\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux27~0_combout\);

-- Location: LCCOMB_X14_Y15_N20
\mips_cpu|dp|rf|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux27~0_combout\ & (\mips_cpu|dp|rf|R30\(4))) # (!\mips_cpu|dp|rf|Mux27~0_combout\ & ((\mips_cpu|dp|rf|R26\(4)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R26\(4),
	datad => \mips_cpu|dp|rf|Mux27~0_combout\,
	combout => \mips_cpu|dp|rf|Mux27~1_combout\);

-- Location: LCCOMB_X27_Y11_N24
\mips_cpu|dp|rf|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(4)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(4) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(4),
	datac => \mips_cpu|dp|rf|R17\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux27~2_combout\);

-- Location: LCCOMB_X27_Y11_N18
\mips_cpu|dp|rf|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux27~2_combout\ & ((\mips_cpu|dp|rf|R29\(4)))) # (!\mips_cpu|dp|rf|Mux27~2_combout\ & (\mips_cpu|dp|rf|R21\(4))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R21\(4),
	datac => \mips_cpu|dp|rf|R29\(4),
	datad => \mips_cpu|dp|rf|Mux27~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~3_combout\);

-- Location: LCCOMB_X19_Y12_N10
\mips_cpu|dp|rf|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(4)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(4) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(4),
	datac => \mips_cpu|dp|rf|R16\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux27~4_combout\);

-- Location: LCCOMB_X20_Y12_N22
\mips_cpu|dp|rf|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~5_combout\ = (\mips_cpu|dp|rf|Mux27~4_combout\ & (((\mips_cpu|dp|rf|R28\(4)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux27~4_combout\ & (\mips_cpu|dp|rf|R20\(4) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~4_combout\,
	datab => \mips_cpu|dp|rf|R20\(4),
	datac => \mips_cpu|dp|rf|R28\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux27~5_combout\);

-- Location: LCCOMB_X17_Y12_N8
\mips_cpu|dp|rf|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux27~3_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux27~5_combout\ & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|Mux27~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux27~6_combout\);

-- Location: LCCOMB_X17_Y10_N14
\mips_cpu|dp|rf|Mux27~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(4))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(4),
	datad => \mips_cpu|dp|rf|R23\(4),
	combout => \mips_cpu|dp|rf|Mux27~7_combout\);

-- Location: LCCOMB_X17_Y11_N4
\mips_cpu|dp|rf|Mux27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux27~7_combout\ & (\mips_cpu|dp|rf|R31\(4))) # (!\mips_cpu|dp|rf|Mux27~7_combout\ & ((\mips_cpu|dp|rf|R27\(4)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(4),
	datad => \mips_cpu|dp|rf|Mux27~7_combout\,
	combout => \mips_cpu|dp|rf|Mux27~8_combout\);

-- Location: LCCOMB_X17_Y12_N26
\mips_cpu|dp|rf|Mux27~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux27~6_combout\ & ((\mips_cpu|dp|rf|Mux27~8_combout\))) # (!\mips_cpu|dp|rf|Mux27~6_combout\ & (\mips_cpu|dp|rf|Mux27~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~1_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux27~6_combout\,
	datad => \mips_cpu|dp|rf|Mux27~8_combout\,
	combout => \mips_cpu|dp|rf|Mux27~9_combout\);

-- Location: LCCOMB_X26_Y17_N28
\mips_cpu|dp|rf|Mux27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|R5\(4))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(4),
	datad => \mips_cpu|dp|rf|R5\(4),
	combout => \mips_cpu|dp|rf|Mux27~12_combout\);

-- Location: LCCOMB_X24_Y19_N26
\mips_cpu|dp|rf|Mux27~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux27~12_combout\ & ((\mips_cpu|dp|rf|R7\(4)))) # (!\mips_cpu|dp|rf|Mux27~12_combout\ & (\mips_cpu|dp|rf|R6\(4))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R7\(4),
	datad => \mips_cpu|dp|rf|Mux27~12_combout\,
	combout => \mips_cpu|dp|rf|Mux27~13_combout\);

-- Location: LCCOMB_X19_Y19_N26
\mips_cpu|dp|rf|Mux27~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(4)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(4) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(4),
	datac => \mips_cpu|dp|rf|R12\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux27~17_combout\);

-- Location: LCCOMB_X17_Y12_N2
\mips_cpu|dp|alu|b2[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[4]~30_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[4]~38_combout\) # ((\mips_cpu|dp|rf|Mux27~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[4]~38_combout\,
	datac => \mips_cpu|dp|rf|Mux27~19_combout\,
	datad => \mips_cpu|c|md|WideOr7~3_combout\,
	combout => \mips_cpu|dp|alu|b2[4]~30_combout\);

-- Location: FF_X23_Y11_N9
\mips_cpu|dp|rf|R8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(3));

-- Location: FF_X21_Y12_N17
\mips_cpu|dp|rf|R11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(3));

-- Location: FF_X24_Y11_N13
\mips_cpu|dp|rf|R21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(3));

-- Location: FF_X26_Y11_N9
\mips_cpu|dp|rf|R25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(3));

-- Location: FF_X27_Y11_N29
\mips_cpu|dp|rf|R17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(3));

-- Location: LCCOMB_X26_Y11_N8
\mips_cpu|dp|rf|Mux60~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(3)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(3),
	datac => \mips_cpu|dp|rf|R25\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux60~2_combout\);

-- Location: FF_X27_Y11_N15
\mips_cpu|dp|rf|R29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(3));

-- Location: LCCOMB_X24_Y11_N12
\mips_cpu|dp|rf|Mux60~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux60~2_combout\ & (\mips_cpu|dp|rf|R29\(3))) # (!\mips_cpu|dp|rf|Mux60~2_combout\ & ((\mips_cpu|dp|rf|R21\(3)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(3),
	datad => \mips_cpu|dp|rf|Mux60~2_combout\,
	combout => \mips_cpu|dp|rf|Mux60~3_combout\);

-- Location: FF_X20_Y21_N29
\mips_cpu|dp|rf|R26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(3));

-- Location: FF_X21_Y21_N29
\mips_cpu|dp|rf|R22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(3));

-- Location: FF_X21_Y21_N31
\mips_cpu|dp|rf|R18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(3));

-- Location: LCCOMB_X21_Y21_N28
\mips_cpu|dp|rf|Mux60~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(3)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux60~4_combout\);

-- Location: FF_X20_Y21_N15
\mips_cpu|dp|rf|R30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(3));

-- Location: LCCOMB_X20_Y21_N28
\mips_cpu|dp|rf|Mux60~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux60~4_combout\ & (\mips_cpu|dp|rf|R30\(3))) # (!\mips_cpu|dp|rf|Mux60~4_combout\ & ((\mips_cpu|dp|rf|R26\(3)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R30\(3),
	datac => \mips_cpu|dp|rf|R26\(3),
	datad => \mips_cpu|dp|rf|Mux60~4_combout\,
	combout => \mips_cpu|dp|rf|Mux60~5_combout\);

-- Location: FF_X20_Y11_N29
\mips_cpu|dp|rf|R20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(3));

-- Location: FF_X15_Y11_N21
\mips_cpu|dp|rf|R24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(3));

-- Location: FF_X15_Y11_N15
\mips_cpu|dp|rf|R16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(3));

-- Location: LCCOMB_X15_Y11_N20
\mips_cpu|dp|rf|Mux60~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R24\(3)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(3) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R16\(3),
	datac => \mips_cpu|dp|rf|R24\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux60~6_combout\);

-- Location: FF_X20_Y11_N31
\mips_cpu|dp|rf|R28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(3));

-- Location: LCCOMB_X20_Y11_N28
\mips_cpu|dp|rf|Mux60~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~7_combout\ = (\mips_cpu|dp|rf|Mux60~6_combout\ & (((\mips_cpu|dp|rf|R28\(3))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux60~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(3),
	datad => \mips_cpu|dp|rf|R28\(3),
	combout => \mips_cpu|dp|rf|Mux60~7_combout\);

-- Location: LCCOMB_X20_Y11_N0
\mips_cpu|dp|rf|Mux60~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # (\mips_cpu|dp|rf|Mux60~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux60~7_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux60~7_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux60~5_combout\,
	combout => \mips_cpu|dp|rf|Mux60~8_combout\);

-- Location: FF_X21_Y10_N29
\mips_cpu|dp|rf|R27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(3));

-- Location: FF_X17_Y10_N25
\mips_cpu|dp|rf|R23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(3));

-- Location: FF_X17_Y10_N3
\mips_cpu|dp|rf|R19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(3));

-- Location: LCCOMB_X17_Y10_N24
\mips_cpu|dp|rf|Mux60~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(3)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(3) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux60~9_combout\);

-- Location: FF_X21_Y10_N31
\mips_cpu|dp|rf|R31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(3));

-- Location: LCCOMB_X21_Y10_N28
\mips_cpu|dp|rf|Mux60~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~10_combout\ = (\mips_cpu|dp|rf|Mux60~9_combout\ & ((\mips_cpu|dp|rf|R31\(3)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux60~9_combout\ & (((\mips_cpu|dp|rf|R27\(3) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(3),
	datab => \mips_cpu|dp|rf|Mux60~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux60~10_combout\);

-- Location: LCCOMB_X20_Y11_N10
\mips_cpu|dp|rf|Mux60~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux60~8_combout\ & (\mips_cpu|dp|rf|Mux60~10_combout\)) # (!\mips_cpu|dp|rf|Mux60~8_combout\ & ((\mips_cpu|dp|rf|Mux60~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux60~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~10_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux60~3_combout\,
	datad => \mips_cpu|dp|rf|Mux60~8_combout\,
	combout => \mips_cpu|dp|rf|Mux60~11_combout\);

-- Location: FF_X24_Y19_N23
\mips_cpu|dp|rf|R6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(3));

-- Location: LCCOMB_X24_Y19_N22
\mips_cpu|dp|rf|Mux60~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(3)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(3) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux60~12_combout\);

-- Location: LCCOMB_X21_Y12_N18
\mips_cpu|dp|rf|Mux60~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R14\(3)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R14\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux60~17_combout\);

-- Location: LCCOMB_X24_Y12_N12
\mips_cpu|dp|rf|Mux60~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux60~17_combout\ & ((\mips_cpu|dp|rf|R15\(3)))) # (!\mips_cpu|dp|rf|Mux60~17_combout\ & (\mips_cpu|dp|rf|R13\(3))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R13\(3),
	datac => \mips_cpu|dp|rf|R15\(3),
	datad => \mips_cpu|dp|rf|Mux60~17_combout\,
	combout => \mips_cpu|dp|rf|Mux60~18_combout\);

-- Location: LCCOMB_X23_Y11_N8
\mips_cpu|dp|rf|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(3)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(3) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(3),
	datac => \mips_cpu|dp|rf|R8\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux28~0_combout\);

-- Location: LCCOMB_X21_Y12_N16
\mips_cpu|dp|rf|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux28~0_combout\ & (\mips_cpu|dp|rf|R11\(3))) # (!\mips_cpu|dp|rf|Mux28~0_combout\ & ((\mips_cpu|dp|rf|R10\(3)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux28~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(3),
	datad => \mips_cpu|dp|rf|R10\(3),
	combout => \mips_cpu|dp|rf|Mux28~1_combout\);

-- Location: LCCOMB_X27_Y11_N28
\mips_cpu|dp|rf|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(3)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(3) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux28~2_combout\);

-- Location: LCCOMB_X27_Y11_N14
\mips_cpu|dp|rf|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux28~2_combout\ & ((\mips_cpu|dp|rf|R29\(3)))) # (!\mips_cpu|dp|rf|Mux28~2_combout\ & (\mips_cpu|dp|rf|R21\(3))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R21\(3),
	datac => \mips_cpu|dp|rf|R29\(3),
	datad => \mips_cpu|dp|rf|Mux28~2_combout\,
	combout => \mips_cpu|dp|rf|Mux28~3_combout\);

-- Location: LCCOMB_X21_Y21_N30
\mips_cpu|dp|rf|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(3))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(3),
	datac => \mips_cpu|dp|rf|R18\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux28~4_combout\);

-- Location: LCCOMB_X20_Y21_N14
\mips_cpu|dp|rf|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~5_combout\ = (\mips_cpu|dp|rf|Mux28~4_combout\ & (((\mips_cpu|dp|rf|R30\(3)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux28~4_combout\ & (\mips_cpu|dp|rf|R26\(3) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~4_combout\,
	datab => \mips_cpu|dp|rf|R26\(3),
	datac => \mips_cpu|dp|rf|R30\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux28~5_combout\);

-- Location: LCCOMB_X15_Y11_N14
\mips_cpu|dp|rf|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(3)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(3),
	datad => \mips_cpu|dp|rf|R24\(3),
	combout => \mips_cpu|dp|rf|Mux28~6_combout\);

-- Location: LCCOMB_X20_Y11_N30
\mips_cpu|dp|rf|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~7_combout\ = (\mips_cpu|dp|rf|Mux28~6_combout\ & (((\mips_cpu|dp|rf|R28\(3))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux28~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R20\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(3),
	datad => \mips_cpu|dp|rf|R20\(3),
	combout => \mips_cpu|dp|rf|Mux28~7_combout\);

-- Location: LCCOMB_X20_Y11_N12
\mips_cpu|dp|rf|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux28~5_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux28~5_combout\,
	combout => \mips_cpu|dp|rf|Mux28~8_combout\);

-- Location: LCCOMB_X17_Y10_N2
\mips_cpu|dp|rf|Mux28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(3))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(3),
	datad => \mips_cpu|dp|rf|R23\(3),
	combout => \mips_cpu|dp|rf|Mux28~9_combout\);

-- Location: LCCOMB_X21_Y10_N30
\mips_cpu|dp|rf|Mux28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux28~9_combout\ & (\mips_cpu|dp|rf|R31\(3))) # (!\mips_cpu|dp|rf|Mux28~9_combout\ & ((\mips_cpu|dp|rf|R27\(3)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|Mux28~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|Mux28~9_combout\,
	datac => \mips_cpu|dp|rf|R31\(3),
	datad => \mips_cpu|dp|rf|R27\(3),
	combout => \mips_cpu|dp|rf|Mux28~10_combout\);

-- Location: LCCOMB_X20_Y11_N6
\mips_cpu|dp|rf|Mux28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~11_combout\ = (\mips_cpu|dp|rf|Mux28~8_combout\ & (((\mips_cpu|dp|rf|Mux28~10_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))) # (!\mips_cpu|dp|rf|Mux28~8_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|Mux28~10_combout\,
	datad => \mips_cpu|dp|rf|Mux28~3_combout\,
	combout => \mips_cpu|dp|rf|Mux28~11_combout\);

-- Location: FF_X15_Y15_N13
\mips_cpu|dp|rf|R22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(2));

-- Location: FF_X15_Y15_N23
\mips_cpu|dp|rf|R18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(2));

-- Location: LCCOMB_X15_Y15_N12
\mips_cpu|dp|rf|Mux61~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(2)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(2) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R22\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux61~0_combout\);

-- Location: LCCOMB_X19_Y21_N8
\mips_cpu|dp|rf|Mux61~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~1_combout\ = (\mips_cpu|dp|rf|Mux61~0_combout\ & (((\mips_cpu|dp|rf|R30\(2))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))) # (!\mips_cpu|dp|rf|Mux61~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R26\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R26\(2),
	datad => \mips_cpu|dp|rf|R30\(2),
	combout => \mips_cpu|dp|rf|Mux61~1_combout\);

-- Location: FF_X26_Y11_N13
\mips_cpu|dp|rf|R17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(2));

-- Location: LCCOMB_X26_Y11_N12
\mips_cpu|dp|rf|Mux61~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(2))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R25\(2),
	datac => \mips_cpu|dp|rf|R17\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux61~2_combout\);

-- Location: LCCOMB_X26_Y14_N28
\mips_cpu|dp|rf|Mux61~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~3_combout\ = (\mips_cpu|dp|rf|Mux61~2_combout\ & (((\mips_cpu|dp|rf|R29\(2)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux61~2_combout\ & (\mips_cpu|dp|rf|R21\(2) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(2),
	datab => \mips_cpu|dp|rf|Mux61~2_combout\,
	datac => \mips_cpu|dp|rf|R29\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux61~3_combout\);

-- Location: FF_X20_Y12_N15
\mips_cpu|dp|rf|R20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(2));

-- Location: LCCOMB_X19_Y12_N12
\mips_cpu|dp|rf|Mux61~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((\mips_cpu|dp|rf|R24\(2))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(2),
	datad => \mips_cpu|dp|rf|R16\(2),
	combout => \mips_cpu|dp|rf|Mux61~4_combout\);

-- Location: LCCOMB_X20_Y12_N14
\mips_cpu|dp|rf|Mux61~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux61~4_combout\ & (\mips_cpu|dp|rf|R28\(2))) # (!\mips_cpu|dp|rf|Mux61~4_combout\ & ((\mips_cpu|dp|rf|R20\(2)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R28\(2),
	datac => \mips_cpu|dp|rf|R20\(2),
	datad => \mips_cpu|dp|rf|Mux61~4_combout\,
	combout => \mips_cpu|dp|rf|Mux61~5_combout\);

-- Location: LCCOMB_X20_Y12_N10
\mips_cpu|dp|rf|Mux61~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux61~3_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux61~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux61~5_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux61~6_combout\);

-- Location: FF_X17_Y10_N5
\mips_cpu|dp|rf|R23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(2));

-- Location: FF_X17_Y10_N7
\mips_cpu|dp|rf|R19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(2));

-- Location: LCCOMB_X17_Y10_N4
\mips_cpu|dp|rf|Mux61~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(2)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(2) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux61~7_combout\);

-- Location: LCCOMB_X17_Y11_N2
\mips_cpu|dp|rf|Mux61~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux61~7_combout\ & ((\mips_cpu|dp|rf|R31\(2)))) # (!\mips_cpu|dp|rf|Mux61~7_combout\ & (\mips_cpu|dp|rf|R27\(2))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R27\(2),
	datac => \mips_cpu|dp|rf|R31\(2),
	datad => \mips_cpu|dp|rf|Mux61~7_combout\,
	combout => \mips_cpu|dp|rf|Mux61~8_combout\);

-- Location: LCCOMB_X20_Y12_N28
\mips_cpu|dp|rf|Mux61~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~9_combout\ = (\mips_cpu|dp|rf|Mux61~6_combout\ & ((\mips_cpu|dp|rf|Mux61~8_combout\) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux61~6_combout\ & (((\mips_cpu|dp|rf|Mux61~1_combout\ & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~6_combout\,
	datab => \mips_cpu|dp|rf|Mux61~8_combout\,
	datac => \mips_cpu|dp|rf|Mux61~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux61~9_combout\);

-- Location: FF_X24_Y17_N25
\mips_cpu|dp|rf|R4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(2));

-- Location: LCCOMB_X24_Y17_N24
\mips_cpu|dp|rf|Mux61~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R5\(2)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R4\(2) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R4\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux61~12_combout\);

-- Location: LCCOMB_X24_Y19_N28
\mips_cpu|dp|rf|Mux61~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux61~12_combout\ & ((\mips_cpu|dp|rf|R7\(2)))) # (!\mips_cpu|dp|rf|Mux61~12_combout\ & (\mips_cpu|dp|rf|R6\(2))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R7\(2),
	datad => \mips_cpu|dp|rf|Mux61~12_combout\,
	combout => \mips_cpu|dp|rf|Mux61~13_combout\);

-- Location: LCCOMB_X16_Y21_N18
\mips_cpu|dp|rf|Mux61~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux61~13_combout\))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(2))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~3_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(2),
	datad => \mips_cpu|dp|rf|Mux61~13_combout\,
	combout => \mips_cpu|dp|rf|Mux61~14_combout\);

-- Location: LCCOMB_X23_Y20_N6
\mips_cpu|dp|rf|Mux61~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux61~14_combout\ & (\mips_cpu|dp|rf|R3\(2))) # (!\mips_cpu|dp|rf|Mux61~14_combout\ & ((\mips_cpu|dp|rf|R2\(2)))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(2),
	datac => \mips_cpu|dp|rf|R2\(2),
	datad => \mips_cpu|dp|rf|Mux61~14_combout\,
	combout => \mips_cpu|dp|rf|Mux61~15_combout\);

-- Location: FF_X16_Y21_N5
\mips_cpu|dp|rf|R15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[2]~150_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(2));

-- Location: LCCOMB_X16_Y14_N22
\mips_cpu|dp|rf|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~4_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R4\(2)) # (\mips_cpu|dp|rf|Mux29~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~4_combout\,
	datab => \mips_cpu|dp|rf|R4\(2),
	datad => \mips_cpu|dp|rf|Mux29~3_combout\,
	combout => \mips_cpu|dp|rf|Mux29~4_combout\);

-- Location: LCCOMB_X17_Y10_N6
\mips_cpu|dp|rf|Mux29~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~15_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R23\(2)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|R19\(2) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R23\(2),
	datac => \mips_cpu|dp|rf|R19\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux29~15_combout\);

-- Location: LCCOMB_X15_Y15_N22
\mips_cpu|dp|rf|Mux29~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~19_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R22\(2)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R18\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R18\(2),
	datad => \mips_cpu|dp|rf|R22\(2),
	combout => \mips_cpu|dp|rf|Mux29~19_combout\);

-- Location: LCCOMB_X23_Y20_N16
\mips_cpu|dp|alu|b2[2]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[2]~32_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[2]~40_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux29~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[2]~40_combout\,
	datad => \mips_cpu|dp|rf|Mux29~23_combout\,
	combout => \mips_cpu|dp|alu|b2[2]~32_combout\);

-- Location: LCCOMB_X15_Y19_N6
\uGPIO|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~0_combout\ = (!\mips_cpu|dp|alu|Mux20~1_combout\ & (!\mips_cpu|dp|alu|Mux30~0_combout\ & (!\mips_cpu|dp|alu|Mux30~1_combout\ & !\mips_cpu|dp|alu|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux20~1_combout\,
	datab => \mips_cpu|dp|alu|Mux30~0_combout\,
	datac => \mips_cpu|dp|alu|Mux30~1_combout\,
	datad => \mips_cpu|dp|alu|Mux31~1_combout\,
	combout => \uGPIO|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y19_N10
\mips_cpu|dp|alu|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux54~19_combout\) # (\mips_cpu|dp|srcbmux|y[9]~34_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux54~19_combout\ & \mips_cpu|dp|srcbmux|y[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|rf|Mux54~19_combout\,
	datac => \mips_cpu|dp|srcbmux|y[9]~34_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux22~0_combout\);

-- Location: LCCOMB_X20_Y21_N8
\mips_cpu|dp|srcbmux|y[28]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[28]~45_combout\ = (\mips_cpu|dp|srcbmux|y[28]~10_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux3~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[28]~10_combout\,
	combout => \mips_cpu|dp|srcbmux|y[28]~45_combout\);

-- Location: LCCOMB_X20_Y21_N26
\mips_cpu|dp|alu|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux35~19_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|srcbmux|y[28]~45_combout\))) # (!\mips_cpu|dp|rf|Mux35~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|srcbmux|y[28]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~19_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[28]~45_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y21_N20
\mips_cpu|dp|alu|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~1_combout\ = (\mips_cpu|dp|alu|Mux3~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|dp|alu|Add0~58_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux3~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|alu|Add0~58_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux3~1_combout\);

-- Location: LCCOMB_X20_Y22_N30
\mips_cpu|dp|srcbmux|y[29]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[29]~46_combout\ = (\mips_cpu|dp|srcbmux|y[29]~9_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux2~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[29]~9_combout\,
	combout => \mips_cpu|dp|srcbmux|y[29]~46_combout\);

-- Location: LCCOMB_X19_Y18_N10
\Decoder|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~1_combout\ = (\mips_cpu|dp|alu|Mux9~1_combout\ & (\mips_cpu|dp|alu|Mux8~1_combout\ & (\mips_cpu|dp|alu|Mux6~1_combout\ & \mips_cpu|dp|alu|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux9~1_combout\,
	datab => \mips_cpu|dp|alu|Mux8~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~1_combout\,
	datad => \mips_cpu|dp|alu|Mux7~1_combout\,
	combout => \Decoder|Equal1~1_combout\);

-- Location: LCCOMB_X20_Y15_N30
\mips_cpu|dp|srcbmux|y[21]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[21]~49_combout\ = (\mips_cpu|dp|srcbmux|y[21]~21_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|y[21]~21_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux10~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[21]~49_combout\);

-- Location: LCCOMB_X26_Y15_N14
\mips_cpu|dp|srcbmux|y[20]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[20]~50_combout\ = (\mips_cpu|dp|srcbmux|y[20]~22_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[20]~22_combout\,
	datad => \mips_cpu|dp|rf|Mux11~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[20]~50_combout\);

-- Location: LCCOMB_X26_Y17_N6
\mips_cpu|dp|srcbmux|y[19]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[19]~51_combout\ = (\mips_cpu|dp|srcbmux|y[19]~23_combout\) # ((\mips_cpu|dp|rf|Mux12~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux12~19_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[19]~23_combout\,
	combout => \mips_cpu|dp|srcbmux|y[19]~51_combout\);

-- Location: LCCOMB_X20_Y15_N16
\mips_cpu|dp|alu|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux44~19_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|srcbmux|y[19]~51_combout\))) # (!\mips_cpu|dp|rf|Mux44~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|srcbmux|y[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~19_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[19]~51_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux12~0_combout\);

-- Location: LCCOMB_X19_Y14_N22
\mips_cpu|dp|alu|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux45~19_combout\) # (\mips_cpu|dp|srcbmux|y[18]~25_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux45~19_combout\ & \mips_cpu|dp|srcbmux|y[18]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|rf|Mux45~19_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[18]~25_combout\,
	combout => \mips_cpu|dp|alu|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y14_N12
\mips_cpu|dp|srcbmux|y[16]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[16]~53_combout\ = (\mips_cpu|dp|srcbmux|y[16]~27_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux15~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[16]~27_combout\,
	combout => \mips_cpu|dp|srcbmux|y[16]~53_combout\);

-- Location: LCCOMB_X22_Y14_N6
\mips_cpu|dp|alu|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[16]~53_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|rf|Mux47~19_combout\))) # (!\mips_cpu|dp|srcbmux|y[16]~53_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|rf|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[16]~53_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|rf|Mux47~19_combout\,
	combout => \mips_cpu|dp|alu|Mux15~0_combout\);

-- Location: LCCOMB_X23_Y18_N10
\mips_cpu|dp|alu|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|srcbmux|y[14]~29_combout\) # (\mips_cpu|dp|rf|Mux49~19_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[14]~29_combout\ & \mips_cpu|dp|rf|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[14]~29_combout\,
	datad => \mips_cpu|dp|rf|Mux49~19_combout\,
	combout => \mips_cpu|dp|alu|Mux17~0_combout\);

-- Location: LCCOMB_X16_Y21_N30
\mips_cpu|dp|resmux|y[2]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~13_combout\ = (!\mips_cpu|c|md|WideOr9~1_combout\ & \Decoder|Equal1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr9~1_combout\,
	datac => \Decoder|Equal1~6_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~13_combout\);

-- Location: FF_X19_Y22_N7
\Timer|CompareR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~0_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(0));

-- Location: LCCOMB_X19_Y19_N24
\Timer|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal3~0_combout\ = (!\mips_cpu|dp|alu|Mux23~1_combout\ & (\mips_cpu|dp|alu|Mux22~1_combout\ & (!\mips_cpu|dp|alu|Mux23~0_combout\ & \Timer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~1_combout\,
	datab => \mips_cpu|dp|alu|Mux22~1_combout\,
	datac => \mips_cpu|dp|alu|Mux23~0_combout\,
	datad => \Timer|Equal2~1_combout\,
	combout => \Timer|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y19_N28
\mips_cpu|dp|resmux|y[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[0]~14_combout\ = (\Timer|Equal2~2_combout\ & (((\Timer|CounterR\(0))))) # (!\Timer|Equal2~2_combout\ & (\Timer|StatusR\(0) & (\Timer|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|StatusR\(0),
	datab => \Timer|Equal3~0_combout\,
	datac => \Timer|Equal2~2_combout\,
	datad => \Timer|CounterR\(0),
	combout => \mips_cpu|dp|resmux|y[0]~14_combout\);

-- Location: LCCOMB_X14_Y16_N26
\mips_cpu|dp|resmux|y[0]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[0]~15_combout\ = (\uGPIO|Equal0~5_combout\ & ((\Timer|CompareR\(0)))) # (!\uGPIO|Equal0~5_combout\ & (\mips_cpu|dp|resmux|y[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~5_combout\,
	datab => \mips_cpu|dp|resmux|y[0]~14_combout\,
	datad => \Timer|CompareR\(0),
	combout => \mips_cpu|dp|resmux|y[0]~15_combout\);

-- Location: LCCOMB_X15_Y16_N12
\mips_cpu|dp|rf|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~17_combout\ = (\mips_cpu|c|md|WideOr4~1_combout\ & (\mips_cpu|dp|wrmux|y[4]~2_combout\ & \mips_cpu|dp|wrmux|y[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr4~1_combout\,
	datac => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~17_combout\);

-- Location: LCCOMB_X15_Y16_N14
\mips_cpu|dp|rf|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~35_combout\ = (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|c|md|WideOr4~1_combout\ & \mips_cpu|dp|wrmux|y[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datab => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|c|md|WideOr4~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~35_combout\);

-- Location: FF_X14_Y21_N25
\Timer|CompareR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~2_combout\,
	sload => VCC,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(1));

-- Location: LCCOMB_X14_Y20_N10
\mips_cpu|dp|resmux|y[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[1]~16_combout\ = (\mips_cpu|c|md|Decoder0~4_combout\ & (\uGPIO|Equal0~5_combout\ & (\Timer|CompareR\(1) & \mips_cpu|dp|resmux|y[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~4_combout\,
	datab => \uGPIO|Equal0~5_combout\,
	datac => \Timer|CompareR\(1),
	datad => \mips_cpu|dp|resmux|y[2]~13_combout\,
	combout => \mips_cpu|dp|resmux|y[1]~16_combout\);

-- Location: LCCOMB_X16_Y20_N10
\mips_cpu|dp|resmux|y[31]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~26_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(31) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(31),
	datac => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[31]~26_combout\);

-- Location: FF_X14_Y18_N17
\Timer|CompareR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~2_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(30));

-- Location: FF_X14_Y18_N13
\Timer|CompareR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~4_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(28));

-- Location: LCCOMB_X16_Y17_N10
\mips_cpu|dp|resmux|y[28]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[28]~40_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(28),
	combout => \mips_cpu|dp|resmux|y[28]~40_combout\);

-- Location: LCCOMB_X16_Y17_N20
\mips_cpu|dp|resmux|y[28]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[28]~41_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & (((\mips_cpu|dp|alu|Mux3~1_combout\) # (\mips_cpu|dp|resmux|y[31]~27_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[28]~40_combout\ & 
-- ((!\mips_cpu|dp|resmux|y[31]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[28]~40_combout\,
	datab => \mips_cpu|dp|alu|Mux3~1_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~27_combout\,
	combout => \mips_cpu|dp|resmux|y[28]~41_combout\);

-- Location: LCCOMB_X16_Y17_N22
\mips_cpu|dp|resmux|y[28]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[28]~42_combout\ = (\mips_cpu|dp|resmux|y[28]~41_combout\ & ((\Timer|CompareR\(28)) # ((!\mips_cpu|dp|resmux|y[31]~25_combout\)))) # (!\mips_cpu|dp|resmux|y[28]~41_combout\ & (((\Timer|CounterR\(28) & 
-- \mips_cpu|dp|resmux|y[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(28),
	datab => \mips_cpu|dp|resmux|y[28]~41_combout\,
	datac => \Timer|CounterR\(28),
	datad => \mips_cpu|dp|resmux|y[31]~25_combout\,
	combout => \mips_cpu|dp|resmux|y[28]~42_combout\);

-- Location: LCCOMB_X16_Y20_N30
\mips_cpu|dp|resmux|y[22]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[22]~64_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(22),
	combout => \mips_cpu|dp|resmux|y[22]~64_combout\);

-- Location: FF_X14_Y18_N21
\Timer|CompareR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~12_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(20));

-- Location: FF_X26_Y20_N3
\Timer|CompareR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~14_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(18));

-- Location: LCCOMB_X19_Y16_N30
\mips_cpu|dp|resmux|y[17]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[17]~84_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(17) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(17),
	datac => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[17]~84_combout\);

-- Location: FF_X26_Y20_N23
\Timer|CompareR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~16_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(16));

-- Location: LCCOMB_X19_Y16_N4
\mips_cpu|dp|resmux|y[16]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[16]~88_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(16),
	combout => \mips_cpu|dp|resmux|y[16]~88_combout\);

-- Location: LCCOMB_X19_Y16_N22
\mips_cpu|dp|resmux|y[16]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[16]~89_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[31]~27_combout\) # ((\mips_cpu|dp|alu|Mux15~1_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- (\mips_cpu|dp|resmux|y[16]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|resmux|y[16]~88_combout\,
	datad => \mips_cpu|dp|alu|Mux15~1_combout\,
	combout => \mips_cpu|dp|resmux|y[16]~89_combout\);

-- Location: LCCOMB_X19_Y20_N12
\mips_cpu|dp|resmux|y[16]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[16]~90_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[16]~89_combout\ & (\Timer|CompareR\(16))) # (!\mips_cpu|dp|resmux|y[16]~89_combout\ & ((\Timer|CounterR\(16)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[16]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CompareR\(16),
	datac => \mips_cpu|dp|resmux|y[16]~89_combout\,
	datad => \Timer|CounterR\(16),
	combout => \mips_cpu|dp|resmux|y[16]~90_combout\);

-- Location: FF_X19_Y22_N23
\Timer|CompareR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~18_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(14));

-- Location: LCCOMB_X22_Y21_N10
\mips_cpu|dp|resmux|y[14]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[14]~96_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(14) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(14),
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[14]~96_combout\);

-- Location: LCCOMB_X22_Y21_N12
\mips_cpu|dp|resmux|y[14]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[14]~97_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & (((\mips_cpu|dp|resmux|y[31]~27_combout\) # (\mips_cpu|dp|alu|Mux17~1_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[14]~96_combout\ & 
-- (!\mips_cpu|dp|resmux|y[31]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[14]~96_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datad => \mips_cpu|dp|alu|Mux17~1_combout\,
	combout => \mips_cpu|dp|resmux|y[14]~97_combout\);

-- Location: LCCOMB_X22_Y21_N30
\mips_cpu|dp|resmux|y[14]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[14]~98_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[14]~97_combout\ & ((\Timer|CompareR\(14)))) # (!\mips_cpu|dp|resmux|y[14]~97_combout\ & (\Timer|CounterR\(14))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[14]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CounterR\(14),
	datac => \Timer|CompareR\(14),
	datad => \mips_cpu|dp|resmux|y[14]~97_combout\,
	combout => \mips_cpu|dp|resmux|y[14]~98_combout\);

-- Location: FF_X26_Y20_N19
\Timer|CompareR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~20_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(12));

-- Location: LCCOMB_X19_Y21_N30
\mips_cpu|dp|resmux|y[11]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[11]~108_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(11) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(11),
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[11]~108_combout\);

-- Location: LCCOMB_X19_Y21_N12
\mips_cpu|dp|resmux|y[10]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[10]~112_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(10),
	combout => \mips_cpu|dp|resmux|y[10]~112_combout\);

-- Location: LCCOMB_X14_Y19_N6
\mips_cpu|dp|resmux|y[9]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[9]~117_combout\ = (!\Decoder|Equal3~0_combout\ & (\uGPIO|Equal1~0_combout\ & (!\mips_cpu|c|md|WideOr9~1_combout\ & \uGPIO|SW_StatusR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \uGPIO|Equal1~0_combout\,
	datac => \mips_cpu|c|md|WideOr9~1_combout\,
	datad => \uGPIO|SW_StatusR\(9),
	combout => \mips_cpu|dp|resmux|y[9]~117_combout\);

-- Location: LCCOMB_X16_Y21_N26
\mips_cpu|dp|resmux|y[9]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[9]~119_combout\ = (\Decoder|Equal1~6_combout\ & (((\mips_cpu|dp|resmux|y[9]~118_combout\)))) # (!\Decoder|Equal1~6_combout\ & ((\mips_cpu|dp|resmux|y[9]~118_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9)))) # 
-- (!\mips_cpu|dp|resmux|y[9]~118_combout\ & (\mips_cpu|dp|resmux|y[9]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[9]~117_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9),
	datac => \Decoder|Equal1~6_combout\,
	datad => \mips_cpu|dp|resmux|y[9]~118_combout\,
	combout => \mips_cpu|dp|resmux|y[9]~119_combout\);

-- Location: LCCOMB_X14_Y21_N14
\mips_cpu|dp|resmux|y[7]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[7]~126_combout\ = (\uGPIO|Equal1~0_combout\ & (!\Decoder|Equal3~0_combout\ & (\uGPIO|SW_StatusR\(7) & !\mips_cpu|c|md|WideOr9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal1~0_combout\,
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|SW_StatusR\(7),
	datad => \mips_cpu|c|md|WideOr9~1_combout\,
	combout => \mips_cpu|dp|resmux|y[7]~126_combout\);

-- Location: LCCOMB_X16_Y21_N2
\mips_cpu|dp|resmux|y[7]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[7]~127_combout\ = (\Decoder|Equal1~6_combout\ & (((\mips_cpu|dp|resmux|y[9]~118_combout\)))) # (!\Decoder|Equal1~6_combout\ & ((\mips_cpu|dp|resmux|y[9]~118_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7))) # 
-- (!\mips_cpu|dp|resmux|y[9]~118_combout\ & ((\mips_cpu|dp|resmux|y[7]~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7),
	datab => \Decoder|Equal1~6_combout\,
	datac => \mips_cpu|dp|resmux|y[9]~118_combout\,
	datad => \mips_cpu|dp|resmux|y[7]~126_combout\,
	combout => \mips_cpu|dp|resmux|y[7]~127_combout\);

-- Location: LCCOMB_X14_Y21_N6
\mips_cpu|dp|resmux|y[5]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[5]~134_combout\ = (\uGPIO|Equal1~0_combout\ & (!\Decoder|Equal3~0_combout\ & (!\mips_cpu|c|md|WideOr9~1_combout\ & \uGPIO|SW_StatusR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal1~0_combout\,
	datab => \Decoder|Equal3~0_combout\,
	datac => \mips_cpu|c|md|WideOr9~1_combout\,
	datad => \uGPIO|SW_StatusR\(5),
	combout => \mips_cpu|dp|resmux|y[5]~134_combout\);

-- Location: FF_X14_Y21_N21
\Timer|CompareR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~3_combout\,
	sload => VCC,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(2));

-- Location: LCCOMB_X16_Y21_N22
\mips_cpu|dp|resmux|y[2]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~146_combout\ = (\mips_cpu|dp|resmux|y[2]~13_combout\ & (\uGPIO|Equal0~5_combout\ & (\Timer|CompareR\(2) & \mips_cpu|c|md|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[2]~13_combout\,
	datab => \uGPIO|Equal0~5_combout\,
	datac => \Timer|CompareR\(2),
	datad => \mips_cpu|c|md|Decoder0~4_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~146_combout\);

-- Location: LCCOMB_X14_Y21_N24
\Timer|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~0_combout\ = (\Timer|CounterR\(0) & (\Timer|CompareR\(0) & (\Timer|CounterR\(1) $ (!\Timer|CompareR\(1))))) # (!\Timer|CounterR\(0) & (!\Timer|CompareR\(0) & (\Timer|CounterR\(1) $ (!\Timer|CompareR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(0),
	datab => \Timer|CounterR\(1),
	datac => \Timer|CompareR\(1),
	datad => \Timer|CompareR\(0),
	combout => \Timer|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y21_N20
\Timer|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~1_combout\ = (\Timer|CounterR\(3) & (\Timer|CompareR\(3) & (\Timer|CompareR\(2) $ (!\Timer|CounterR\(2))))) # (!\Timer|CounterR\(3) & (!\Timer|CompareR\(3) & (\Timer|CompareR\(2) $ (!\Timer|CounterR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datab => \Timer|CompareR\(3),
	datac => \Timer|CompareR\(2),
	datad => \Timer|CounterR\(2),
	combout => \Timer|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y21_N18
\Timer|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~2_combout\ = (\Timer|CounterR\(4) & (\Timer|CompareR\(4) & (\Timer|CounterR\(5) $ (!\Timer|CompareR\(5))))) # (!\Timer|CounterR\(4) & (!\Timer|CompareR\(4) & (\Timer|CounterR\(5) $ (!\Timer|CompareR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(4),
	datab => \Timer|CounterR\(5),
	datac => \Timer|CompareR\(4),
	datad => \Timer|CompareR\(5),
	combout => \Timer|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y21_N0
\Timer|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~3_combout\ = (\Timer|CounterR\(6) & (\Timer|CompareR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7))))) # (!\Timer|CounterR\(6) & (!\Timer|CompareR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datab => \Timer|CounterR\(7),
	datac => \Timer|CompareR\(6),
	datad => \Timer|CompareR\(7),
	combout => \Timer|Equal0~3_combout\);

-- Location: LCCOMB_X14_Y21_N22
\Timer|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~4_combout\ = (\Timer|Equal0~1_combout\ & (\Timer|Equal0~0_combout\ & (\Timer|Equal0~2_combout\ & \Timer|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~1_combout\,
	datab => \Timer|Equal0~0_combout\,
	datac => \Timer|Equal0~2_combout\,
	datad => \Timer|Equal0~3_combout\,
	combout => \Timer|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y22_N16
\Timer|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~5_combout\ = (\Timer|CounterR\(9) & (\Timer|CompareR\(9) & (\Timer|CounterR\(8) $ (!\Timer|CompareR\(8))))) # (!\Timer|CounterR\(9) & (!\Timer|CompareR\(9) & (\Timer|CounterR\(8) $ (!\Timer|CompareR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(9),
	datab => \Timer|CounterR\(8),
	datac => \Timer|CompareR\(9),
	datad => \Timer|CompareR\(8),
	combout => \Timer|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y21_N2
\Timer|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~6_combout\ = (\Timer|CompareR\(10) & (\Timer|CounterR\(10) & (\Timer|CompareR\(11) $ (!\Timer|CounterR\(11))))) # (!\Timer|CompareR\(10) & (!\Timer|CounterR\(10) & (\Timer|CompareR\(11) $ (!\Timer|CounterR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(10),
	datab => \Timer|CompareR\(11),
	datac => \Timer|CounterR\(10),
	datad => \Timer|CounterR\(11),
	combout => \Timer|Equal0~6_combout\);

-- Location: LCCOMB_X15_Y19_N14
\Timer|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~7_combout\ = (\Timer|CompareR\(12) & (\Timer|CounterR\(12) & (\Timer|CompareR\(13) $ (!\Timer|CounterR\(13))))) # (!\Timer|CompareR\(12) & (!\Timer|CounterR\(12) & (\Timer|CompareR\(13) $ (!\Timer|CounterR\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(12),
	datab => \Timer|CompareR\(13),
	datac => \Timer|CounterR\(12),
	datad => \Timer|CounterR\(13),
	combout => \Timer|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y22_N26
\Timer|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~8_combout\ = (\Timer|CompareR\(14) & (\Timer|CounterR\(14) & (\Timer|CounterR\(15) $ (!\Timer|CompareR\(15))))) # (!\Timer|CompareR\(14) & (!\Timer|CounterR\(14) & (\Timer|CounterR\(15) $ (!\Timer|CompareR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(14),
	datab => \Timer|CounterR\(14),
	datac => \Timer|CounterR\(15),
	datad => \Timer|CompareR\(15),
	combout => \Timer|Equal0~8_combout\);

-- Location: LCCOMB_X19_Y22_N12
\Timer|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~9_combout\ = (\Timer|Equal0~8_combout\ & (\Timer|Equal0~6_combout\ & (\Timer|Equal0~7_combout\ & \Timer|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~8_combout\,
	datab => \Timer|Equal0~6_combout\,
	datac => \Timer|Equal0~7_combout\,
	datad => \Timer|Equal0~5_combout\,
	combout => \Timer|Equal0~9_combout\);

-- Location: LCCOMB_X19_Y20_N30
\Timer|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~10_combout\ = (\Timer|CompareR\(17) & (\Timer|CounterR\(17) & (\Timer|CompareR\(16) $ (!\Timer|CounterR\(16))))) # (!\Timer|CompareR\(17) & (!\Timer|CounterR\(17) & (\Timer|CompareR\(16) $ (!\Timer|CounterR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(17),
	datab => \Timer|CompareR\(16),
	datac => \Timer|CounterR\(17),
	datad => \Timer|CounterR\(16),
	combout => \Timer|Equal0~10_combout\);

-- Location: LCCOMB_X19_Y20_N0
\Timer|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~11_combout\ = (\Timer|CompareR\(18) & (\Timer|CounterR\(18) & (\Timer|CompareR\(19) $ (!\Timer|CounterR\(19))))) # (!\Timer|CompareR\(18) & (!\Timer|CounterR\(18) & (\Timer|CompareR\(19) $ (!\Timer|CounterR\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(18),
	datab => \Timer|CompareR\(19),
	datac => \Timer|CounterR\(19),
	datad => \Timer|CounterR\(18),
	combout => \Timer|Equal0~11_combout\);

-- Location: LCCOMB_X19_Y20_N26
\Timer|Equal0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~12_combout\ = (\Timer|CompareR\(21) & (\Timer|CounterR\(21) & (\Timer|CounterR\(20) $ (!\Timer|CompareR\(20))))) # (!\Timer|CompareR\(21) & (!\Timer|CounterR\(21) & (\Timer|CounterR\(20) $ (!\Timer|CompareR\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(21),
	datab => \Timer|CounterR\(20),
	datac => \Timer|CounterR\(21),
	datad => \Timer|CompareR\(20),
	combout => \Timer|Equal0~12_combout\);

-- Location: LCCOMB_X19_Y20_N20
\Timer|Equal0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~13_combout\ = (\Timer|CounterR\(22) & (\Timer|CompareR\(22) & (\Timer|CompareR\(23) $ (!\Timer|CounterR\(23))))) # (!\Timer|CounterR\(22) & (!\Timer|CompareR\(22) & (\Timer|CompareR\(23) $ (!\Timer|CounterR\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(22),
	datab => \Timer|CompareR\(23),
	datac => \Timer|CounterR\(23),
	datad => \Timer|CompareR\(22),
	combout => \Timer|Equal0~13_combout\);

-- Location: LCCOMB_X19_Y20_N14
\Timer|Equal0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~14_combout\ = (\Timer|Equal0~13_combout\ & (\Timer|Equal0~11_combout\ & (\Timer|Equal0~12_combout\ & \Timer|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~13_combout\,
	datab => \Timer|Equal0~11_combout\,
	datac => \Timer|Equal0~12_combout\,
	datad => \Timer|Equal0~10_combout\,
	combout => \Timer|Equal0~14_combout\);

-- Location: LCCOMB_X14_Y17_N18
\Timer|Equal0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~15_combout\ = (\Timer|CompareR\(24) & (\Timer|CounterR\(24) & (\Timer|CounterR\(25) $ (!\Timer|CompareR\(25))))) # (!\Timer|CompareR\(24) & (!\Timer|CounterR\(24) & (\Timer|CounterR\(25) $ (!\Timer|CompareR\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(24),
	datab => \Timer|CounterR\(25),
	datac => \Timer|CounterR\(24),
	datad => \Timer|CompareR\(25),
	combout => \Timer|Equal0~15_combout\);

-- Location: LCCOMB_X15_Y17_N6
\Timer|Equal0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~16_combout\ = (\Timer|CounterR\(27) & (\Timer|CompareR\(27) & (\Timer|CounterR\(26) $ (!\Timer|CompareR\(26))))) # (!\Timer|CounterR\(27) & (!\Timer|CompareR\(27) & (\Timer|CounterR\(26) $ (!\Timer|CompareR\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datab => \Timer|CounterR\(26),
	datac => \Timer|CompareR\(26),
	datad => \Timer|CompareR\(27),
	combout => \Timer|Equal0~16_combout\);

-- Location: LCCOMB_X14_Y18_N14
\Timer|Equal0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~17_combout\ = (\Timer|CompareR\(28) & (\Timer|CounterR\(28) & (\Timer|CompareR\(29) $ (!\Timer|CounterR\(29))))) # (!\Timer|CompareR\(28) & (!\Timer|CounterR\(28) & (\Timer|CompareR\(29) $ (!\Timer|CounterR\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(28),
	datab => \Timer|CounterR\(28),
	datac => \Timer|CompareR\(29),
	datad => \Timer|CounterR\(29),
	combout => \Timer|Equal0~17_combout\);

-- Location: LCCOMB_X14_Y17_N28
\Timer|Equal0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~18_combout\ = (\Timer|CompareR\(30) & (\Timer|CounterR\(30) & (\Timer|CounterR\(31) $ (!\Timer|CompareR\(31))))) # (!\Timer|CompareR\(30) & (!\Timer|CounterR\(30) & (\Timer|CounterR\(31) $ (!\Timer|CompareR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(30),
	datab => \Timer|CounterR\(31),
	datac => \Timer|CompareR\(31),
	datad => \Timer|CounterR\(30),
	combout => \Timer|Equal0~18_combout\);

-- Location: LCCOMB_X14_Y17_N14
\Timer|Equal0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~19_combout\ = (\Timer|Equal0~16_combout\ & (\Timer|Equal0~18_combout\ & (\Timer|Equal0~17_combout\ & \Timer|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~16_combout\,
	datab => \Timer|Equal0~18_combout\,
	datac => \Timer|Equal0~17_combout\,
	datad => \Timer|Equal0~15_combout\,
	combout => \Timer|Equal0~19_combout\);

-- Location: LCCOMB_X19_Y22_N30
\Timer|Equal0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~20_combout\ = (\Timer|Equal0~19_combout\ & (\Timer|Equal0~4_combout\ & (\Timer|Equal0~14_combout\ & \Timer|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~19_combout\,
	datab => \Timer|Equal0~4_combout\,
	datac => \Timer|Equal0~14_combout\,
	datad => \Timer|Equal0~9_combout\,
	combout => \Timer|Equal0~20_combout\);

-- Location: LCCOMB_X14_Y18_N8
\Timer|StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|StatusR~0_combout\ = (\Timer|Equal0~20_combout\) # ((\Timer|StatusR\(0) & ((!\Timer|Equal3~0_combout\) # (!\mips_cpu|dp|resmux|y[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[2]~13_combout\,
	datab => \Timer|Equal3~0_combout\,
	datac => \Timer|StatusR\(0),
	datad => \Timer|Equal0~20_combout\,
	combout => \Timer|StatusR~0_combout\);

-- Location: FF_X11_Y23_N17
\uGPIO|sw1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S14~q\);

-- Location: LCCOMB_X15_Y22_N18
\uGPIO|SW_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~1_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(1)) # (\uGPIO|sw1|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(1),
	datad => \uGPIO|sw1|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~1_combout\);

-- Location: LCCOMB_X14_Y18_N16
\Timer|CompareR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~2_combout\ = (\mips_cpu|dp|rf|Mux1~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~19_combout\,
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~2_combout\);

-- Location: LCCOMB_X14_Y18_N12
\Timer|CompareR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~4_combout\ = (\mips_cpu|dp|rf|Mux3~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux3~19_combout\,
	combout => \Timer|CompareR~4_combout\);

-- Location: LCCOMB_X14_Y18_N20
\Timer|CompareR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~12_combout\ = (\mips_cpu|dp|rf|Mux11~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux11~19_combout\,
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~12_combout\);

-- Location: LCCOMB_X26_Y20_N2
\Timer|CompareR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~14_combout\ = (\mips_cpu|dp|rf|Mux13~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux13~19_combout\,
	combout => \Timer|CompareR~14_combout\);

-- Location: LCCOMB_X26_Y20_N22
\Timer|CompareR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~16_combout\ = (\mips_cpu|dp|rf|Mux15~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux15~19_combout\,
	combout => \Timer|CompareR~16_combout\);

-- Location: LCCOMB_X19_Y22_N22
\Timer|CompareR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~18_combout\ = (\mips_cpu|dp|rf|Mux17~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux17~19_combout\,
	combout => \Timer|CompareR~18_combout\);

-- Location: LCCOMB_X26_Y20_N18
\Timer|CompareR~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~20_combout\ = (\mips_cpu|dp|rf|Mux19~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux19~19_combout\,
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~20_combout\);

-- Location: FF_X10_Y22_N25
\uGPIO|sw9|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S14~q\);

-- Location: LCCOMB_X15_Y22_N30
\uGPIO|SW_StatusR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~2_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(9)) # (\uGPIO|sw9|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(9),
	datad => \uGPIO|sw9|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~2_combout\);

-- Location: FF_X10_Y23_N9
\uGPIO|sw8|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S14~q\);

-- Location: FF_X7_Y25_N17
\uGPIO|sw7|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S14~q\);

-- Location: LCCOMB_X15_Y22_N26
\uGPIO|SW_StatusR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~4_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(7)) # (\uGPIO|sw7|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(7),
	datad => \uGPIO|sw7|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~4_combout\);

-- Location: FF_X5_Y22_N9
\uGPIO|sw6|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S14~q\);

-- Location: FF_X7_Y22_N17
\uGPIO|sw5|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S14~q\);

-- Location: LCCOMB_X15_Y22_N22
\uGPIO|SW_StatusR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~6_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(5)) # (\uGPIO|sw5|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(5),
	datad => \uGPIO|sw5|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~6_combout\);

-- Location: FF_X12_Y22_N17
\uGPIO|button2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S14~q\);

-- Location: LCCOMB_X15_Y22_N10
\uGPIO|BUTTON_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~1_combout\ = (!\uGPIO|always0~0_combout\ & ((\uGPIO|BUTTON_StatusR\(2)) # (\uGPIO|button2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|always0~0_combout\,
	datac => \uGPIO|BUTTON_StatusR\(2),
	datad => \uGPIO|button2|c_state.S14~q\,
	combout => \uGPIO|BUTTON_StatusR~1_combout\);

-- Location: FF_X14_Y22_N27
\uGPIO|sw0|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S13~q\);

-- Location: FF_X11_Y23_N27
\uGPIO|sw1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S13~q\);

-- Location: LCCOMB_X11_Y23_N16
\uGPIO|sw1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~22_combout\ = (\uGPIO|sw1|c_state.S13~q\ & (\reset_ff~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw1|c_state.S13~q\,
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~22_combout\);

-- Location: FF_X10_Y22_N19
\uGPIO|sw9|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S13~q\);

-- Location: LCCOMB_X10_Y22_N24
\uGPIO|sw9|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~22_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \uGPIO|sw9|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \uGPIO|sw9|c_state.S13~q\,
	combout => \uGPIO|sw9|c_state~22_combout\);

-- Location: FF_X10_Y23_N19
\uGPIO|sw8|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S13~q\);

-- Location: LCCOMB_X10_Y23_N8
\uGPIO|sw8|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~22_combout\ = (\reset_ff~q\ & (\uGPIO|sw8|c_state.S13~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw8|c_state.S13~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~22_combout\);

-- Location: FF_X7_Y25_N3
\uGPIO|sw7|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S13~q\);

-- Location: LCCOMB_X7_Y25_N16
\uGPIO|sw7|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~22_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S13~q\,
	combout => \uGPIO|sw7|c_state~22_combout\);

-- Location: FF_X5_Y22_N19
\uGPIO|sw6|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S13~q\);

-- Location: LCCOMB_X5_Y22_N8
\uGPIO|sw6|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~22_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S13~q\,
	combout => \uGPIO|sw6|c_state~22_combout\);

-- Location: FF_X7_Y22_N27
\uGPIO|sw5|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S13~q\);

-- Location: LCCOMB_X7_Y22_N16
\uGPIO|sw5|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~22_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S13~q\,
	combout => \uGPIO|sw5|c_state~22_combout\);

-- Location: FF_X11_Y25_N11
\uGPIO|sw2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S13~q\);

-- Location: FF_X12_Y22_N11
\uGPIO|button2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S13~q\);

-- Location: LCCOMB_X12_Y22_N16
\uGPIO|button2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~22_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S13~q\,
	combout => \uGPIO|button2|c_state~22_combout\);

-- Location: FF_X14_Y22_N5
\uGPIO|sw0|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S12~q\);

-- Location: LCCOMB_X14_Y22_N26
\uGPIO|sw0|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~23_combout\ = (\uGPIO|sw0|c_state.S12~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S12~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~23_combout\);

-- Location: FF_X11_Y23_N29
\uGPIO|sw1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S12~q\);

-- Location: LCCOMB_X11_Y23_N26
\uGPIO|sw1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~23_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S12~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~23_combout\);

-- Location: FF_X10_Y22_N5
\uGPIO|sw9|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S12~q\);

-- Location: LCCOMB_X10_Y22_N18
\uGPIO|sw9|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~23_combout\ = (\uGPIO|sw9|c_state.S12~q\ & (\SW[9]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw9|c_state.S12~q\,
	datac => \SW[9]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~23_combout\);

-- Location: FF_X10_Y23_N29
\uGPIO|sw8|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S12~q\);

-- Location: LCCOMB_X10_Y23_N18
\uGPIO|sw8|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~23_combout\ = (\reset_ff~q\ & (\uGPIO|sw8|c_state.S12~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw8|c_state.S12~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~23_combout\);

-- Location: FF_X7_Y25_N5
\uGPIO|sw7|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S12~q\);

-- Location: LCCOMB_X7_Y25_N2
\uGPIO|sw7|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~23_combout\ = (\reset_ff~q\ & (\uGPIO|sw7|c_state.S12~q\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw7|c_state.S12~q\,
	datac => \SW[7]~input_o\,
	combout => \uGPIO|sw7|c_state~23_combout\);

-- Location: FF_X5_Y22_N29
\uGPIO|sw6|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S12~q\);

-- Location: LCCOMB_X5_Y22_N18
\uGPIO|sw6|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~23_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S12~q\,
	combout => \uGPIO|sw6|c_state~23_combout\);

-- Location: FF_X7_Y22_N21
\uGPIO|sw5|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S12~q\);

-- Location: LCCOMB_X7_Y22_N26
\uGPIO|sw5|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~23_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S12~q\,
	combout => \uGPIO|sw5|c_state~23_combout\);

-- Location: FF_X6_Y25_N13
\uGPIO|sw4|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S12~q\);

-- Location: FF_X7_Y23_N13
\uGPIO|sw3|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S12~q\);

-- Location: FF_X11_Y25_N5
\uGPIO|sw2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S12~q\);

-- Location: LCCOMB_X11_Y25_N10
\uGPIO|sw2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~23_combout\ = (\reset_ff~q\ & (\uGPIO|sw2|c_state.S12~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw2|c_state.S12~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~23_combout\);

-- Location: FF_X12_Y22_N13
\uGPIO|button2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S12~q\);

-- Location: LCCOMB_X12_Y22_N10
\uGPIO|button2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~23_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S12~q\,
	combout => \uGPIO|button2|c_state~23_combout\);

-- Location: FF_X14_Y22_N23
\uGPIO|sw0|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S11~q\);

-- Location: LCCOMB_X14_Y22_N4
\uGPIO|sw0|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~24_combout\ = (\uGPIO|sw0|c_state.S11~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw0|c_state.S11~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~24_combout\);

-- Location: FF_X11_Y23_N7
\uGPIO|sw1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S11~q\);

-- Location: LCCOMB_X11_Y23_N28
\uGPIO|sw1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~24_combout\ = (\uGPIO|sw1|c_state.S11~q\ & (\reset_ff~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw1|c_state.S11~q\,
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~24_combout\);

-- Location: FF_X10_Y22_N23
\uGPIO|sw9|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S11~q\);

-- Location: LCCOMB_X10_Y22_N4
\uGPIO|sw9|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~24_combout\ = (\uGPIO|sw9|c_state.S11~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S11~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~24_combout\);

-- Location: FF_X10_Y23_N31
\uGPIO|sw8|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S11~q\);

-- Location: LCCOMB_X10_Y23_N28
\uGPIO|sw8|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~24_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[8]~input_o\,
	datac => \uGPIO|sw8|c_state.S11~q\,
	combout => \uGPIO|sw8|c_state~24_combout\);

-- Location: FF_X7_Y25_N15
\uGPIO|sw7|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S11~q\);

-- Location: LCCOMB_X7_Y25_N4
\uGPIO|sw7|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~24_combout\ = (\reset_ff~q\ & (\uGPIO|sw7|c_state.S11~q\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw7|c_state.S11~q\,
	datac => \SW[7]~input_o\,
	combout => \uGPIO|sw7|c_state~24_combout\);

-- Location: FF_X5_Y22_N15
\uGPIO|sw6|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S11~q\);

-- Location: LCCOMB_X5_Y22_N28
\uGPIO|sw6|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~24_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw6|c_state.S11~q\,
	combout => \uGPIO|sw6|c_state~24_combout\);

-- Location: FF_X7_Y22_N23
\uGPIO|sw5|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S11~q\);

-- Location: LCCOMB_X7_Y22_N20
\uGPIO|sw5|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~24_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S11~q\,
	combout => \uGPIO|sw5|c_state~24_combout\);

-- Location: FF_X6_Y25_N7
\uGPIO|sw4|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S11~q\);

-- Location: LCCOMB_X6_Y25_N12
\uGPIO|sw4|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~24_combout\ = (\uGPIO|sw4|c_state.S11~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S11~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~24_combout\);

-- Location: FF_X7_Y23_N7
\uGPIO|sw3|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S11~q\);

-- Location: LCCOMB_X7_Y23_N12
\uGPIO|sw3|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~24_combout\ = (\uGPIO|sw3|c_state.S11~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S11~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~24_combout\);

-- Location: FF_X11_Y25_N15
\uGPIO|sw2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S11~q\);

-- Location: LCCOMB_X11_Y25_N4
\uGPIO|sw2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~24_combout\ = (\reset_ff~q\ & (\uGPIO|sw2|c_state.S11~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw2|c_state.S11~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~24_combout\);

-- Location: FF_X12_Y22_N23
\uGPIO|button2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S11~q\);

-- Location: LCCOMB_X12_Y22_N12
\uGPIO|button2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~24_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[2]~input_o\,
	datac => \uGPIO|button2|c_state.S11~q\,
	combout => \uGPIO|button2|c_state~24_combout\);

-- Location: FF_X14_Y22_N1
\uGPIO|sw0|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S10~q\);

-- Location: LCCOMB_X14_Y22_N22
\uGPIO|sw0|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~25_combout\ = (\uGPIO|sw0|c_state.S10~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S10~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~25_combout\);

-- Location: FF_X11_Y23_N9
\uGPIO|sw1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S10~q\);

-- Location: LCCOMB_X11_Y23_N6
\uGPIO|sw1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~25_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S10~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~25_combout\);

-- Location: FF_X10_Y22_N1
\uGPIO|sw9|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S10~q\);

-- Location: LCCOMB_X10_Y22_N22
\uGPIO|sw9|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~25_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \uGPIO|sw9|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \uGPIO|sw9|c_state.S10~q\,
	combout => \uGPIO|sw9|c_state~25_combout\);

-- Location: FF_X10_Y23_N17
\uGPIO|sw8|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S10~q\);

-- Location: LCCOMB_X10_Y23_N30
\uGPIO|sw8|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~25_combout\ = (\reset_ff~q\ & (\uGPIO|sw8|c_state.S10~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw8|c_state.S10~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~25_combout\);

-- Location: FF_X7_Y25_N1
\uGPIO|sw7|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S10~q\);

-- Location: LCCOMB_X7_Y25_N14
\uGPIO|sw7|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~25_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S10~q\,
	combout => \uGPIO|sw7|c_state~25_combout\);

-- Location: FF_X5_Y22_N25
\uGPIO|sw6|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S10~q\);

-- Location: LCCOMB_X5_Y22_N14
\uGPIO|sw6|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~25_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S10~q\,
	combout => \uGPIO|sw6|c_state~25_combout\);

-- Location: FF_X7_Y22_N1
\uGPIO|sw5|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S10~q\);

-- Location: LCCOMB_X7_Y22_N22
\uGPIO|sw5|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~25_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S10~q\,
	combout => \uGPIO|sw5|c_state~25_combout\);

-- Location: FF_X6_Y25_N1
\uGPIO|sw4|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S10~q\);

-- Location: LCCOMB_X6_Y25_N6
\uGPIO|sw4|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~25_combout\ = (\uGPIO|sw4|c_state.S10~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S10~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~25_combout\);

-- Location: FF_X7_Y23_N1
\uGPIO|sw3|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S10~q\);

-- Location: LCCOMB_X7_Y23_N6
\uGPIO|sw3|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~25_combout\ = (\uGPIO|sw3|c_state.S10~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S10~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~25_combout\);

-- Location: FF_X11_Y25_N25
\uGPIO|sw2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S10~q\);

-- Location: LCCOMB_X11_Y25_N14
\uGPIO|sw2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~25_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \uGPIO|sw2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw2|c_state.S10~q\,
	combout => \uGPIO|sw2|c_state~25_combout\);

-- Location: FF_X12_Y22_N9
\uGPIO|button2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S10~q\);

-- Location: LCCOMB_X12_Y22_N22
\uGPIO|button2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~25_combout\ = (\reset_ff~q\ & (\uGPIO|button2|c_state.S10~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button2|c_state.S10~q\,
	datac => \BUTTON[2]~input_o\,
	combout => \uGPIO|button2|c_state~25_combout\);

-- Location: FF_X14_Y22_N3
\uGPIO|sw0|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S9~q\);

-- Location: LCCOMB_X14_Y22_N0
\uGPIO|sw0|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~26_combout\ = (\uGPIO|sw0|c_state.S9~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S9~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~26_combout\);

-- Location: FF_X11_Y23_N11
\uGPIO|sw1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S9~q\);

-- Location: LCCOMB_X11_Y23_N8
\uGPIO|sw1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~26_combout\ = (\uGPIO|sw1|c_state.S9~q\ & (\reset_ff~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw1|c_state.S9~q\,
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~26_combout\);

-- Location: FF_X10_Y22_N3
\uGPIO|sw9|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S9~q\);

-- Location: LCCOMB_X10_Y22_N0
\uGPIO|sw9|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~26_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \uGPIO|sw9|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \uGPIO|sw9|c_state.S9~q\,
	combout => \uGPIO|sw9|c_state~26_combout\);

-- Location: FF_X10_Y23_N27
\uGPIO|sw8|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S9~q\);

-- Location: LCCOMB_X10_Y23_N16
\uGPIO|sw8|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~26_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[8]~input_o\,
	datac => \uGPIO|sw8|c_state.S9~q\,
	combout => \uGPIO|sw8|c_state~26_combout\);

-- Location: FF_X7_Y25_N11
\uGPIO|sw7|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S9~q\);

-- Location: LCCOMB_X7_Y25_N0
\uGPIO|sw7|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~26_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S9~q\,
	combout => \uGPIO|sw7|c_state~26_combout\);

-- Location: FF_X5_Y22_N11
\uGPIO|sw6|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S9~q\);

-- Location: LCCOMB_X5_Y22_N24
\uGPIO|sw6|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~26_combout\ = (\uGPIO|sw6|c_state.S9~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S9~q\,
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \uGPIO|sw6|c_state~26_combout\);

-- Location: FF_X7_Y22_N3
\uGPIO|sw5|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S9~q\);

-- Location: LCCOMB_X7_Y22_N0
\uGPIO|sw5|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~26_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S9~q\,
	combout => \uGPIO|sw5|c_state~26_combout\);

-- Location: FF_X6_Y25_N11
\uGPIO|sw4|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S9~q\);

-- Location: LCCOMB_X6_Y25_N0
\uGPIO|sw4|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~26_combout\ = (\uGPIO|sw4|c_state.S9~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S9~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~26_combout\);

-- Location: FF_X7_Y23_N11
\uGPIO|sw3|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S9~q\);

-- Location: LCCOMB_X7_Y23_N0
\uGPIO|sw3|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~26_combout\ = (\uGPIO|sw3|c_state.S9~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S9~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~26_combout\);

-- Location: FF_X11_Y25_N19
\uGPIO|sw2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S9~q\);

-- Location: LCCOMB_X11_Y25_N24
\uGPIO|sw2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~26_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \uGPIO|sw2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw2|c_state.S9~q\,
	combout => \uGPIO|sw2|c_state~26_combout\);

-- Location: FF_X12_Y22_N3
\uGPIO|button2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S9~q\);

-- Location: LCCOMB_X12_Y22_N8
\uGPIO|button2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~26_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S9~q\,
	combout => \uGPIO|button2|c_state~26_combout\);

-- Location: FF_X14_Y22_N21
\uGPIO|sw0|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S8~q\);

-- Location: LCCOMB_X14_Y22_N2
\uGPIO|sw0|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~27_combout\ = (\uGPIO|sw0|c_state.S8~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S8~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~27_combout\);

-- Location: FF_X11_Y23_N13
\uGPIO|sw1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S8~q\);

-- Location: LCCOMB_X11_Y23_N10
\uGPIO|sw1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~27_combout\ = (\uGPIO|sw1|c_state.S8~q\ & (\reset_ff~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw1|c_state.S8~q\,
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~27_combout\);

-- Location: FF_X10_Y22_N21
\uGPIO|sw9|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S8~q\);

-- Location: LCCOMB_X10_Y22_N2
\uGPIO|sw9|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~27_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \uGPIO|sw9|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \uGPIO|sw9|c_state.S8~q\,
	combout => \uGPIO|sw9|c_state~27_combout\);

-- Location: FF_X10_Y23_N5
\uGPIO|sw8|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S8~q\);

-- Location: LCCOMB_X10_Y23_N26
\uGPIO|sw8|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~27_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[8]~input_o\,
	datac => \uGPIO|sw8|c_state.S8~q\,
	combout => \uGPIO|sw8|c_state~27_combout\);

-- Location: FF_X7_Y25_N21
\uGPIO|sw7|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S8~q\);

-- Location: LCCOMB_X7_Y25_N10
\uGPIO|sw7|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~27_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S8~q\,
	combout => \uGPIO|sw7|c_state~27_combout\);

-- Location: FF_X5_Y22_N13
\uGPIO|sw6|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S8~q\);

-- Location: LCCOMB_X5_Y22_N10
\uGPIO|sw6|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~27_combout\ = (\uGPIO|sw6|c_state.S8~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S8~q\,
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \uGPIO|sw6|c_state~27_combout\);

-- Location: FF_X7_Y22_N5
\uGPIO|sw5|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S8~q\);

-- Location: LCCOMB_X7_Y22_N2
\uGPIO|sw5|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~27_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S8~q\,
	combout => \uGPIO|sw5|c_state~27_combout\);

-- Location: FF_X6_Y25_N5
\uGPIO|sw4|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S8~q\);

-- Location: LCCOMB_X6_Y25_N10
\uGPIO|sw4|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~27_combout\ = (\uGPIO|sw4|c_state.S8~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S8~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~27_combout\);

-- Location: FF_X7_Y23_N29
\uGPIO|sw3|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S8~q\);

-- Location: LCCOMB_X7_Y23_N10
\uGPIO|sw3|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~27_combout\ = (\uGPIO|sw3|c_state.S8~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S8~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~27_combout\);

-- Location: FF_X11_Y25_N21
\uGPIO|sw2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S8~q\);

-- Location: LCCOMB_X11_Y25_N18
\uGPIO|sw2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~27_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \uGPIO|sw2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw2|c_state.S8~q\,
	combout => \uGPIO|sw2|c_state~27_combout\);

-- Location: FF_X12_Y22_N5
\uGPIO|button2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S8~q\);

-- Location: LCCOMB_X12_Y22_N2
\uGPIO|button2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~27_combout\ = (\reset_ff~q\ & (\uGPIO|button2|c_state.S8~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button2|c_state.S8~q\,
	datac => \BUTTON[2]~input_o\,
	combout => \uGPIO|button2|c_state~27_combout\);

-- Location: FF_X14_Y22_N7
\uGPIO|sw0|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S7~q\);

-- Location: LCCOMB_X14_Y22_N20
\uGPIO|sw0|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~28_combout\ = (\uGPIO|sw0|c_state.S7~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw0|c_state.S7~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~28_combout\);

-- Location: FF_X11_Y23_N23
\uGPIO|sw1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S7~q\);

-- Location: LCCOMB_X11_Y23_N12
\uGPIO|sw1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~28_combout\ = (\uGPIO|sw1|c_state.S7~q\ & (\reset_ff~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw1|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~28_combout\);

-- Location: FF_X10_Y22_N7
\uGPIO|sw9|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S7~q\);

-- Location: LCCOMB_X10_Y22_N20
\uGPIO|sw9|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~28_combout\ = (\uGPIO|sw9|c_state.S7~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~28_combout\);

-- Location: FF_X10_Y23_N15
\uGPIO|sw8|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S7~q\);

-- Location: LCCOMB_X10_Y23_N4
\uGPIO|sw8|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~28_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[8]~input_o\,
	datac => \uGPIO|sw8|c_state.S7~q\,
	combout => \uGPIO|sw8|c_state~28_combout\);

-- Location: FF_X7_Y25_N23
\uGPIO|sw7|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S7~q\);

-- Location: LCCOMB_X7_Y25_N20
\uGPIO|sw7|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~28_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[7]~input_o\,
	datac => \uGPIO|sw7|c_state.S7~q\,
	combout => \uGPIO|sw7|c_state~28_combout\);

-- Location: FF_X5_Y22_N23
\uGPIO|sw6|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S7~q\);

-- Location: LCCOMB_X5_Y22_N12
\uGPIO|sw6|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~28_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw6|c_state.S7~q\,
	combout => \uGPIO|sw6|c_state~28_combout\);

-- Location: FF_X7_Y22_N7
\uGPIO|sw5|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S7~q\);

-- Location: LCCOMB_X7_Y22_N4
\uGPIO|sw5|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~28_combout\ = (\uGPIO|sw5|c_state.S7~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw5|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~28_combout\);

-- Location: FF_X6_Y25_N15
\uGPIO|sw4|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S7~q\);

-- Location: LCCOMB_X6_Y25_N4
\uGPIO|sw4|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~28_combout\ = (\uGPIO|sw4|c_state.S7~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S7~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~28_combout\);

-- Location: FF_X7_Y23_N23
\uGPIO|sw3|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S7~q\);

-- Location: LCCOMB_X7_Y23_N28
\uGPIO|sw3|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~28_combout\ = (\uGPIO|sw3|c_state.S7~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S7~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~28_combout\);

-- Location: FF_X11_Y25_N23
\uGPIO|sw2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S7~q\);

-- Location: LCCOMB_X11_Y25_N20
\uGPIO|sw2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~28_combout\ = (\reset_ff~q\ & (\uGPIO|sw2|c_state.S7~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw2|c_state.S7~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~28_combout\);

-- Location: FF_X12_Y22_N7
\uGPIO|button2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S7~q\);

-- Location: LCCOMB_X12_Y22_N4
\uGPIO|button2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~28_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S7~q\,
	combout => \uGPIO|button2|c_state~28_combout\);

-- Location: FF_X14_Y22_N9
\uGPIO|sw0|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S6~q\);

-- Location: LCCOMB_X14_Y22_N6
\uGPIO|sw0|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~29_combout\ = (\uGPIO|sw0|c_state.S6~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S6~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~29_combout\);

-- Location: FF_X11_Y23_N1
\uGPIO|sw1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S6~q\);

-- Location: LCCOMB_X11_Y23_N22
\uGPIO|sw1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~29_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S6~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~29_combout\);

-- Location: FF_X10_Y22_N17
\uGPIO|sw9|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S6~q\);

-- Location: LCCOMB_X10_Y22_N6
\uGPIO|sw9|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~29_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \uGPIO|sw9|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \uGPIO|sw9|c_state.S6~q\,
	combout => \uGPIO|sw9|c_state~29_combout\);

-- Location: FF_X10_Y23_N1
\uGPIO|sw8|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S6~q\);

-- Location: LCCOMB_X10_Y23_N14
\uGPIO|sw8|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~29_combout\ = (\reset_ff~q\ & (\uGPIO|sw8|c_state.S6~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw8|c_state.S6~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~29_combout\);

-- Location: FF_X7_Y25_N9
\uGPIO|sw7|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S6~q\);

-- Location: LCCOMB_X7_Y25_N22
\uGPIO|sw7|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~29_combout\ = (\reset_ff~q\ & (\uGPIO|sw7|c_state.S6~q\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw7|c_state.S6~q\,
	datac => \SW[7]~input_o\,
	combout => \uGPIO|sw7|c_state~29_combout\);

-- Location: FF_X5_Y22_N1
\uGPIO|sw6|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S6~q\);

-- Location: LCCOMB_X5_Y22_N22
\uGPIO|sw6|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~29_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S6~q\,
	combout => \uGPIO|sw6|c_state~29_combout\);

-- Location: FF_X7_Y22_N9
\uGPIO|sw5|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S6~q\);

-- Location: LCCOMB_X7_Y22_N6
\uGPIO|sw5|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~29_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S6~q\,
	combout => \uGPIO|sw5|c_state~29_combout\);

-- Location: FF_X6_Y25_N17
\uGPIO|sw4|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S6~q\);

-- Location: LCCOMB_X6_Y25_N14
\uGPIO|sw4|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~29_combout\ = (\uGPIO|sw4|c_state.S6~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S6~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~29_combout\);

-- Location: FF_X7_Y23_N17
\uGPIO|sw3|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S6~q\);

-- Location: LCCOMB_X7_Y23_N22
\uGPIO|sw3|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~29_combout\ = (\uGPIO|sw3|c_state.S6~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S6~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~29_combout\);

-- Location: FF_X11_Y25_N1
\uGPIO|sw2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S6~q\);

-- Location: LCCOMB_X11_Y25_N22
\uGPIO|sw2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~29_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \uGPIO|sw2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw2|c_state.S6~q\,
	combout => \uGPIO|sw2|c_state~29_combout\);

-- Location: FF_X12_Y22_N25
\uGPIO|button2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S6~q\);

-- Location: LCCOMB_X12_Y22_N6
\uGPIO|button2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~29_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S6~q\,
	combout => \uGPIO|button2|c_state~29_combout\);

-- Location: FF_X14_Y22_N19
\uGPIO|sw0|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S5~q\);

-- Location: LCCOMB_X14_Y22_N8
\uGPIO|sw0|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~30_combout\ = (\uGPIO|sw0|c_state.S5~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S5~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~30_combout\);

-- Location: FF_X11_Y23_N19
\uGPIO|sw1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S5~q\);

-- Location: LCCOMB_X11_Y23_N0
\uGPIO|sw1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~30_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S5~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S5~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~30_combout\);

-- Location: FF_X10_Y22_N27
\uGPIO|sw9|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S5~q\);

-- Location: LCCOMB_X10_Y22_N16
\uGPIO|sw9|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~30_combout\ = (\uGPIO|sw9|c_state.S5~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S5~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~30_combout\);

-- Location: FF_X10_Y23_N11
\uGPIO|sw8|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S5~q\);

-- Location: LCCOMB_X10_Y23_N0
\uGPIO|sw8|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~30_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S5~q\,
	combout => \uGPIO|sw8|c_state~30_combout\);

-- Location: FF_X7_Y25_N27
\uGPIO|sw7|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S5~q\);

-- Location: LCCOMB_X7_Y25_N8
\uGPIO|sw7|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~30_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[7]~input_o\,
	datac => \uGPIO|sw7|c_state.S5~q\,
	combout => \uGPIO|sw7|c_state~30_combout\);

-- Location: FF_X5_Y22_N27
\uGPIO|sw6|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S5~q\);

-- Location: LCCOMB_X5_Y22_N0
\uGPIO|sw6|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~30_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \uGPIO|sw6|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw6|c_state.S5~q\,
	combout => \uGPIO|sw6|c_state~30_combout\);

-- Location: FF_X7_Y22_N11
\uGPIO|sw5|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S5~q\);

-- Location: LCCOMB_X7_Y22_N8
\uGPIO|sw5|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~30_combout\ = (\uGPIO|sw5|c_state.S5~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw5|c_state.S5~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~30_combout\);

-- Location: FF_X6_Y25_N3
\uGPIO|sw4|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S5~q\);

-- Location: LCCOMB_X6_Y25_N16
\uGPIO|sw4|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~30_combout\ = (\uGPIO|sw4|c_state.S5~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S5~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~30_combout\);

-- Location: FF_X7_Y23_N27
\uGPIO|sw3|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S5~q\);

-- Location: LCCOMB_X7_Y23_N16
\uGPIO|sw3|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~30_combout\ = (\uGPIO|sw3|c_state.S5~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S5~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~30_combout\);

-- Location: FF_X11_Y25_N27
\uGPIO|sw2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S5~q\);

-- Location: LCCOMB_X11_Y25_N0
\uGPIO|sw2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~30_combout\ = (\reset_ff~q\ & (\uGPIO|sw2|c_state.S5~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw2|c_state.S5~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~30_combout\);

-- Location: FF_X12_Y22_N27
\uGPIO|button2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S5~q\);

-- Location: LCCOMB_X12_Y22_N24
\uGPIO|button2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~30_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[2]~input_o\,
	datac => \uGPIO|button2|c_state.S5~q\,
	combout => \uGPIO|button2|c_state~30_combout\);

-- Location: FF_X14_Y22_N29
\uGPIO|sw0|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S4~q\);

-- Location: LCCOMB_X14_Y22_N18
\uGPIO|sw0|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~31_combout\ = (\uGPIO|sw0|c_state.S4~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S4~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~31_combout\);

-- Location: FF_X11_Y23_N21
\uGPIO|sw1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S4~q\);

-- Location: LCCOMB_X11_Y23_N18
\uGPIO|sw1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~31_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S4~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~31_combout\);

-- Location: FF_X10_Y22_N13
\uGPIO|sw9|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S4~q\);

-- Location: LCCOMB_X10_Y22_N26
\uGPIO|sw9|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~31_combout\ = (\uGPIO|sw9|c_state.S4~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S4~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~31_combout\);

-- Location: FF_X10_Y23_N21
\uGPIO|sw8|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S4~q\);

-- Location: LCCOMB_X10_Y23_N10
\uGPIO|sw8|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~31_combout\ = (\reset_ff~q\ & (\uGPIO|sw8|c_state.S4~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw8|c_state.S4~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~31_combout\);

-- Location: FF_X7_Y25_N29
\uGPIO|sw7|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S4~q\);

-- Location: LCCOMB_X7_Y25_N26
\uGPIO|sw7|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~31_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S4~q\,
	combout => \uGPIO|sw7|c_state~31_combout\);

-- Location: FF_X5_Y22_N21
\uGPIO|sw6|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S4~q\);

-- Location: LCCOMB_X5_Y22_N26
\uGPIO|sw6|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~31_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S4~q\,
	combout => \uGPIO|sw6|c_state~31_combout\);

-- Location: FF_X7_Y22_N29
\uGPIO|sw5|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S4~q\);

-- Location: LCCOMB_X7_Y22_N10
\uGPIO|sw5|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~31_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S4~q\,
	combout => \uGPIO|sw5|c_state~31_combout\);

-- Location: FF_X6_Y25_N21
\uGPIO|sw4|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S4~q\);

-- Location: LCCOMB_X6_Y25_N2
\uGPIO|sw4|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~31_combout\ = (\uGPIO|sw4|c_state.S4~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S4~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~31_combout\);

-- Location: FF_X7_Y23_N21
\uGPIO|sw3|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S4~q\);

-- Location: LCCOMB_X7_Y23_N26
\uGPIO|sw3|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~31_combout\ = (\uGPIO|sw3|c_state.S4~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S4~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~31_combout\);

-- Location: FF_X11_Y25_N13
\uGPIO|sw2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S4~q\);

-- Location: LCCOMB_X11_Y25_N26
\uGPIO|sw2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~31_combout\ = (\uGPIO|sw2|c_state.S4~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S4~q\,
	datab => \reset_ff~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~31_combout\);

-- Location: FF_X12_Y22_N29
\uGPIO|button2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S4~q\);

-- Location: LCCOMB_X12_Y22_N26
\uGPIO|button2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~31_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S4~q\,
	combout => \uGPIO|button2|c_state~31_combout\);

-- Location: FF_X14_Y22_N15
\uGPIO|sw0|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S3~q\);

-- Location: LCCOMB_X14_Y22_N28
\uGPIO|sw0|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~32_combout\ = (\uGPIO|sw0|c_state.S3~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S3~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~32_combout\);

-- Location: FF_X11_Y23_N15
\uGPIO|sw1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S3~q\);

-- Location: LCCOMB_X11_Y23_N20
\uGPIO|sw1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~32_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S3~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~32_combout\);

-- Location: FF_X10_Y22_N15
\uGPIO|sw9|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S3~q\);

-- Location: LCCOMB_X10_Y22_N12
\uGPIO|sw9|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~32_combout\ = (\uGPIO|sw9|c_state.S3~q\ & (\SW[9]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw9|c_state.S3~q\,
	datac => \SW[9]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~32_combout\);

-- Location: FF_X10_Y23_N23
\uGPIO|sw8|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S3~q\);

-- Location: LCCOMB_X10_Y23_N20
\uGPIO|sw8|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~32_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \uGPIO|sw8|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[8]~input_o\,
	datac => \uGPIO|sw8|c_state.S3~q\,
	combout => \uGPIO|sw8|c_state~32_combout\);

-- Location: FF_X7_Y25_N7
\uGPIO|sw7|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S3~q\);

-- Location: LCCOMB_X7_Y25_N28
\uGPIO|sw7|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~32_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S3~q\,
	combout => \uGPIO|sw7|c_state~32_combout\);

-- Location: FF_X5_Y22_N7
\uGPIO|sw6|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S3~q\);

-- Location: LCCOMB_X5_Y22_N20
\uGPIO|sw6|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~32_combout\ = (\uGPIO|sw6|c_state.S3~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S3~q\,
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \uGPIO|sw6|c_state~32_combout\);

-- Location: FF_X7_Y22_N15
\uGPIO|sw5|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S3~q\);

-- Location: LCCOMB_X7_Y22_N28
\uGPIO|sw5|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~32_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S3~q\,
	combout => \uGPIO|sw5|c_state~32_combout\);

-- Location: FF_X6_Y25_N23
\uGPIO|sw4|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S3~q\);

-- Location: LCCOMB_X6_Y25_N20
\uGPIO|sw4|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~32_combout\ = (\uGPIO|sw4|c_state.S3~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S3~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~32_combout\);

-- Location: FF_X7_Y23_N15
\uGPIO|sw3|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S3~q\);

-- Location: LCCOMB_X7_Y23_N20
\uGPIO|sw3|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~32_combout\ = (\uGPIO|sw3|c_state.S3~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S3~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~32_combout\);

-- Location: FF_X11_Y25_N7
\uGPIO|sw2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S3~q\);

-- Location: LCCOMB_X11_Y25_N12
\uGPIO|sw2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~32_combout\ = (\uGPIO|sw2|c_state.S3~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S3~q\,
	datab => \reset_ff~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~32_combout\);

-- Location: FF_X12_Y22_N15
\uGPIO|button2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S3~q\);

-- Location: LCCOMB_X12_Y22_N28
\uGPIO|button2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~32_combout\ = (\reset_ff~q\ & (\uGPIO|button2|c_state.S3~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button2|c_state.S3~q\,
	datac => \BUTTON[2]~input_o\,
	combout => \uGPIO|button2|c_state~32_combout\);

-- Location: FF_X14_Y22_N17
\uGPIO|sw0|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S2~q\);

-- Location: LCCOMB_X14_Y22_N14
\uGPIO|sw0|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~33_combout\ = (\uGPIO|sw0|c_state.S2~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw0|c_state.S2~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~33_combout\);

-- Location: FF_X11_Y23_N25
\uGPIO|sw1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S2~q\);

-- Location: LCCOMB_X11_Y23_N14
\uGPIO|sw1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~33_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S2~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S2~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~33_combout\);

-- Location: FF_X10_Y22_N9
\uGPIO|sw9|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S2~q\);

-- Location: LCCOMB_X10_Y22_N14
\uGPIO|sw9|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~33_combout\ = (\uGPIO|sw9|c_state.S2~q\ & (\SW[9]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw9|c_state.S2~q\,
	datac => \SW[9]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~33_combout\);

-- Location: FF_X10_Y23_N25
\uGPIO|sw8|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S2~q\);

-- Location: LCCOMB_X10_Y23_N22
\uGPIO|sw8|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~33_combout\ = (\reset_ff~q\ & (\uGPIO|sw8|c_state.S2~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw8|c_state.S2~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~33_combout\);

-- Location: FF_X7_Y25_N25
\uGPIO|sw7|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S2~q\);

-- Location: LCCOMB_X7_Y25_N6
\uGPIO|sw7|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~33_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S2~q\,
	combout => \uGPIO|sw7|c_state~33_combout\);

-- Location: FF_X5_Y22_N17
\uGPIO|sw6|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S2~q\);

-- Location: LCCOMB_X5_Y22_N6
\uGPIO|sw6|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~33_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S2~q\,
	combout => \uGPIO|sw6|c_state~33_combout\);

-- Location: FF_X7_Y22_N25
\uGPIO|sw5|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S2~q\);

-- Location: LCCOMB_X7_Y22_N14
\uGPIO|sw5|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~33_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S2~q\,
	combout => \uGPIO|sw5|c_state~33_combout\);

-- Location: FF_X6_Y25_N25
\uGPIO|sw4|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S2~q\);

-- Location: LCCOMB_X6_Y25_N22
\uGPIO|sw4|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~33_combout\ = (\uGPIO|sw4|c_state.S2~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S2~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~33_combout\);

-- Location: FF_X7_Y23_N25
\uGPIO|sw3|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S2~q\);

-- Location: LCCOMB_X7_Y23_N14
\uGPIO|sw3|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~33_combout\ = (\uGPIO|sw3|c_state.S2~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S2~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~33_combout\);

-- Location: FF_X11_Y25_N9
\uGPIO|sw2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S2~q\);

-- Location: LCCOMB_X11_Y25_N6
\uGPIO|sw2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~33_combout\ = (\reset_ff~q\ & (\uGPIO|sw2|c_state.S2~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw2|c_state.S2~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~33_combout\);

-- Location: FF_X12_Y22_N1
\uGPIO|button2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S2~q\);

-- Location: LCCOMB_X12_Y22_N14
\uGPIO|button2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~33_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S2~q\,
	combout => \uGPIO|button2|c_state~33_combout\);

-- Location: FF_X14_Y22_N11
\uGPIO|sw0|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S1~q\);

-- Location: LCCOMB_X14_Y22_N16
\uGPIO|sw0|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~34_combout\ = (\uGPIO|sw0|c_state.S1~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw0|c_state.S1~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~34_combout\);

-- Location: FF_X11_Y23_N3
\uGPIO|sw1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S1~q\);

-- Location: LCCOMB_X11_Y23_N24
\uGPIO|sw1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~34_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S1~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~34_combout\);

-- Location: FF_X10_Y22_N11
\uGPIO|sw9|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S1~q\);

-- Location: LCCOMB_X10_Y22_N8
\uGPIO|sw9|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~34_combout\ = (\uGPIO|sw9|c_state.S1~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S1~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~34_combout\);

-- Location: FF_X10_Y23_N3
\uGPIO|sw8|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S1~q\);

-- Location: LCCOMB_X10_Y23_N24
\uGPIO|sw8|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~34_combout\ = (\reset_ff~q\ & (\uGPIO|sw8|c_state.S1~q\ & \SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw8|c_state.S1~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~34_combout\);

-- Location: FF_X7_Y25_N19
\uGPIO|sw7|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S1~q\);

-- Location: LCCOMB_X7_Y25_N24
\uGPIO|sw7|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~34_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S1~q\,
	combout => \uGPIO|sw7|c_state~34_combout\);

-- Location: FF_X5_Y22_N3
\uGPIO|sw6|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S1~q\);

-- Location: LCCOMB_X5_Y22_N16
\uGPIO|sw6|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~34_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S1~q\,
	combout => \uGPIO|sw6|c_state~34_combout\);

-- Location: FF_X7_Y22_N19
\uGPIO|sw5|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S1~q\);

-- Location: LCCOMB_X7_Y22_N24
\uGPIO|sw5|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~34_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S1~q\,
	combout => \uGPIO|sw5|c_state~34_combout\);

-- Location: FF_X6_Y25_N27
\uGPIO|sw4|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S1~q\);

-- Location: LCCOMB_X6_Y25_N24
\uGPIO|sw4|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~34_combout\ = (\uGPIO|sw4|c_state.S1~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S1~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~34_combout\);

-- Location: FF_X7_Y23_N19
\uGPIO|sw3|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S1~q\);

-- Location: LCCOMB_X7_Y23_N24
\uGPIO|sw3|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~34_combout\ = (\uGPIO|sw3|c_state.S1~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S1~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~34_combout\);

-- Location: FF_X11_Y25_N3
\uGPIO|sw2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S1~q\);

-- Location: LCCOMB_X11_Y25_N8
\uGPIO|sw2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~34_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \uGPIO|sw2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw2|c_state.S1~q\,
	combout => \uGPIO|sw2|c_state~34_combout\);

-- Location: FF_X12_Y22_N19
\uGPIO|button2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S1~q\);

-- Location: LCCOMB_X12_Y22_N0
\uGPIO|button2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~34_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S1~q\,
	combout => \uGPIO|button2|c_state~34_combout\);

-- Location: FF_X14_Y22_N13
\uGPIO|sw0|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S0~q\);

-- Location: LCCOMB_X14_Y22_N10
\uGPIO|sw0|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~35_combout\ = (!\uGPIO|sw0|c_state.S0~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw0|c_state.S0~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~35_combout\);

-- Location: FF_X11_Y23_N5
\uGPIO|sw1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S0~q\);

-- Location: LCCOMB_X11_Y23_N2
\uGPIO|sw1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~35_combout\ = (\SW[1]~input_o\ & (!\uGPIO|sw1|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S0~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~35_combout\);

-- Location: FF_X10_Y22_N29
\uGPIO|sw9|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S0~q\);

-- Location: LCCOMB_X10_Y22_N10
\uGPIO|sw9|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~35_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & !\uGPIO|sw9|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \uGPIO|sw9|c_state.S0~q\,
	combout => \uGPIO|sw9|c_state~35_combout\);

-- Location: FF_X10_Y23_N13
\uGPIO|sw8|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S0~q\);

-- Location: LCCOMB_X10_Y23_N2
\uGPIO|sw8|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~35_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & !\uGPIO|sw8|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \uGPIO|sw8|c_state.S0~q\,
	combout => \uGPIO|sw8|c_state~35_combout\);

-- Location: FF_X7_Y25_N13
\uGPIO|sw7|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S0~q\);

-- Location: LCCOMB_X7_Y25_N18
\uGPIO|sw7|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~35_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & !\uGPIO|sw7|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S0~q\,
	combout => \uGPIO|sw7|c_state~35_combout\);

-- Location: FF_X5_Y22_N5
\uGPIO|sw6|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S0~q\);

-- Location: LCCOMB_X5_Y22_N2
\uGPIO|sw6|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~35_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw6|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw6|c_state.S0~q\,
	combout => \uGPIO|sw6|c_state~35_combout\);

-- Location: FF_X7_Y22_N13
\uGPIO|sw5|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S0~q\);

-- Location: LCCOMB_X7_Y22_N18
\uGPIO|sw5|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~35_combout\ = (!\uGPIO|sw5|c_state.S0~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw5|c_state.S0~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~35_combout\);

-- Location: FF_X6_Y25_N29
\uGPIO|sw4|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S0~q\);

-- Location: LCCOMB_X6_Y25_N26
\uGPIO|sw4|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~35_combout\ = (!\uGPIO|sw4|c_state.S0~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S0~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~35_combout\);

-- Location: FF_X7_Y23_N5
\uGPIO|sw3|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S0~q\);

-- Location: LCCOMB_X7_Y23_N18
\uGPIO|sw3|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~35_combout\ = (!\uGPIO|sw3|c_state.S0~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S0~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~35_combout\);

-- Location: FF_X11_Y25_N29
\uGPIO|sw2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S0~q\);

-- Location: LCCOMB_X11_Y25_N2
\uGPIO|sw2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~35_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw2|c_state.S0~q\,
	combout => \uGPIO|sw2|c_state~35_combout\);

-- Location: FF_X12_Y22_N21
\uGPIO|button2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S0~q\);

-- Location: LCCOMB_X12_Y22_N18
\uGPIO|button2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~35_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & !\uGPIO|button2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S0~q\,
	combout => \uGPIO|button2|c_state~35_combout\);

-- Location: LCCOMB_X14_Y22_N12
\uGPIO|sw0|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~36_combout\ = (\reset_ff~q\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~36_combout\);

-- Location: LCCOMB_X11_Y23_N4
\uGPIO|sw1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~36_combout\ = (\SW[1]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~36_combout\);

-- Location: LCCOMB_X10_Y22_N28
\uGPIO|sw9|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~36_combout\ = (\reset_ff~q\ & \SW[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~36_combout\);

-- Location: LCCOMB_X10_Y23_N12
\uGPIO|sw8|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~36_combout\ = (\reset_ff~q\ & \SW[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~36_combout\);

-- Location: LCCOMB_X7_Y25_N12
\uGPIO|sw7|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~36_combout\ = (\reset_ff~q\ & \SW[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	combout => \uGPIO|sw7|c_state~36_combout\);

-- Location: LCCOMB_X5_Y22_N4
\uGPIO|sw6|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~36_combout\ = (\reset_ff~q\ & \SW[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \uGPIO|sw6|c_state~36_combout\);

-- Location: LCCOMB_X7_Y22_N12
\uGPIO|sw5|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~36_combout\ = (\reset_ff~q\ & \SW[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~36_combout\);

-- Location: LCCOMB_X6_Y25_N28
\uGPIO|sw4|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~36_combout\ = (\reset_ff~q\ & \SW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~36_combout\);

-- Location: LCCOMB_X7_Y23_N4
\uGPIO|sw3|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~36_combout\ = (\reset_ff~q\ & \SW[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~36_combout\);

-- Location: LCCOMB_X11_Y25_N28
\uGPIO|sw2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~36_combout\ = (\reset_ff~q\ & \SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~36_combout\);

-- Location: LCCOMB_X12_Y22_N20
\uGPIO|button2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	combout => \uGPIO|button2|c_state~36_combout\);

-- Location: LCCOMB_X23_Y20_N20
\mips_cpu|dp|rf|Mux29~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~24_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)) # ((\mips_cpu|dp|rf|R3\(2)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R3\(2),
	combout => \mips_cpu|dp|rf|Mux29~24_combout\);

-- Location: LCCOMB_X19_Y21_N6
\mips_cpu|dp|resmux|y[3]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[3]~155_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & (\mips_cpu|c|md|Decoder0~3_combout\ & ((!\Decoder|Equal1~6_combout\) # (!\mips_cpu|c|md|WideOr9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr9~1_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \mips_cpu|c|md|Decoder0~3_combout\,
	combout => \mips_cpu|dp|resmux|y[3]~155_combout\);

-- Location: IOIBUF_X0_Y21_N8
\BUTTON[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(0),
	o => \BUTTON[0]~input_o\);

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X0_Y25_N1
\SW[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X0_Y26_N1
\SW[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X0_Y26_N8
\SW[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X0_Y23_N1
\BUTTON[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(2),
	o => \BUTTON[2]~input_o\);

-- Location: IOOBUF_X32_Y29_N23
\HEX3_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(0),
	devoe => ww_devoe,
	o => ww_HEX3_D(0));

-- Location: IOOBUF_X39_Y29_N16
\HEX3_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(1),
	devoe => ww_devoe,
	o => ww_HEX3_D(1));

-- Location: IOOBUF_X32_Y29_N9
\HEX3_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(2),
	devoe => ww_devoe,
	o => ww_HEX3_D(2));

-- Location: IOOBUF_X32_Y29_N2
\HEX3_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(3),
	devoe => ww_devoe,
	o => ww_HEX3_D(3));

-- Location: IOOBUF_X37_Y29_N23
\HEX3_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(4),
	devoe => ww_devoe,
	o => ww_HEX3_D(4));

-- Location: IOOBUF_X37_Y29_N30
\HEX3_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(5),
	devoe => ww_devoe,
	o => ww_HEX3_D(5));

-- Location: IOOBUF_X39_Y29_N30
\HEX3_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(6),
	devoe => ww_devoe,
	o => ww_HEX3_D(6));

-- Location: IOOBUF_X32_Y29_N30
\HEX2_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(0),
	devoe => ww_devoe,
	o => ww_HEX2_D(0));

-- Location: IOOBUF_X30_Y29_N30
\HEX2_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(1),
	devoe => ww_devoe,
	o => ww_HEX2_D(1));

-- Location: IOOBUF_X28_Y29_N2
\HEX2_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(2),
	devoe => ww_devoe,
	o => ww_HEX2_D(2));

-- Location: IOOBUF_X30_Y29_N2
\HEX2_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(3),
	devoe => ww_devoe,
	o => ww_HEX2_D(3));

-- Location: IOOBUF_X30_Y29_N16
\HEX2_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(4),
	devoe => ww_devoe,
	o => ww_HEX2_D(4));

-- Location: IOOBUF_X30_Y29_N23
\HEX2_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(5),
	devoe => ww_devoe,
	o => ww_HEX2_D(5));

-- Location: IOOBUF_X37_Y29_N2
\HEX2_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(6),
	devoe => ww_devoe,
	o => ww_HEX2_D(6));

-- Location: IOOBUF_X21_Y29_N2
\HEX1_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(0),
	devoe => ww_devoe,
	o => ww_HEX1_D(0));

-- Location: IOOBUF_X21_Y29_N9
\HEX1_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(1),
	devoe => ww_devoe,
	o => ww_HEX1_D(1));

-- Location: IOOBUF_X23_Y29_N2
\HEX1_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(2),
	devoe => ww_devoe,
	o => ww_HEX1_D(2));

-- Location: IOOBUF_X23_Y29_N23
\HEX1_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(3),
	devoe => ww_devoe,
	o => ww_HEX1_D(3));

-- Location: IOOBUF_X23_Y29_N30
\HEX1_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(4),
	devoe => ww_devoe,
	o => ww_HEX1_D(4));

-- Location: IOOBUF_X28_Y29_N16
\HEX1_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(5),
	devoe => ww_devoe,
	o => ww_HEX1_D(5));

-- Location: IOOBUF_X26_Y29_N23
\HEX1_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(6),
	devoe => ww_devoe,
	o => ww_HEX1_D(6));

-- Location: IOOBUF_X21_Y29_N23
\HEX0_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(0),
	devoe => ww_devoe,
	o => ww_HEX0_D(0));

-- Location: IOOBUF_X21_Y29_N30
\HEX0_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(1),
	devoe => ww_devoe,
	o => ww_HEX0_D(1));

-- Location: IOOBUF_X26_Y29_N2
\HEX0_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(2),
	devoe => ww_devoe,
	o => ww_HEX0_D(2));

-- Location: IOOBUF_X28_Y29_N30
\HEX0_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(3),
	devoe => ww_devoe,
	o => ww_HEX0_D(3));

-- Location: IOOBUF_X26_Y29_N9
\HEX0_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(4),
	devoe => ww_devoe,
	o => ww_HEX0_D(4));

-- Location: IOOBUF_X28_Y29_N23
\HEX0_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(5),
	devoe => ww_devoe,
	o => ww_HEX0_D(5));

-- Location: IOOBUF_X26_Y29_N16
\HEX0_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(6),
	devoe => ww_devoe,
	o => ww_HEX0_D(6));

-- Location: IOOBUF_X0_Y20_N9
\LEDG[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X0_Y20_N2
\LEDG[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X0_Y21_N23
\LEDG[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X0_Y21_N16
\LEDG[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X0_Y24_N23
\LEDG[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X0_Y24_N16
\LEDG[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X0_Y26_N23
\LEDG[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X0_Y26_N16
\LEDG[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X0_Y27_N9
\LEDG[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(8),
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X0_Y27_N16
\LEDG[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(9),
	devoe => ww_devoe,
	o => ww_LEDG(9));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\pll0|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 16,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 31,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "25000",
	clk2_counter => "c2",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "50000",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5079,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y19_N30
reset : cycloneiii_lcell_comb
-- Equation(s):
-- \reset~combout\ = (\BUTTON[0]~input_o\ & \pll0|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[0]~input_o\,
	datac => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	combout => \reset~combout\);

-- Location: FF_X27_Y19_N31
reset_ff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ff~q\);

-- Location: CLKCTRL_G9
\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X12_Y19_N16
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X26_Y19_N4
\mips_cpu|dp|pcadd1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~0_combout\ = \mips_cpu|dp|pcreg|q\(2) $ (VCC)
-- \mips_cpu|dp|pcadd1|Add0~1\ = CARRY(\mips_cpu|dp|pcreg|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(2),
	datad => VCC,
	combout => \mips_cpu|dp|pcadd1|Add0~0_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~1\);

-- Location: LCCOMB_X26_Y19_N6
\mips_cpu|dp|pcadd1|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~2_combout\ = (\mips_cpu|dp|pcreg|q\(3) & (!\mips_cpu|dp|pcadd1|Add0~1\)) # (!\mips_cpu|dp|pcreg|q\(3) & ((\mips_cpu|dp|pcadd1|Add0~1\) # (GND)))
-- \mips_cpu|dp|pcadd1|Add0~3\ = CARRY((!\mips_cpu|dp|pcadd1|Add0~1\) # (!\mips_cpu|dp|pcreg|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(3),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~1\,
	combout => \mips_cpu|dp|pcadd1|Add0~2_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~3\);

-- Location: LCCOMB_X27_Y19_N10
\mips_cpu|dp|pcadd2|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) & ((\mips_cpu|dp|pcadd1|Add0~2_combout\ & (\mips_cpu|dp|pcadd2|Add0~1\ & VCC)) # (!\mips_cpu|dp|pcadd1|Add0~2_combout\ & (!\mips_cpu|dp|pcadd2|Add0~1\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) & ((\mips_cpu|dp|pcadd1|Add0~2_combout\ & (!\mips_cpu|dp|pcadd2|Add0~1\)) # (!\mips_cpu|dp|pcadd1|Add0~2_combout\ & ((\mips_cpu|dp|pcadd2|Add0~1\) # (GND)))))
-- \mips_cpu|dp|pcadd2|Add0~3\ = CARRY((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) & (!\mips_cpu|dp|pcadd1|Add0~2_combout\ & !\mips_cpu|dp|pcadd2|Add0~1\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) & 
-- ((!\mips_cpu|dp|pcadd2|Add0~1\) # (!\mips_cpu|dp|pcadd1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	datab => \mips_cpu|dp|pcadd1|Add0~2_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~1\,
	combout => \mips_cpu|dp|pcadd2|Add0~2_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~3\);

-- Location: LCCOMB_X27_Y19_N2
\mips_cpu|dp|pcreg|q[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[3]~1_combout\ = (\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd2|Add0~2_combout\))) # (!\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd1|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|pcsrc~combout\,
	datab => \mips_cpu|dp|pcadd1|Add0~2_combout\,
	datad => \mips_cpu|dp|pcadd2|Add0~2_combout\,
	combout => \mips_cpu|dp|pcreg|q[3]~1_combout\);

-- Location: LCCOMB_X26_Y19_N8
\mips_cpu|dp|pcadd1|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~4_combout\ = (\mips_cpu|dp|pcreg|q\(4) & (\mips_cpu|dp|pcadd1|Add0~3\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(4) & (!\mips_cpu|dp|pcadd1|Add0~3\ & VCC))
-- \mips_cpu|dp|pcadd1|Add0~5\ = CARRY((\mips_cpu|dp|pcreg|q\(4) & !\mips_cpu|dp|pcadd1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(4),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~3\,
	combout => \mips_cpu|dp|pcadd1|Add0~4_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~5\);

-- Location: LCCOMB_X26_Y19_N0
\mips_cpu|dp|pcreg|q[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[4]~2_combout\ = (\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd2|Add0~4_combout\)) # (!\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd1|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|Add0~4_combout\,
	datab => \mips_cpu|c|pcsrc~combout\,
	datad => \mips_cpu|dp|pcadd1|Add0~4_combout\,
	combout => \mips_cpu|dp|pcreg|q[4]~2_combout\);

-- Location: LCCOMB_X26_Y19_N10
\mips_cpu|dp|pcadd1|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~6_combout\ = (\mips_cpu|dp|pcreg|q\(5) & (!\mips_cpu|dp|pcadd1|Add0~5\)) # (!\mips_cpu|dp|pcreg|q\(5) & ((\mips_cpu|dp|pcadd1|Add0~5\) # (GND)))
-- \mips_cpu|dp|pcadd1|Add0~7\ = CARRY((!\mips_cpu|dp|pcadd1|Add0~5\) # (!\mips_cpu|dp|pcreg|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(5),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~5\,
	combout => \mips_cpu|dp|pcadd1|Add0~6_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~7\);

-- Location: LCCOMB_X26_Y19_N16
\mips_cpu|dp|pcadd1|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~12_combout\ = (\mips_cpu|dp|pcreg|q\(8) & (\mips_cpu|dp|pcadd1|Add0~11\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(8) & (!\mips_cpu|dp|pcadd1|Add0~11\ & VCC))
-- \mips_cpu|dp|pcadd1|Add0~13\ = CARRY((\mips_cpu|dp|pcreg|q\(8) & !\mips_cpu|dp|pcadd1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(8),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~11\,
	combout => \mips_cpu|dp|pcadd1|Add0~12_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~13\);

-- Location: LCCOMB_X26_Y19_N2
\mips_cpu|dp|pcreg|q[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[8]~6_combout\ = (\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd2|Add0~12_combout\)) # (!\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd1|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|Add0~12_combout\,
	datab => \mips_cpu|c|pcsrc~combout\,
	datad => \mips_cpu|dp|pcadd1|Add0~12_combout\,
	combout => \mips_cpu|dp|pcreg|q[8]~6_combout\);

-- Location: LCCOMB_X26_Y19_N18
\mips_cpu|dp|pcadd1|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~14_combout\ = (\mips_cpu|dp|pcreg|q\(9) & (!\mips_cpu|dp|pcadd1|Add0~13\)) # (!\mips_cpu|dp|pcreg|q\(9) & ((\mips_cpu|dp|pcadd1|Add0~13\) # (GND)))
-- \mips_cpu|dp|pcadd1|Add0~15\ = CARRY((!\mips_cpu|dp|pcadd1|Add0~13\) # (!\mips_cpu|dp|pcreg|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(9),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~13\,
	combout => \mips_cpu|dp|pcadd1|Add0~14_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~15\);

-- Location: LCCOMB_X26_Y19_N28
\mips_cpu|dp|pcreg|q[9]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[9]~7_combout\ = (\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd2|Add0~14_combout\)) # (!\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd1|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|Add0~14_combout\,
	datab => \mips_cpu|c|pcsrc~combout\,
	datad => \mips_cpu|dp|pcadd1|Add0~14_combout\,
	combout => \mips_cpu|dp|pcreg|q[9]~7_combout\);

-- Location: LCCOMB_X26_Y19_N20
\mips_cpu|dp|pcadd1|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~16_combout\ = (\mips_cpu|dp|pcreg|q\(10) & (\mips_cpu|dp|pcadd1|Add0~15\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(10) & (!\mips_cpu|dp|pcadd1|Add0~15\ & VCC))
-- \mips_cpu|dp|pcadd1|Add0~17\ = CARRY((\mips_cpu|dp|pcreg|q\(10) & !\mips_cpu|dp|pcadd1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(10),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~15\,
	combout => \mips_cpu|dp|pcadd1|Add0~16_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~17\);

-- Location: LCCOMB_X26_Y19_N30
\mips_cpu|dp|pcreg|q[10]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[10]~8_combout\ = (\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd2|Add0~16_combout\)) # (!\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd1|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|Add0~16_combout\,
	datab => \mips_cpu|c|pcsrc~combout\,
	datad => \mips_cpu|dp|pcadd1|Add0~16_combout\,
	combout => \mips_cpu|dp|pcreg|q[10]~8_combout\);

-- Location: LCCOMB_X26_Y19_N22
\mips_cpu|dp|pcadd1|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~18_combout\ = (\mips_cpu|dp|pcreg|q\(11) & (!\mips_cpu|dp|pcadd1|Add0~17\)) # (!\mips_cpu|dp|pcreg|q\(11) & ((\mips_cpu|dp|pcadd1|Add0~17\) # (GND)))
-- \mips_cpu|dp|pcadd1|Add0~19\ = CARRY((!\mips_cpu|dp|pcadd1|Add0~17\) # (!\mips_cpu|dp|pcreg|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(11),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|Add0~17\,
	combout => \mips_cpu|dp|pcadd1|Add0~18_combout\,
	cout => \mips_cpu|dp|pcadd1|Add0~19\);

-- Location: LCCOMB_X27_Y19_N4
\mips_cpu|dp|pcreg|q[11]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[11]~9_combout\ = (\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd2|Add0~18_combout\)) # (!\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd1|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|Add0~18_combout\,
	datab => \mips_cpu|dp|pcadd1|Add0~18_combout\,
	datad => \mips_cpu|c|pcsrc~combout\,
	combout => \mips_cpu|dp|pcreg|q[11]~9_combout\);

-- Location: LCCOMB_X26_Y19_N24
\mips_cpu|dp|pcadd1|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|Add0~20_combout\ = \mips_cpu|dp|pcreg|q\(12) $ (!\mips_cpu|dp|pcadd1|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(12),
	cin => \mips_cpu|dp|pcadd1|Add0~19\,
	combout => \mips_cpu|dp|pcadd1|Add0~20_combout\);

-- Location: LCCOMB_X14_Y18_N22
\Timer|CompareR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~9_combout\ = (\mips_cpu|dp|rf|Mux8~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux8~19_combout\,
	combout => \Timer|CompareR~9_combout\);

-- Location: LCCOMB_X16_Y19_N0
\mips_cpu|c|md|WideOr7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr7~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|c|md|WideOr7~2_combout\);

-- Location: LCCOMB_X20_Y11_N4
\mips_cpu|dp|srcbmux|y[3]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[3]~39_combout\ = (!\mips_cpu|c|md|Decoder0~2_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & ((\mips_cpu|c|md|WideOr7~2_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|c|md|WideOr7~2_combout\,
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	combout => \mips_cpu|dp|srcbmux|y[3]~39_combout\);

-- Location: LCCOMB_X17_Y17_N20
\mips_cpu|c|md|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~3_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (\mips_cpu|c|md|Decoder0~1_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \mips_cpu|c|md|Decoder0~3_combout\);

-- Location: LCCOMB_X16_Y17_N30
\mips_cpu|dp|resmux|y[28]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[28]~43_combout\ = (\mips_cpu|dp|resmux|y[28]~42_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[28]~42_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[28]~43_combout\);

-- Location: LCCOMB_X15_Y21_N0
\Timer|CounterR[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[0]~32_combout\ = \Timer|CounterR\(0) $ (VCC)
-- \Timer|CounterR[0]~33\ = CARRY(\Timer|CounterR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(0),
	datad => VCC,
	combout => \Timer|CounterR[0]~32_combout\,
	cout => \Timer|CounterR[0]~33\);

-- Location: LCCOMB_X19_Y19_N0
\Timer|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|always2~0_combout\ = (\Timer|StatusR\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|StatusR\(0),
	datad => \reset_ff~q\,
	combout => \Timer|always2~0_combout\);

-- Location: FF_X15_Y21_N1
\Timer|CounterR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[0]~32_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(0));

-- Location: LCCOMB_X15_Y21_N2
\Timer|CounterR[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[1]~34_combout\ = (\Timer|CounterR\(1) & (!\Timer|CounterR[0]~33\)) # (!\Timer|CounterR\(1) & ((\Timer|CounterR[0]~33\) # (GND)))
-- \Timer|CounterR[1]~35\ = CARRY((!\Timer|CounterR[0]~33\) # (!\Timer|CounterR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(1),
	datad => VCC,
	cin => \Timer|CounterR[0]~33\,
	combout => \Timer|CounterR[1]~34_combout\,
	cout => \Timer|CounterR[1]~35\);

-- Location: FF_X15_Y21_N3
\Timer|CounterR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[1]~34_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(1));

-- Location: LCCOMB_X15_Y21_N4
\Timer|CounterR[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[2]~36_combout\ = (\Timer|CounterR\(2) & (\Timer|CounterR[1]~35\ $ (GND))) # (!\Timer|CounterR\(2) & (!\Timer|CounterR[1]~35\ & VCC))
-- \Timer|CounterR[2]~37\ = CARRY((\Timer|CounterR\(2) & !\Timer|CounterR[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(2),
	datad => VCC,
	cin => \Timer|CounterR[1]~35\,
	combout => \Timer|CounterR[2]~36_combout\,
	cout => \Timer|CounterR[2]~37\);

-- Location: FF_X15_Y21_N5
\Timer|CounterR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[2]~36_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(2));

-- Location: LCCOMB_X15_Y21_N8
\Timer|CounterR[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[4]~40_combout\ = (\Timer|CounterR\(4) & (\Timer|CounterR[3]~39\ $ (GND))) # (!\Timer|CounterR\(4) & (!\Timer|CounterR[3]~39\ & VCC))
-- \Timer|CounterR[4]~41\ = CARRY((\Timer|CounterR\(4) & !\Timer|CounterR[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(4),
	datad => VCC,
	cin => \Timer|CounterR[3]~39\,
	combout => \Timer|CounterR[4]~40_combout\,
	cout => \Timer|CounterR[4]~41\);

-- Location: FF_X15_Y21_N9
\Timer|CounterR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[4]~40_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(4));

-- Location: LCCOMB_X15_Y21_N14
\Timer|CounterR[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[7]~46_combout\ = (\Timer|CounterR\(7) & (!\Timer|CounterR[6]~45\)) # (!\Timer|CounterR\(7) & ((\Timer|CounterR[6]~45\) # (GND)))
-- \Timer|CounterR[7]~47\ = CARRY((!\Timer|CounterR[6]~45\) # (!\Timer|CounterR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(7),
	datad => VCC,
	cin => \Timer|CounterR[6]~45\,
	combout => \Timer|CounterR[7]~46_combout\,
	cout => \Timer|CounterR[7]~47\);

-- Location: FF_X15_Y21_N15
\Timer|CounterR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[7]~46_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(7));

-- Location: LCCOMB_X15_Y21_N16
\Timer|CounterR[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[8]~48_combout\ = (\Timer|CounterR\(8) & (\Timer|CounterR[7]~47\ $ (GND))) # (!\Timer|CounterR\(8) & (!\Timer|CounterR[7]~47\ & VCC))
-- \Timer|CounterR[8]~49\ = CARRY((\Timer|CounterR\(8) & !\Timer|CounterR[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(8),
	datad => VCC,
	cin => \Timer|CounterR[7]~47\,
	combout => \Timer|CounterR[8]~48_combout\,
	cout => \Timer|CounterR[8]~49\);

-- Location: FF_X15_Y21_N17
\Timer|CounterR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[8]~48_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(8));

-- Location: LCCOMB_X15_Y21_N18
\Timer|CounterR[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[9]~50_combout\ = (\Timer|CounterR\(9) & (!\Timer|CounterR[8]~49\)) # (!\Timer|CounterR\(9) & ((\Timer|CounterR[8]~49\) # (GND)))
-- \Timer|CounterR[9]~51\ = CARRY((!\Timer|CounterR[8]~49\) # (!\Timer|CounterR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(9),
	datad => VCC,
	cin => \Timer|CounterR[8]~49\,
	combout => \Timer|CounterR[9]~50_combout\,
	cout => \Timer|CounterR[9]~51\);

-- Location: FF_X15_Y21_N19
\Timer|CounterR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[9]~50_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(9));

-- Location: LCCOMB_X16_Y19_N2
\mips_cpu|c|md|WideOr7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr7~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)) # (\mips_cpu|c|md|WideOr7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|md|WideOr7~2_combout\,
	combout => \mips_cpu|c|md|WideOr7~3_combout\);

-- Location: LCCOMB_X15_Y21_N20
\Timer|CounterR[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[10]~52_combout\ = (\Timer|CounterR\(10) & (\Timer|CounterR[9]~51\ $ (GND))) # (!\Timer|CounterR\(10) & (!\Timer|CounterR[9]~51\ & VCC))
-- \Timer|CounterR[10]~53\ = CARRY((\Timer|CounterR\(10) & !\Timer|CounterR[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(10),
	datad => VCC,
	cin => \Timer|CounterR[9]~51\,
	combout => \Timer|CounterR[10]~52_combout\,
	cout => \Timer|CounterR[10]~53\);

-- Location: FF_X15_Y21_N21
\Timer|CounterR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[10]~52_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(10));

-- Location: LCCOMB_X19_Y18_N6
\mips_cpu|dp|resmux|y[31]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~27_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (\Decoder|Equal1~6_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \Decoder|Equal1~6_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	combout => \mips_cpu|dp|resmux|y[31]~27_combout\);

-- Location: LCCOMB_X14_Y16_N20
\mips_cpu|dp|resmux|y[31]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~28_combout\ = ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # ((\Decoder|Equal1~6_combout\ & \uGPIO|Equal0~5_combout\))) # (!\mips_cpu|c|md|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Decoder|Equal1~6_combout\,
	datad => \uGPIO|Equal0~5_combout\,
	combout => \mips_cpu|dp|resmux|y[31]~28_combout\);

-- Location: LCCOMB_X19_Y21_N22
\mips_cpu|dp|resmux|y[10]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[10]~113_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux21~1_combout\))) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[10]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[10]~112_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|alu|Mux21~1_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~28_combout\,
	combout => \mips_cpu|dp|resmux|y[10]~113_combout\);

-- Location: LCCOMB_X26_Y20_N30
\Timer|CompareR~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~22_combout\ = (\mips_cpu|dp|rf|Mux21~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux21~19_combout\,
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~22_combout\);

-- Location: FF_X26_Y20_N31
\Timer|CompareR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~22_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(10));

-- Location: LCCOMB_X19_Y21_N16
\mips_cpu|dp|resmux|y[10]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[10]~114_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[10]~113_combout\ & ((\Timer|CompareR\(10)))) # (!\mips_cpu|dp|resmux|y[10]~113_combout\ & (\Timer|CounterR\(10))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[10]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CounterR\(10),
	datac => \mips_cpu|dp|resmux|y[10]~113_combout\,
	datad => \Timer|CompareR\(10),
	combout => \mips_cpu|dp|resmux|y[10]~114_combout\);

-- Location: LCCOMB_X19_Y21_N20
\mips_cpu|dp|resmux|y[10]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[10]~115_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[10]~114_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[10]~114_combout\,
	combout => \mips_cpu|dp|resmux|y[10]~115_combout\);

-- Location: LCCOMB_X14_Y18_N10
\Timer|CompareR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~7_combout\ = (\mips_cpu|dp|rf|Mux6~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux6~19_combout\,
	combout => \Timer|CompareR~7_combout\);

-- Location: FF_X14_Y18_N11
\Timer|CompareR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~7_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(25));

-- Location: LCCOMB_X14_Y16_N30
\uGPIO|DataOut[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|DataOut[0]~0_combout\ = (\uGPIO|Equal1~0_combout\ & (!\Decoder|Equal3~0_combout\ & !\mips_cpu|c|md|WideOr9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal1~0_combout\,
	datab => \Decoder|Equal3~0_combout\,
	datac => \mips_cpu|c|md|WideOr9~1_combout\,
	combout => \uGPIO|DataOut[0]~0_combout\);

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X11_Y25_N16
\uGPIO|sw2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~22_combout\ = (\uGPIO|sw2|c_state.S13~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S13~q\,
	datab => \reset_ff~q\,
	datad => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~22_combout\);

-- Location: FF_X11_Y25_N17
\uGPIO|sw2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S14~q\);

-- Location: LCCOMB_X15_Y22_N24
\uGPIO|SW_StatusR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~9_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(2)) # (\uGPIO|sw2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(2),
	datad => \uGPIO|sw2|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~9_combout\);

-- Location: FF_X15_Y22_N25
\uGPIO|SW_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~9_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(2));

-- Location: LCCOMB_X14_Y20_N2
\mips_cpu|dp|resmux|y[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~21_combout\ = (\Decoder|Equal3~0_combout\ & (\Decoder|Equal1~6_combout\)) # (!\Decoder|Equal3~0_combout\ & ((\uGPIO|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|Equal0~5_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~21_combout\);

-- Location: LCCOMB_X14_Y20_N8
\mips_cpu|dp|resmux|y[2]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~147_combout\ = (!\mips_cpu|c|md|WideOr9~1_combout\ & (\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(2) & \Timer|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr9~1_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Timer|CounterR\(2),
	datad => \Timer|Equal2~2_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~147_combout\);

-- Location: LCCOMB_X14_Y20_N26
\mips_cpu|dp|resmux|y[2]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~148_combout\ = (\mips_cpu|dp|resmux|y[2]~21_combout\ & (((\mips_cpu|dp|resmux|y[2]~147_combout\) # (!\Decoder|Equal3~0_combout\)))) # (!\mips_cpu|dp|resmux|y[2]~21_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) & ((\Decoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2),
	datab => \mips_cpu|dp|resmux|y[2]~21_combout\,
	datac => \mips_cpu|dp|resmux|y[2]~147_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~148_combout\);

-- Location: LCCOMB_X15_Y19_N26
\uGPIO|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal1~0_combout\ = (!\mips_cpu|dp|alu|Mux28~1_combout\ & (\uGPIO|Equal0~4_combout\ & (\mips_cpu|dp|alu|Mux29~1_combout\ & !\mips_cpu|dp|alu|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~1_combout\,
	datab => \uGPIO|Equal0~4_combout\,
	datac => \mips_cpu|dp|alu|Mux29~1_combout\,
	datad => \mips_cpu|dp|alu|Mux27~1_combout\,
	combout => \uGPIO|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y20_N16
\mips_cpu|dp|resmux|y[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~19_combout\ = (!\Decoder|Equal3~0_combout\ & ((\uGPIO|Equal1~0_combout\) # (\uGPIO|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \uGPIO|Equal1~0_combout\,
	datac => \uGPIO|Equal0~5_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~19_combout\);

-- Location: LCCOMB_X14_Y20_N28
\mips_cpu|dp|resmux|y[2]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~149_combout\ = (\mips_cpu|dp|resmux|y[2]~148_combout\ & ((\uGPIO|BUTTON_StatusR\(2)) # ((!\mips_cpu|dp|resmux|y[2]~19_combout\)))) # (!\mips_cpu|dp|resmux|y[2]~148_combout\ & (((\uGPIO|SW_StatusR\(2) & 
-- \mips_cpu|dp|resmux|y[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|BUTTON_StatusR\(2),
	datab => \uGPIO|SW_StatusR\(2),
	datac => \mips_cpu|dp|resmux|y[2]~148_combout\,
	datad => \mips_cpu|dp|resmux|y[2]~19_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~149_combout\);

-- Location: LCCOMB_X14_Y20_N12
\mips_cpu|dp|resmux|y[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~17_combout\ = (\mips_cpu|c|md|WideOr9~1_combout\ & (\Decoder|Equal3~0_combout\)) # (!\mips_cpu|c|md|WideOr9~1_combout\ & (((!\uGPIO|Equal0~5_combout\) # (!\Decoder|Equal1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|Equal0~5_combout\,
	datad => \mips_cpu|c|md|WideOr9~1_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~17_combout\);

-- Location: LCCOMB_X14_Y20_N30
\mips_cpu|dp|resmux|y[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~18_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & \mips_cpu|dp|resmux|y[2]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \mips_cpu|dp|resmux|y[2]~17_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~18_combout\);

-- Location: LCCOMB_X16_Y21_N12
\mips_cpu|dp|resmux|y[2]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~156_combout\ = (\mips_cpu|dp|alu|Mux29~1_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # (!\mips_cpu|c|md|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \mips_cpu|dp|alu|Mux29~1_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~156_combout\);

-- Location: LCCOMB_X16_Y21_N4
\mips_cpu|dp|resmux|y[2]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~150_combout\ = (\mips_cpu|dp|resmux|y[2]~146_combout\) # ((\mips_cpu|dp|resmux|y[2]~156_combout\) # ((\mips_cpu|dp|resmux|y[2]~149_combout\ & \mips_cpu|dp|resmux|y[2]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[2]~146_combout\,
	datab => \mips_cpu|dp|resmux|y[2]~149_combout\,
	datac => \mips_cpu|dp|resmux|y[2]~18_combout\,
	datad => \mips_cpu|dp|resmux|y[2]~156_combout\,
	combout => \mips_cpu|dp|resmux|y[2]~150_combout\);

-- Location: LCCOMB_X16_Y19_N24
\mips_cpu|c|md|WideOr4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr4~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|c|md|WideOr4~0_combout\);

-- Location: LCCOMB_X16_Y19_N10
\mips_cpu|c|md|WideOr4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr4~1_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & ((\mips_cpu|c|md|Decoder0~3_combout\) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & !\mips_cpu|c|md|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \mips_cpu|c|md|WideOr4~0_combout\,
	combout => \mips_cpu|c|md|WideOr4~1_combout\);

-- Location: LCCOMB_X26_Y20_N12
\Timer|CompareR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~15_combout\ = (\mips_cpu|dp|rf|Mux14~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux14~19_combout\,
	combout => \Timer|CompareR~15_combout\);

-- Location: FF_X26_Y20_N13
\Timer|CompareR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~15_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(17));

-- Location: LCCOMB_X15_Y21_N22
\Timer|CounterR[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[11]~54_combout\ = (\Timer|CounterR\(11) & (!\Timer|CounterR[10]~53\)) # (!\Timer|CounterR\(11) & ((\Timer|CounterR[10]~53\) # (GND)))
-- \Timer|CounterR[11]~55\ = CARRY((!\Timer|CounterR[10]~53\) # (!\Timer|CounterR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(11),
	datad => VCC,
	cin => \Timer|CounterR[10]~53\,
	combout => \Timer|CounterR[11]~54_combout\,
	cout => \Timer|CounterR[11]~55\);

-- Location: LCCOMB_X15_Y21_N24
\Timer|CounterR[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[12]~56_combout\ = (\Timer|CounterR\(12) & (\Timer|CounterR[11]~55\ $ (GND))) # (!\Timer|CounterR\(12) & (!\Timer|CounterR[11]~55\ & VCC))
-- \Timer|CounterR[12]~57\ = CARRY((\Timer|CounterR\(12) & !\Timer|CounterR[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(12),
	datad => VCC,
	cin => \Timer|CounterR[11]~55\,
	combout => \Timer|CounterR[12]~56_combout\,
	cout => \Timer|CounterR[12]~57\);

-- Location: FF_X15_Y21_N25
\Timer|CounterR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[12]~56_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(12));

-- Location: LCCOMB_X15_Y21_N26
\Timer|CounterR[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[13]~58_combout\ = (\Timer|CounterR\(13) & (!\Timer|CounterR[12]~57\)) # (!\Timer|CounterR\(13) & ((\Timer|CounterR[12]~57\) # (GND)))
-- \Timer|CounterR[13]~59\ = CARRY((!\Timer|CounterR[12]~57\) # (!\Timer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(13),
	datad => VCC,
	cin => \Timer|CounterR[12]~57\,
	combout => \Timer|CounterR[13]~58_combout\,
	cout => \Timer|CounterR[13]~59\);

-- Location: LCCOMB_X15_Y21_N28
\Timer|CounterR[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[14]~60_combout\ = (\Timer|CounterR\(14) & (\Timer|CounterR[13]~59\ $ (GND))) # (!\Timer|CounterR\(14) & (!\Timer|CounterR[13]~59\ & VCC))
-- \Timer|CounterR[14]~61\ = CARRY((\Timer|CounterR\(14) & !\Timer|CounterR[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(14),
	datad => VCC,
	cin => \Timer|CounterR[13]~59\,
	combout => \Timer|CounterR[14]~60_combout\,
	cout => \Timer|CounterR[14]~61\);

-- Location: FF_X15_Y21_N29
\Timer|CounterR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[14]~60_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(14));

-- Location: LCCOMB_X15_Y20_N0
\Timer|CounterR[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[16]~64_combout\ = (\Timer|CounterR\(16) & (\Timer|CounterR[15]~63\ $ (GND))) # (!\Timer|CounterR\(16) & (!\Timer|CounterR[15]~63\ & VCC))
-- \Timer|CounterR[16]~65\ = CARRY((\Timer|CounterR\(16) & !\Timer|CounterR[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(16),
	datad => VCC,
	cin => \Timer|CounterR[15]~63\,
	combout => \Timer|CounterR[16]~64_combout\,
	cout => \Timer|CounterR[16]~65\);

-- Location: FF_X15_Y20_N1
\Timer|CounterR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[16]~64_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(16));

-- Location: LCCOMB_X15_Y20_N2
\Timer|CounterR[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[17]~66_combout\ = (\Timer|CounterR\(17) & (!\Timer|CounterR[16]~65\)) # (!\Timer|CounterR\(17) & ((\Timer|CounterR[16]~65\) # (GND)))
-- \Timer|CounterR[17]~67\ = CARRY((!\Timer|CounterR[16]~65\) # (!\Timer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(17),
	datad => VCC,
	cin => \Timer|CounterR[16]~65\,
	combout => \Timer|CounterR[17]~66_combout\,
	cout => \Timer|CounterR[17]~67\);

-- Location: FF_X15_Y20_N3
\Timer|CounterR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[17]~66_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(17));

-- Location: FF_X23_Y15_N19
\mips_cpu|dp|rf|R3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(17));

-- Location: LCCOMB_X15_Y16_N10
\mips_cpu|dp|rf|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~23_combout\ = (!\mips_cpu|dp|wrmux|y[0]~3_combout\ & (\mips_cpu|c|md|WideOr4~1_combout\ & !\mips_cpu|dp|wrmux|y[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	datac => \mips_cpu|c|md|WideOr4~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~23_combout\);

-- Location: LCCOMB_X22_Y12_N26
\mips_cpu|dp|rf|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~27_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~23_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~27_combout\);

-- Location: FF_X24_Y14_N1
\mips_cpu|dp|rf|R2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(17));

-- Location: LCCOMB_X23_Y15_N18
\mips_cpu|dp|rf|Mux46~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~15_combout\ = (\mips_cpu|dp|rf|Mux46~14_combout\ & (((\mips_cpu|dp|rf|R3\(17))) # (!\mips_cpu|dp|rf|Mux63~2_combout\))) # (!\mips_cpu|dp|rf|Mux46~14_combout\ & (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|R2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~14_combout\,
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(17),
	datad => \mips_cpu|dp|rf|R2\(17),
	combout => \mips_cpu|dp|rf|Mux46~15_combout\);

-- Location: LCCOMB_X15_Y16_N6
\mips_cpu|dp|rf|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~2_combout\ = (\mips_cpu|dp|wrmux|y[4]~2_combout\ & (!\mips_cpu|dp|wrmux|y[0]~3_combout\ & (\mips_cpu|c|md|WideOr4~1_combout\ & \mips_cpu|dp|wrmux|y[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datab => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	datac => \mips_cpu|c|md|WideOr4~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~2_combout\);

-- Location: LCCOMB_X15_Y16_N18
\mips_cpu|dp|rf|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~5_combout\ = (\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|dp|wrmux|y[1]~1_combout\ & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~5_combout\);

-- Location: FF_X22_Y21_N19
\mips_cpu|dp|rf|R30[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(17));

-- Location: FF_X22_Y21_N9
\mips_cpu|dp|rf|R26[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(17));

-- Location: LCCOMB_X15_Y16_N0
\mips_cpu|dp|rf|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~3_combout\ = (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|dp|wrmux|y[1]~1_combout\ & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~3_combout\);

-- Location: FF_X21_Y21_N21
\mips_cpu|dp|rf|R22[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(17));

-- Location: LCCOMB_X21_Y21_N20
\mips_cpu|dp|rf|Mux46~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(17)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux46~4_combout\);

-- Location: LCCOMB_X22_Y21_N8
\mips_cpu|dp|rf|Mux46~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux46~4_combout\ & (\mips_cpu|dp|rf|R30\(17))) # (!\mips_cpu|dp|rf|Mux46~4_combout\ & ((\mips_cpu|dp|rf|R26\(17)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R30\(17),
	datac => \mips_cpu|dp|rf|R26\(17),
	datad => \mips_cpu|dp|rf|Mux46~4_combout\,
	combout => \mips_cpu|dp|rf|Mux46~5_combout\);

-- Location: LCCOMB_X19_Y13_N26
\mips_cpu|dp|rf|Mux46~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux46~5_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux46~7_combout\ & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux46~5_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux46~8_combout\);

-- Location: LCCOMB_X15_Y16_N20
\mips_cpu|dp|rf|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~6_combout\ = (\mips_cpu|dp|wrmux|y[4]~2_combout\ & (\mips_cpu|dp|wrmux|y[0]~3_combout\ & (\mips_cpu|c|md|WideOr4~1_combout\ & \mips_cpu|dp|wrmux|y[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datab => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	datac => \mips_cpu|c|md|WideOr4~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~6_combout\);

-- Location: LCCOMB_X22_Y12_N10
\mips_cpu|dp|rf|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~11_combout\ = (\mips_cpu|dp|rf|Decoder0~6_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & !\mips_cpu|dp|wrmux|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Decoder0~6_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~11_combout\);

-- Location: FF_X26_Y14_N5
\mips_cpu|dp|rf|R29[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(17));

-- Location: LCCOMB_X22_Y12_N20
\mips_cpu|dp|rf|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~7_combout\ = (\mips_cpu|dp|rf|Decoder0~6_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & !\mips_cpu|dp|wrmux|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Decoder0~6_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~7_combout\);

-- Location: FF_X23_Y14_N27
\mips_cpu|dp|rf|R21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(17));

-- Location: LCCOMB_X15_Y16_N30
\mips_cpu|dp|rf|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~8_combout\ = (\mips_cpu|dp|wrmux|y[4]~2_combout\ & (\mips_cpu|dp|wrmux|y[0]~3_combout\ & (\mips_cpu|c|md|WideOr4~1_combout\ & !\mips_cpu|dp|wrmux|y[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datab => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	datac => \mips_cpu|c|md|WideOr4~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~8_combout\);

-- Location: LCCOMB_X22_Y12_N24
\mips_cpu|dp|rf|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~10_combout\ = (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|dp|rf|Decoder0~8_combout\ & !\mips_cpu|dp|wrmux|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~8_combout\,
	datad => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~10_combout\);

-- Location: FF_X23_Y14_N5
\mips_cpu|dp|rf|R17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(17));

-- Location: LCCOMB_X22_Y12_N22
\mips_cpu|dp|rf|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~9_combout\ = (\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|dp|rf|Decoder0~8_combout\ & !\mips_cpu|dp|wrmux|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~8_combout\,
	datad => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~9_combout\);

-- Location: FF_X24_Y14_N7
\mips_cpu|dp|rf|R25[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(17));

-- Location: LCCOMB_X24_Y14_N6
\mips_cpu|dp|rf|Mux46~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(17)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(17),
	datac => \mips_cpu|dp|rf|R25\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux46~2_combout\);

-- Location: LCCOMB_X23_Y14_N26
\mips_cpu|dp|rf|Mux46~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux46~2_combout\ & (\mips_cpu|dp|rf|R29\(17))) # (!\mips_cpu|dp|rf|Mux46~2_combout\ & ((\mips_cpu|dp|rf|R21\(17)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R29\(17),
	datac => \mips_cpu|dp|rf|R21\(17),
	datad => \mips_cpu|dp|rf|Mux46~2_combout\,
	combout => \mips_cpu|dp|rf|Mux46~3_combout\);

-- Location: LCCOMB_X19_Y13_N12
\mips_cpu|dp|rf|Mux46~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux46~8_combout\ & (\mips_cpu|dp|rf|Mux46~10_combout\)) # (!\mips_cpu|dp|rf|Mux46~8_combout\ & ((\mips_cpu|dp|rf|Mux46~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux46~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~10_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux46~8_combout\,
	datad => \mips_cpu|dp|rf|Mux46~3_combout\,
	combout => \mips_cpu|dp|rf|Mux46~11_combout\);

-- Location: LCCOMB_X19_Y13_N14
\mips_cpu|dp|rf|Mux46~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux63~1_combout\)) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux46~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux46~15_combout\,
	datad => \mips_cpu|dp|rf|Mux46~11_combout\,
	combout => \mips_cpu|dp|rf|Mux46~16_combout\);

-- Location: LCCOMB_X22_Y12_N8
\mips_cpu|dp|rf|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~26_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~21_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~26_combout\);

-- Location: FF_X19_Y16_N27
\mips_cpu|dp|rf|R11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[17]~87_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(17));

-- Location: LCCOMB_X22_Y12_N18
\mips_cpu|dp|rf|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~22_combout\ = (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~21_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~22_combout\);

-- Location: FF_X24_Y17_N17
\mips_cpu|dp|rf|R9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(17));

-- Location: LCCOMB_X22_Y12_N30
\mips_cpu|dp|rf|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~25_combout\ = (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~23_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~25_combout\);

-- Location: FF_X26_Y13_N1
\mips_cpu|dp|rf|R8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(17));

-- Location: LCCOMB_X24_Y17_N16
\mips_cpu|dp|rf|Mux46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R9\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(17),
	datad => \mips_cpu|dp|rf|R8\(17),
	combout => \mips_cpu|dp|rf|Mux46~0_combout\);

-- Location: LCCOMB_X19_Y13_N20
\mips_cpu|dp|rf|Mux46~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux46~0_combout\ & ((\mips_cpu|dp|rf|R11\(17)))) # (!\mips_cpu|dp|rf|Mux46~0_combout\ & (\mips_cpu|dp|rf|R10\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R11\(17),
	datad => \mips_cpu|dp|rf|Mux46~0_combout\,
	combout => \mips_cpu|dp|rf|Mux46~1_combout\);

-- Location: FF_X22_Y15_N5
\mips_cpu|dp|rf|R12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(17));

-- Location: FF_X23_Y15_N29
\mips_cpu|dp|rf|R14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(17));

-- Location: LCCOMB_X23_Y15_N28
\mips_cpu|dp|rf|Mux46~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R14\(17)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R12\(17),
	datac => \mips_cpu|dp|rf|R14\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux46~17_combout\);

-- Location: LCCOMB_X22_Y15_N2
\mips_cpu|dp|rf|Mux46~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux46~17_combout\ & (\mips_cpu|dp|rf|R15\(17))) # (!\mips_cpu|dp|rf|Mux46~17_combout\ & ((\mips_cpu|dp|rf|R13\(17)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(17),
	datad => \mips_cpu|dp|rf|Mux46~17_combout\,
	combout => \mips_cpu|dp|rf|Mux46~18_combout\);

-- Location: LCCOMB_X24_Y20_N4
\mips_cpu|dp|rf|Mux46~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux46~16_combout\ & ((\mips_cpu|dp|rf|Mux46~18_combout\))) # (!\mips_cpu|dp|rf|Mux46~16_combout\ & (\mips_cpu|dp|rf|Mux46~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux46~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux46~16_combout\,
	datac => \mips_cpu|dp|rf|Mux46~1_combout\,
	datad => \mips_cpu|dp|rf|Mux46~18_combout\,
	combout => \mips_cpu|dp|rf|Mux46~19_combout\);

-- Location: LCCOMB_X24_Y20_N30
\mips_cpu|dp|srcbmux|y[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[17]~26_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	combout => \mips_cpu|dp|srcbmux|y[17]~26_combout\);

-- Location: LCCOMB_X24_Y20_N6
\mips_cpu|dp|srcbmux|y[17]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[17]~52_combout\ = (\mips_cpu|dp|srcbmux|y[17]~26_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[17]~26_combout\,
	datad => \mips_cpu|dp|rf|Mux14~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[17]~52_combout\);

-- Location: LCCOMB_X24_Y20_N16
\mips_cpu|dp|alu|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux46~19_combout\) # (\mips_cpu|dp|srcbmux|y[17]~52_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux46~19_combout\ & \mips_cpu|dp|srcbmux|y[17]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|Mux46~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[17]~52_combout\,
	combout => \mips_cpu|dp|alu|Mux14~0_combout\);

-- Location: LCCOMB_X22_Y10_N30
\mips_cpu|dp|resmux|y[16]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[16]~91_combout\ = (\mips_cpu|dp|resmux|y[16]~90_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[16]~90_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[16]~91_combout\);

-- Location: FF_X22_Y21_N21
\mips_cpu|dp|rf|R26[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(16));

-- Location: FF_X22_Y21_N7
\mips_cpu|dp|rf|R30[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(16));

-- Location: LCCOMB_X15_Y16_N4
\mips_cpu|dp|rf|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~0_combout\ = (\mips_cpu|dp|wrmux|y[4]~2_combout\ & (!\mips_cpu|dp|wrmux|y[0]~3_combout\ & (\mips_cpu|c|md|WideOr4~1_combout\ & !\mips_cpu|dp|wrmux|y[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datab => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	datac => \mips_cpu|c|md|WideOr4~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~0_combout\);

-- Location: LCCOMB_X19_Y12_N26
\mips_cpu|dp|rf|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~4_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~4_combout\);

-- Location: FF_X21_Y21_N19
\mips_cpu|dp|rf|R18[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(16));

-- Location: FF_X21_Y21_N25
\mips_cpu|dp|rf|R22[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(16));

-- Location: LCCOMB_X21_Y21_N24
\mips_cpu|dp|rf|Mux47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(16)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(16) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R18\(16),
	datac => \mips_cpu|dp|rf|R22\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux47~0_combout\);

-- Location: LCCOMB_X22_Y21_N6
\mips_cpu|dp|rf|Mux47~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux47~0_combout\ & ((\mips_cpu|dp|rf|R30\(16)))) # (!\mips_cpu|dp|rf|Mux47~0_combout\ & (\mips_cpu|dp|rf|R26\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R26\(16),
	datac => \mips_cpu|dp|rf|R30\(16),
	datad => \mips_cpu|dp|rf|Mux47~0_combout\,
	combout => \mips_cpu|dp|rf|Mux47~1_combout\);

-- Location: FF_X27_Y13_N23
\mips_cpu|dp|rf|R21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(16));

-- Location: FF_X24_Y14_N19
\mips_cpu|dp|rf|R25[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(16));

-- Location: FF_X27_Y14_N25
\mips_cpu|dp|rf|R17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(16));

-- Location: LCCOMB_X24_Y14_N18
\mips_cpu|dp|rf|Mux47~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(16),
	datad => \mips_cpu|dp|rf|R17\(16),
	combout => \mips_cpu|dp|rf|Mux47~2_combout\);

-- Location: LCCOMB_X27_Y13_N22
\mips_cpu|dp|rf|Mux47~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux47~2_combout\ & (\mips_cpu|dp|rf|R29\(16))) # (!\mips_cpu|dp|rf|Mux47~2_combout\ & ((\mips_cpu|dp|rf|R21\(16)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(16),
	datad => \mips_cpu|dp|rf|Mux47~2_combout\,
	combout => \mips_cpu|dp|rf|Mux47~3_combout\);

-- Location: LCCOMB_X15_Y16_N16
\mips_cpu|dp|rf|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~13_combout\ = (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~13_combout\);

-- Location: FF_X22_Y11_N1
\mips_cpu|dp|rf|R20[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(16));

-- Location: LCCOMB_X15_Y16_N2
\mips_cpu|dp|rf|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~15_combout\ = (\mips_cpu|dp|wrmux|y[3]~0_combout\ & (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~15_combout\);

-- Location: FF_X22_Y11_N3
\mips_cpu|dp|rf|R28[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(16));

-- Location: LCCOMB_X22_Y11_N0
\mips_cpu|dp|rf|Mux47~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~5_combout\ = (\mips_cpu|dp|rf|Mux47~4_combout\ & (((\mips_cpu|dp|rf|R28\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux47~4_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux47~4_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(16),
	datad => \mips_cpu|dp|rf|R28\(16),
	combout => \mips_cpu|dp|rf|Mux47~5_combout\);

-- Location: LCCOMB_X22_Y11_N4
\mips_cpu|dp|rf|Mux47~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux47~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & \mips_cpu|dp|rf|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux47~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux47~5_combout\,
	combout => \mips_cpu|dp|rf|Mux47~6_combout\);

-- Location: LCCOMB_X22_Y12_N14
\mips_cpu|dp|rf|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~19_combout\ = (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|dp|rf|Decoder0~8_combout\ & \mips_cpu|dp|wrmux|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~8_combout\,
	datad => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~19_combout\);

-- Location: FF_X22_Y10_N31
\mips_cpu|dp|rf|R19[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[16]~91_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(16));

-- Location: LCCOMB_X15_Y16_N22
\mips_cpu|dp|rf|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~18_combout\ = (\mips_cpu|dp|rf|Decoder0~17_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|dp|wrmux|y[1]~1_combout\ & \mips_cpu|dp|wrmux|y[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~17_combout\,
	datab => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~18_combout\);

-- Location: FF_X22_Y10_N29
\mips_cpu|dp|rf|R23[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(16));

-- Location: LCCOMB_X19_Y12_N24
\mips_cpu|dp|rf|Mux47~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R23\(16)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R19\(16),
	datad => \mips_cpu|dp|rf|R23\(16),
	combout => \mips_cpu|dp|rf|Mux47~7_combout\);

-- Location: LCCOMB_X22_Y12_N16
\mips_cpu|dp|rf|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~20_combout\ = (\mips_cpu|dp|rf|Decoder0~6_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|wrmux|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Decoder0~6_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~20_combout\);

-- Location: FF_X21_Y10_N7
\mips_cpu|dp|rf|R31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(16));

-- Location: LCCOMB_X21_Y10_N6
\mips_cpu|dp|rf|Mux47~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~8_combout\ = (\mips_cpu|dp|rf|Mux47~7_combout\ & (((\mips_cpu|dp|rf|R31\(16)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux47~7_combout\ & (\mips_cpu|dp|rf|R27\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(16),
	datab => \mips_cpu|dp|rf|Mux47~7_combout\,
	datac => \mips_cpu|dp|rf|R31\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux47~8_combout\);

-- Location: LCCOMB_X22_Y14_N8
\mips_cpu|dp|rf|Mux47~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux47~6_combout\ & ((\mips_cpu|dp|rf|Mux47~8_combout\))) # (!\mips_cpu|dp|rf|Mux47~6_combout\ & (\mips_cpu|dp|rf|Mux47~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux47~1_combout\,
	datac => \mips_cpu|dp|rf|Mux47~6_combout\,
	datad => \mips_cpu|dp|rf|Mux47~8_combout\,
	combout => \mips_cpu|dp|rf|Mux47~9_combout\);

-- Location: LCCOMB_X26_Y16_N26
\mips_cpu|dp|rf|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~37_combout\ = (\mips_cpu|dp|rf|Decoder0~35_combout\ & (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & \mips_cpu|dp|wrmux|y[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~35_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~37_combout\);

-- Location: FF_X22_Y15_N31
\mips_cpu|dp|rf|R13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(16));

-- Location: LCCOMB_X22_Y15_N30
\mips_cpu|dp|rf|Mux47~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(16)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(16) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux47~17_combout\);

-- Location: LCCOMB_X26_Y16_N22
\mips_cpu|dp|rf|Decoder0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~39_combout\ = (\mips_cpu|dp|rf|Decoder0~35_combout\ & (\mips_cpu|dp|wrmux|y[1]~1_combout\ & \mips_cpu|dp|wrmux|y[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~35_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~39_combout\);

-- Location: FF_X22_Y14_N31
\mips_cpu|dp|rf|R15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(16));

-- Location: FF_X22_Y14_N5
\mips_cpu|dp|rf|R14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(16));

-- Location: LCCOMB_X22_Y14_N30
\mips_cpu|dp|rf|Mux47~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux47~17_combout\ & (\mips_cpu|dp|rf|R15\(16))) # (!\mips_cpu|dp|rf|Mux47~17_combout\ & ((\mips_cpu|dp|rf|R14\(16)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux47~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux47~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(16),
	datad => \mips_cpu|dp|rf|R14\(16),
	combout => \mips_cpu|dp|rf|Mux47~18_combout\);

-- Location: FF_X23_Y15_N7
\mips_cpu|dp|rf|R3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(16));

-- Location: FF_X24_Y14_N21
\mips_cpu|dp|rf|R2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(16));

-- Location: LCCOMB_X23_Y15_N6
\mips_cpu|dp|rf|Mux47~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~15_combout\ = (\mips_cpu|dp|rf|Mux47~14_combout\ & (((\mips_cpu|dp|rf|R3\(16))) # (!\mips_cpu|dp|rf|Mux63~2_combout\))) # (!\mips_cpu|dp|rf|Mux47~14_combout\ & (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|R2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux47~14_combout\,
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(16),
	datad => \mips_cpu|dp|rf|R2\(16),
	combout => \mips_cpu|dp|rf|Mux47~15_combout\);

-- Location: FF_X26_Y12_N25
\mips_cpu|dp|rf|R9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(16));

-- Location: FF_X26_Y12_N11
\mips_cpu|dp|rf|R11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(16));

-- Location: LCCOMB_X26_Y12_N24
\mips_cpu|dp|rf|Mux47~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~11_combout\ = (\mips_cpu|dp|rf|Mux47~10_combout\ & (((\mips_cpu|dp|rf|R11\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))) # (!\mips_cpu|dp|rf|Mux47~10_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R9\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux47~10_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(16),
	datad => \mips_cpu|dp|rf|R11\(16),
	combout => \mips_cpu|dp|rf|Mux47~11_combout\);

-- Location: LCCOMB_X22_Y14_N10
\mips_cpu|dp|rf|Mux47~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux47~11_combout\) # (\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux47~15_combout\ & 
-- ((!\mips_cpu|dp|rf|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux47~15_combout\,
	datac => \mips_cpu|dp|rf|Mux47~11_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux47~16_combout\);

-- Location: LCCOMB_X22_Y14_N16
\mips_cpu|dp|rf|Mux47~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux47~16_combout\ & ((\mips_cpu|dp|rf|Mux47~18_combout\))) # (!\mips_cpu|dp|rf|Mux47~16_combout\ & (\mips_cpu|dp|rf|Mux47~9_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux47~9_combout\,
	datac => \mips_cpu|dp|rf|Mux47~18_combout\,
	datad => \mips_cpu|dp|rf|Mux47~16_combout\,
	combout => \mips_cpu|dp|rf|Mux47~19_combout\);

-- Location: LCCOMB_X15_Y19_N10
\mips_cpu|dp|resmux|y[31]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~25_combout\ = (\mips_cpu|c|md|Decoder0~4_combout\ & (\Decoder|Equal1~6_combout\ & ((\uGPIO|Equal0~5_combout\) # (\Timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~4_combout\,
	datab => \uGPIO|Equal0~5_combout\,
	datac => \Timer|Equal2~2_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \mips_cpu|dp|resmux|y[31]~25_combout\);

-- Location: LCCOMB_X15_Y17_N2
\mips_cpu|dp|resmux|y[15]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[15]~92_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(15) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(15),
	datac => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[15]~92_combout\);

-- Location: LCCOMB_X15_Y17_N12
\mips_cpu|dp|resmux|y[15]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[15]~93_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|alu|Mux16~1_combout\)) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[15]~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux16~1_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|resmux|y[15]~92_combout\,
	combout => \mips_cpu|dp|resmux|y[15]~93_combout\);

-- Location: FF_X26_Y12_N13
\mips_cpu|dp|rf|R11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(15));

-- Location: LCCOMB_X22_Y12_N28
\mips_cpu|dp|rf|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~24_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~23_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~24_combout\);

-- Location: FF_X26_Y13_N5
\mips_cpu|dp|rf|R10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(15));

-- Location: FF_X24_Y17_N3
\mips_cpu|dp|rf|R9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(15));

-- Location: FF_X26_Y13_N7
\mips_cpu|dp|rf|R8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(15));

-- Location: LCCOMB_X26_Y13_N6
\mips_cpu|dp|rf|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R9\(15))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R8\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R9\(15),
	datac => \mips_cpu|dp|rf|R8\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux16~5_combout\);

-- Location: LCCOMB_X26_Y13_N4
\mips_cpu|dp|rf|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux16~5_combout\ & (\mips_cpu|dp|rf|R11\(15))) # (!\mips_cpu|dp|rf|Mux16~5_combout\ & ((\mips_cpu|dp|rf|R10\(15)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R11\(15),
	datac => \mips_cpu|dp|rf|R10\(15),
	datad => \mips_cpu|dp|rf|Mux16~5_combout\,
	combout => \mips_cpu|dp|rf|Mux16~6_combout\);

-- Location: FF_X22_Y15_N27
\mips_cpu|dp|rf|R12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(15));

-- Location: LCCOMB_X22_Y15_N26
\mips_cpu|dp|rf|Mux16~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~22_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R14\(15))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R12\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(15),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux16~22_combout\);

-- Location: FF_X22_Y16_N21
\mips_cpu|dp|rf|R15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(15));

-- Location: LCCOMB_X22_Y16_N20
\mips_cpu|dp|rf|Mux16~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~23_combout\ = (\mips_cpu|dp|rf|Mux16~22_combout\ & (((\mips_cpu|dp|rf|R15\(15)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux16~22_combout\ & (\mips_cpu|dp|rf|R13\(15) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(15),
	datab => \mips_cpu|dp|rf|Mux16~22_combout\,
	datac => \mips_cpu|dp|rf|R15\(15),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux16~23_combout\);

-- Location: LCCOMB_X22_Y17_N24
\mips_cpu|dp|rf|Mux16~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~24_combout\ = (\mips_cpu|dp|rf|Mux16~21_combout\ & (((\mips_cpu|dp|rf|Mux16~23_combout\)) # (!\mips_cpu|dp|rf|Mux16~1_combout\))) # (!\mips_cpu|dp|rf|Mux16~21_combout\ & (\mips_cpu|dp|rf|Mux16~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~21_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux16~6_combout\,
	datad => \mips_cpu|dp|rf|Mux16~23_combout\,
	combout => \mips_cpu|dp|rf|Mux16~24_combout\);

-- Location: LCCOMB_X19_Y22_N20
\Timer|CompareR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~17_combout\ = (\mips_cpu|dp|rf|Mux16~24_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux16~24_combout\,
	combout => \Timer|CompareR~17_combout\);

-- Location: FF_X19_Y22_N21
\Timer|CompareR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~17_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(15));

-- Location: LCCOMB_X21_Y12_N4
\mips_cpu|dp|resmux|y[15]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[15]~94_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[15]~93_combout\ & ((\Timer|CompareR\(15)))) # (!\mips_cpu|dp|resmux|y[15]~93_combout\ & (\Timer|CounterR\(15))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[15]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(15),
	datab => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datac => \mips_cpu|dp|resmux|y[15]~93_combout\,
	datad => \Timer|CompareR\(15),
	combout => \mips_cpu|dp|resmux|y[15]~94_combout\);

-- Location: LCCOMB_X21_Y12_N22
\mips_cpu|dp|resmux|y[15]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[15]~95_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[15]~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datac => \mips_cpu|dp|resmux|y[15]~94_combout\,
	combout => \mips_cpu|dp|resmux|y[15]~95_combout\);

-- Location: FF_X22_Y12_N1
\mips_cpu|dp|rf|R2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(15));

-- Location: FF_X22_Y12_N3
\mips_cpu|dp|rf|R3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(15));

-- Location: LCCOMB_X16_Y17_N14
\mips_cpu|dp|rf|Mux63~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux63~4_combout\);

-- Location: LCCOMB_X16_Y17_N4
\mips_cpu|dp|rf|Mux63~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux63~3_combout\);

-- Location: FF_X23_Y16_N29
\mips_cpu|dp|rf|R1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(15));

-- Location: LCCOMB_X23_Y17_N0
\mips_cpu|dp|rf|Mux48~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux48~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(15),
	combout => \mips_cpu|dp|rf|Mux48~14_combout\);

-- Location: LCCOMB_X22_Y12_N2
\mips_cpu|dp|rf|Mux48~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux48~14_combout\ & ((\mips_cpu|dp|rf|R3\(15)))) # (!\mips_cpu|dp|rf|Mux48~14_combout\ & (\mips_cpu|dp|rf|R2\(15))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(15),
	datac => \mips_cpu|dp|rf|R3\(15),
	datad => \mips_cpu|dp|rf|Mux48~14_combout\,
	combout => \mips_cpu|dp|rf|Mux48~15_combout\);

-- Location: LCCOMB_X22_Y11_N22
\mips_cpu|dp|rf|Mux48~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux48~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~11_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux48~15_combout\,
	combout => \mips_cpu|dp|rf|Mux48~16_combout\);

-- Location: LCCOMB_X24_Y17_N2
\mips_cpu|dp|rf|Mux48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R9\(15))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(15),
	datad => \mips_cpu|dp|rf|R8\(15),
	combout => \mips_cpu|dp|rf|Mux48~0_combout\);

-- Location: LCCOMB_X26_Y12_N12
\mips_cpu|dp|rf|Mux48~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux48~0_combout\ & (\mips_cpu|dp|rf|R11\(15))) # (!\mips_cpu|dp|rf|Mux48~0_combout\ & ((\mips_cpu|dp|rf|R10\(15)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux48~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux48~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(15),
	datad => \mips_cpu|dp|rf|R10\(15),
	combout => \mips_cpu|dp|rf|Mux48~1_combout\);

-- Location: FF_X22_Y16_N27
\mips_cpu|dp|rf|R13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~95_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(15));

-- Location: FF_X21_Y12_N23
\mips_cpu|dp|rf|R14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[15]~95_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(15));

-- Location: LCCOMB_X20_Y12_N24
\mips_cpu|dp|rf|Mux48~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R14\(15))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(15),
	datad => \mips_cpu|dp|rf|R12\(15),
	combout => \mips_cpu|dp|rf|Mux48~17_combout\);

-- Location: LCCOMB_X22_Y16_N26
\mips_cpu|dp|rf|Mux48~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux48~17_combout\ & (\mips_cpu|dp|rf|R15\(15))) # (!\mips_cpu|dp|rf|Mux48~17_combout\ & ((\mips_cpu|dp|rf|R13\(15)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R15\(15),
	datac => \mips_cpu|dp|rf|R13\(15),
	datad => \mips_cpu|dp|rf|Mux48~17_combout\,
	combout => \mips_cpu|dp|rf|Mux48~18_combout\);

-- Location: LCCOMB_X22_Y17_N0
\mips_cpu|dp|rf|Mux48~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux48~16_combout\ & ((\mips_cpu|dp|rf|Mux48~18_combout\))) # (!\mips_cpu|dp|rf|Mux48~16_combout\ & (\mips_cpu|dp|rf|Mux48~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux48~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux48~16_combout\,
	datac => \mips_cpu|dp|rf|Mux48~1_combout\,
	datad => \mips_cpu|dp|rf|Mux48~18_combout\,
	combout => \mips_cpu|dp|rf|Mux48~19_combout\);

-- Location: LCCOMB_X23_Y18_N14
\mips_cpu|dp|srcbmux|y[14]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[14]~29_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14) & !\mips_cpu|c|md|Decoder0~2_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~19_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[14]~29_combout\);

-- Location: LCCOMB_X17_Y19_N2
\mips_cpu|c|md|aluop[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|aluop[1]~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)) # 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|c|md|aluop[1]~1_combout\);

-- Location: LCCOMB_X17_Y19_N14
\mips_cpu|c|ad|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~3_combout\ = (\mips_cpu|c|md|aluop[0]~0_combout\ & (((\mips_cpu|c|md|aluop[1]~1_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\)) # (!\mips_cpu|c|ad|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|c|md|aluop[0]~0_combout\,
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \mips_cpu|c|md|aluop[1]~1_combout\,
	combout => \mips_cpu|c|ad|Mux0~3_combout\);

-- Location: LCCOMB_X23_Y18_N16
\mips_cpu|dp|alu|b2[14]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[14]~19_combout\ = \mips_cpu|dp|srcbmux|y[14]~29_combout\ $ (\mips_cpu|c|ad|Mux0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|y[14]~29_combout\,
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[14]~19_combout\);

-- Location: FF_X15_Y21_N23
\Timer|CounterR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[11]~54_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(11));

-- Location: LCCOMB_X26_Y20_N20
\Timer|CompareR~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~21_combout\ = (\mips_cpu|dp|rf|Mux20~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux20~19_combout\,
	combout => \Timer|CompareR~21_combout\);

-- Location: FF_X26_Y20_N21
\Timer|CompareR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~21_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(11));

-- Location: LCCOMB_X19_Y21_N24
\mips_cpu|dp|resmux|y[11]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[11]~109_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & (((\mips_cpu|dp|resmux|y[31]~27_combout\) # (\mips_cpu|dp|alu|Mux20~1_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[11]~108_combout\ & 
-- (!\mips_cpu|dp|resmux|y[31]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[11]~108_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datad => \mips_cpu|dp|alu|Mux20~1_combout\,
	combout => \mips_cpu|dp|resmux|y[11]~109_combout\);

-- Location: LCCOMB_X19_Y21_N18
\mips_cpu|dp|resmux|y[11]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[11]~110_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[11]~109_combout\ & ((\Timer|CompareR\(11)))) # (!\mips_cpu|dp|resmux|y[11]~109_combout\ & (\Timer|CounterR\(11))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[11]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CounterR\(11),
	datac => \Timer|CompareR\(11),
	datad => \mips_cpu|dp|resmux|y[11]~109_combout\,
	combout => \mips_cpu|dp|resmux|y[11]~110_combout\);

-- Location: LCCOMB_X24_Y18_N18
\mips_cpu|dp|resmux|y[11]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[11]~111_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[11]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[11]~110_combout\,
	combout => \mips_cpu|dp|resmux|y[11]~111_combout\);

-- Location: FF_X26_Y12_N5
\mips_cpu|dp|rf|R11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(11));

-- Location: FF_X24_Y18_N19
\mips_cpu|dp|rf|R10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[11]~111_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(11));

-- Location: LCCOMB_X26_Y12_N4
\mips_cpu|dp|rf|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~1_combout\ = (\mips_cpu|dp|rf|Mux20~0_combout\ & (((\mips_cpu|dp|rf|R11\(11))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))) # (!\mips_cpu|dp|rf|Mux20~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R10\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R11\(11),
	datad => \mips_cpu|dp|rf|R10\(11),
	combout => \mips_cpu|dp|rf|Mux20~1_combout\);

-- Location: FF_X27_Y14_N15
\mips_cpu|dp|rf|R29[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(11));

-- Location: FF_X24_Y18_N23
\mips_cpu|dp|rf|R21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(11));

-- Location: FF_X24_Y14_N15
\mips_cpu|dp|rf|R25[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(11));

-- Location: FF_X27_Y14_N13
\mips_cpu|dp|rf|R17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(11));

-- Location: LCCOMB_X27_Y14_N12
\mips_cpu|dp|rf|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(11)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(11) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(11),
	datac => \mips_cpu|dp|rf|R17\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux20~2_combout\);

-- Location: LCCOMB_X24_Y18_N22
\mips_cpu|dp|rf|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux20~2_combout\ & (\mips_cpu|dp|rf|R29\(11))) # (!\mips_cpu|dp|rf|Mux20~2_combout\ & ((\mips_cpu|dp|rf|R21\(11)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R29\(11),
	datac => \mips_cpu|dp|rf|R21\(11),
	datad => \mips_cpu|dp|rf|Mux20~2_combout\,
	combout => \mips_cpu|dp|rf|Mux20~3_combout\);

-- Location: FF_X14_Y17_N3
\mips_cpu|dp|rf|R31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(11));

-- Location: LCCOMB_X22_Y12_N12
\mips_cpu|dp|rf|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~16_combout\ = (\mips_cpu|dp|wrmux|y[3]~0_combout\ & (\mips_cpu|dp|rf|Decoder0~8_combout\ & \mips_cpu|dp|wrmux|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~8_combout\,
	datad => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~16_combout\);

-- Location: FF_X14_Y17_N1
\mips_cpu|dp|rf|R27[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(11));

-- Location: LCCOMB_X14_Y17_N2
\mips_cpu|dp|rf|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~10_combout\ = (\mips_cpu|dp|rf|Mux20~9_combout\ & (((\mips_cpu|dp|rf|R31\(11))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))) # (!\mips_cpu|dp|rf|Mux20~9_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R27\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~9_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R31\(11),
	datad => \mips_cpu|dp|rf|R27\(11),
	combout => \mips_cpu|dp|rf|Mux20~10_combout\);

-- Location: FF_X17_Y18_N9
\mips_cpu|dp|rf|R28[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(11));

-- Location: LCCOMB_X19_Y12_N22
\mips_cpu|dp|rf|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~14_combout\ = (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~14_combout\);

-- Location: FF_X14_Y20_N1
\mips_cpu|dp|rf|R16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(11));

-- Location: LCCOMB_X14_Y20_N0
\mips_cpu|dp|rf|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(11)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(11) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux20~6_combout\);

-- Location: LCCOMB_X17_Y18_N8
\mips_cpu|dp|rf|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux20~6_combout\ & ((\mips_cpu|dp|rf|R28\(11)))) # (!\mips_cpu|dp|rf|Mux20~6_combout\ & (\mips_cpu|dp|rf|R20\(11))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(11),
	datad => \mips_cpu|dp|rf|Mux20~6_combout\,
	combout => \mips_cpu|dp|rf|Mux20~7_combout\);

-- Location: FF_X16_Y15_N5
\mips_cpu|dp|rf|R30[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(11));

-- Location: FF_X15_Y15_N5
\mips_cpu|dp|rf|R22[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(11));

-- Location: FF_X16_Y15_N19
\mips_cpu|dp|rf|R18[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(11));

-- Location: LCCOMB_X16_Y15_N18
\mips_cpu|dp|rf|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R22\(11)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|R18\(11) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R22\(11),
	datac => \mips_cpu|dp|rf|R18\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux20~4_combout\);

-- Location: LCCOMB_X16_Y15_N4
\mips_cpu|dp|rf|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux20~4_combout\ & ((\mips_cpu|dp|rf|R30\(11)))) # (!\mips_cpu|dp|rf|Mux20~4_combout\ & (\mips_cpu|dp|rf|R26\(11))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R30\(11),
	datad => \mips_cpu|dp|rf|Mux20~4_combout\,
	combout => \mips_cpu|dp|rf|Mux20~5_combout\);

-- Location: LCCOMB_X17_Y18_N0
\mips_cpu|dp|rf|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux20~5_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux20~7_combout\,
	datad => \mips_cpu|dp|rf|Mux20~5_combout\,
	combout => \mips_cpu|dp|rf|Mux20~8_combout\);

-- Location: LCCOMB_X17_Y18_N2
\mips_cpu|dp|rf|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux20~8_combout\ & ((\mips_cpu|dp|rf|Mux20~10_combout\))) # (!\mips_cpu|dp|rf|Mux20~8_combout\ & (\mips_cpu|dp|rf|Mux20~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux20~3_combout\,
	datac => \mips_cpu|dp|rf|Mux20~10_combout\,
	datad => \mips_cpu|dp|rf|Mux20~8_combout\,
	combout => \mips_cpu|dp|rf|Mux20~11_combout\);

-- Location: LCCOMB_X17_Y18_N28
\mips_cpu|dp|rf|Mux20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\) # (\mips_cpu|dp|rf|Mux20~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux20~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~15_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux20~11_combout\,
	combout => \mips_cpu|dp|rf|Mux20~16_combout\);

-- Location: LCCOMB_X17_Y18_N14
\mips_cpu|dp|rf|Mux20~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux20~16_combout\ & (\mips_cpu|dp|rf|Mux20~18_combout\)) # (!\mips_cpu|dp|rf|Mux20~16_combout\ & ((\mips_cpu|dp|rf|Mux20~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~18_combout\,
	datab => \mips_cpu|dp|rf|Mux20~1_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux20~16_combout\,
	combout => \mips_cpu|dp|rf|Mux20~19_combout\);

-- Location: FF_X15_Y21_N27
\Timer|CounterR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[13]~58_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(13));

-- Location: LCCOMB_X23_Y22_N6
\mips_cpu|dp|resmux|y[13]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[13]~100_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(13) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(13),
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[13]~100_combout\);

-- Location: LCCOMB_X15_Y19_N12
\mips_cpu|dp|resmux|y[13]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[13]~101_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|alu|Mux18~1_combout\)) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[13]~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datab => \mips_cpu|dp|alu|Mux18~1_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|resmux|y[13]~100_combout\,
	combout => \mips_cpu|dp|resmux|y[13]~101_combout\);

-- Location: LCCOMB_X26_Y20_N0
\Timer|CompareR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~19_combout\ = (\mips_cpu|dp|rf|Mux18~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux18~19_combout\,
	combout => \Timer|CompareR~19_combout\);

-- Location: FF_X26_Y20_N1
\Timer|CompareR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~19_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(13));

-- Location: LCCOMB_X15_Y19_N30
\mips_cpu|dp|resmux|y[13]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[13]~102_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[13]~101_combout\ & ((\Timer|CompareR\(13)))) # (!\mips_cpu|dp|resmux|y[13]~101_combout\ & (\Timer|CounterR\(13))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[13]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CounterR\(13),
	datac => \mips_cpu|dp|resmux|y[13]~101_combout\,
	datad => \Timer|CompareR\(13),
	combout => \mips_cpu|dp|resmux|y[13]~102_combout\);

-- Location: LCCOMB_X15_Y19_N18
\mips_cpu|dp|resmux|y[13]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[13]~103_combout\ = (\mips_cpu|dp|resmux|y[13]~102_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|resmux|y[13]~102_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[13]~103_combout\);

-- Location: FF_X27_Y13_N27
\mips_cpu|dp|rf|R10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(13));

-- Location: FF_X23_Y11_N17
\mips_cpu|dp|rf|R8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(13));

-- Location: LCCOMB_X23_Y11_N16
\mips_cpu|dp|rf|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(13)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R8\(13) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux18~0_combout\);

-- Location: LCCOMB_X27_Y13_N26
\mips_cpu|dp|rf|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux18~0_combout\ & (\mips_cpu|dp|rf|R11\(13))) # (!\mips_cpu|dp|rf|Mux18~0_combout\ & ((\mips_cpu|dp|rf|R10\(13)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R10\(13),
	datad => \mips_cpu|dp|rf|Mux18~0_combout\,
	combout => \mips_cpu|dp|rf|Mux18~1_combout\);

-- Location: FF_X22_Y18_N29
\mips_cpu|dp|rf|R13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(13));

-- Location: FF_X19_Y19_N11
\mips_cpu|dp|rf|R15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(13));

-- Location: FF_X26_Y18_N19
\mips_cpu|dp|rf|R14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(13));

-- Location: FF_X22_Y18_N23
\mips_cpu|dp|rf|R12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(13));

-- Location: LCCOMB_X22_Y18_N22
\mips_cpu|dp|rf|Mux18~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R14\(13))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R12\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R14\(13),
	datac => \mips_cpu|dp|rf|R12\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux18~17_combout\);

-- Location: LCCOMB_X19_Y19_N10
\mips_cpu|dp|rf|Mux18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux18~17_combout\ & ((\mips_cpu|dp|rf|R15\(13)))) # (!\mips_cpu|dp|rf|Mux18~17_combout\ & (\mips_cpu|dp|rf|R13\(13))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(13),
	datac => \mips_cpu|dp|rf|R15\(13),
	datad => \mips_cpu|dp|rf|Mux18~17_combout\,
	combout => \mips_cpu|dp|rf|Mux18~18_combout\);

-- Location: LCCOMB_X19_Y15_N0
\mips_cpu|dp|rf|Mux18~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~19_combout\ = (\mips_cpu|dp|rf|Mux18~16_combout\ & (((\mips_cpu|dp|rf|Mux18~18_combout\)) # (!\mips_cpu|dp|rf|Mux16~1_combout\))) # (!\mips_cpu|dp|rf|Mux18~16_combout\ & (\mips_cpu|dp|rf|Mux16~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~16_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux18~1_combout\,
	datad => \mips_cpu|dp|rf|Mux18~18_combout\,
	combout => \mips_cpu|dp|rf|Mux18~19_combout\);

-- Location: LCCOMB_X12_Y18_N18
\mips_cpu|dp|resmux|y[12]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[12]~104_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(12),
	combout => \mips_cpu|dp|resmux|y[12]~104_combout\);

-- Location: LCCOMB_X15_Y19_N24
\mips_cpu|dp|resmux|y[12]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[12]~105_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & (((\mips_cpu|dp|alu|Mux19~1_combout\) # (\mips_cpu|dp|resmux|y[31]~27_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[12]~104_combout\ & 
-- ((!\mips_cpu|dp|resmux|y[31]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|resmux|y[12]~104_combout\,
	datac => \mips_cpu|dp|alu|Mux19~1_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~27_combout\,
	combout => \mips_cpu|dp|resmux|y[12]~105_combout\);

-- Location: LCCOMB_X15_Y19_N2
\mips_cpu|dp|resmux|y[12]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[12]~106_combout\ = (\mips_cpu|dp|resmux|y[12]~105_combout\ & ((\Timer|CompareR\(12)) # ((!\mips_cpu|dp|resmux|y[31]~25_combout\)))) # (!\mips_cpu|dp|resmux|y[12]~105_combout\ & (((\Timer|CounterR\(12) & 
-- \mips_cpu|dp|resmux|y[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(12),
	datab => \mips_cpu|dp|resmux|y[12]~105_combout\,
	datac => \Timer|CounterR\(12),
	datad => \mips_cpu|dp|resmux|y[31]~25_combout\,
	combout => \mips_cpu|dp|resmux|y[12]~106_combout\);

-- Location: LCCOMB_X19_Y21_N0
\mips_cpu|dp|resmux|y[12]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[12]~107_combout\ = (\mips_cpu|dp|resmux|y[12]~106_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[12]~106_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[12]~107_combout\);

-- Location: FF_X21_Y10_N17
\mips_cpu|dp|rf|R27[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(12));

-- Location: FF_X22_Y10_N5
\mips_cpu|dp|rf|R23[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(12));

-- Location: FF_X22_Y10_N7
\mips_cpu|dp|rf|R19[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(12));

-- Location: LCCOMB_X22_Y10_N6
\mips_cpu|dp|rf|Mux19~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(12))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(12),
	datac => \mips_cpu|dp|rf|R19\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux19~7_combout\);

-- Location: LCCOMB_X21_Y10_N16
\mips_cpu|dp|rf|Mux19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux19~7_combout\ & (\mips_cpu|dp|rf|R31\(12))) # (!\mips_cpu|dp|rf|Mux19~7_combout\ & ((\mips_cpu|dp|rf|R27\(12)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(12),
	datad => \mips_cpu|dp|rf|Mux19~7_combout\,
	combout => \mips_cpu|dp|rf|Mux19~8_combout\);

-- Location: FF_X19_Y13_N17
\mips_cpu|dp|rf|R20[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(12));

-- Location: FF_X19_Y13_N19
\mips_cpu|dp|rf|R28[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(12));

-- Location: LCCOMB_X19_Y12_N28
\mips_cpu|dp|rf|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~12_combout\ = (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~12_combout\);

-- Location: FF_X19_Y11_N25
\mips_cpu|dp|rf|R24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(12));

-- Location: FF_X19_Y11_N27
\mips_cpu|dp|rf|R16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(12));

-- Location: LCCOMB_X19_Y11_N26
\mips_cpu|dp|rf|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(12)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(12) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(12),
	datac => \mips_cpu|dp|rf|R16\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux19~4_combout\);

-- Location: LCCOMB_X19_Y13_N18
\mips_cpu|dp|rf|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux19~4_combout\ & ((\mips_cpu|dp|rf|R28\(12)))) # (!\mips_cpu|dp|rf|Mux19~4_combout\ & (\mips_cpu|dp|rf|R20\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(12),
	datac => \mips_cpu|dp|rf|R28\(12),
	datad => \mips_cpu|dp|rf|Mux19~4_combout\,
	combout => \mips_cpu|dp|rf|Mux19~5_combout\);

-- Location: FF_X27_Y14_N19
\mips_cpu|dp|rf|R29[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(12));

-- Location: FF_X27_Y14_N1
\mips_cpu|dp|rf|R17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(12));

-- Location: LCCOMB_X27_Y14_N0
\mips_cpu|dp|rf|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(12)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(12) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux19~2_combout\);

-- Location: LCCOMB_X27_Y14_N18
\mips_cpu|dp|rf|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux19~2_combout\ & ((\mips_cpu|dp|rf|R29\(12)))) # (!\mips_cpu|dp|rf|Mux19~2_combout\ & (\mips_cpu|dp|rf|R21\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(12),
	datad => \mips_cpu|dp|rf|Mux19~2_combout\,
	combout => \mips_cpu|dp|rf|Mux19~3_combout\);

-- Location: LCCOMB_X20_Y14_N2
\mips_cpu|dp|rf|Mux19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|Mux19~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux19~5_combout\,
	datad => \mips_cpu|dp|rf|Mux19~3_combout\,
	combout => \mips_cpu|dp|rf|Mux19~6_combout\);

-- Location: LCCOMB_X20_Y14_N28
\mips_cpu|dp|rf|Mux19~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux19~6_combout\ & ((\mips_cpu|dp|rf|Mux19~8_combout\))) # (!\mips_cpu|dp|rf|Mux19~6_combout\ & (\mips_cpu|dp|rf|Mux19~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~1_combout\,
	datab => \mips_cpu|dp|rf|Mux19~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux19~6_combout\,
	combout => \mips_cpu|dp|rf|Mux19~9_combout\);

-- Location: FF_X21_Y18_N25
\mips_cpu|dp|rf|R14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(12));

-- Location: FF_X19_Y19_N21
\mips_cpu|dp|rf|R15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(12));

-- Location: FF_X22_Y18_N17
\mips_cpu|dp|rf|R13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(12));

-- Location: FF_X22_Y18_N19
\mips_cpu|dp|rf|R12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(12));

-- Location: LCCOMB_X22_Y18_N18
\mips_cpu|dp|rf|Mux19~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(12)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(12) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(12),
	datac => \mips_cpu|dp|rf|R12\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux19~17_combout\);

-- Location: LCCOMB_X19_Y19_N20
\mips_cpu|dp|rf|Mux19~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux19~17_combout\ & ((\mips_cpu|dp|rf|R15\(12)))) # (!\mips_cpu|dp|rf|Mux19~17_combout\ & (\mips_cpu|dp|rf|R14\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(12),
	datac => \mips_cpu|dp|rf|R15\(12),
	datad => \mips_cpu|dp|rf|Mux19~17_combout\,
	combout => \mips_cpu|dp|rf|Mux19~18_combout\);

-- Location: LCCOMB_X20_Y14_N8
\mips_cpu|dp|rf|Mux19~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~19_combout\ = (\mips_cpu|dp|rf|Mux19~16_combout\ & (((\mips_cpu|dp|rf|Mux19~18_combout\) # (!\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux19~16_combout\ & (\mips_cpu|dp|rf|Mux19~9_combout\ & 
-- ((\mips_cpu|dp|rf|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~16_combout\,
	datab => \mips_cpu|dp|rf|Mux19~9_combout\,
	datac => \mips_cpu|dp|rf|Mux19~18_combout\,
	datad => \mips_cpu|dp|rf|Mux16~0_combout\,
	combout => \mips_cpu|dp|rf|Mux19~19_combout\);

-- Location: LCCOMB_X20_Y14_N26
\mips_cpu|dp|srcbmux|y[12]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[12]~31_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12) & !\mips_cpu|c|md|Decoder0~2_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux19~19_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[12]~31_combout\);

-- Location: LCCOMB_X20_Y14_N12
\mips_cpu|dp|alu|b2[12]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[12]~21_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[12]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|Mux0~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[12]~31_combout\,
	combout => \mips_cpu|dp|alu|b2[12]~21_combout\);

-- Location: LCCOMB_X17_Y18_N16
\mips_cpu|dp|srcbmux|y[11]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[11]~32_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (!\mips_cpu|c|md|Decoder0~2_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11))))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux20~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux20~19_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11),
	combout => \mips_cpu|dp|srcbmux|y[11]~32_combout\);

-- Location: LCCOMB_X17_Y18_N18
\mips_cpu|dp|alu|b2[11]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[11]~22_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[11]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[11]~32_combout\,
	combout => \mips_cpu|dp|alu|b2[11]~22_combout\);

-- Location: LCCOMB_X23_Y19_N30
\mips_cpu|dp|alu|b2[7]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[7]~27_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|c|md|WideOr7~3_combout\ & (!\mips_cpu|dp|alu|b2[7]~26_combout\)) # (!\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|rf|Mux24~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[7]~26_combout\,
	datab => \mips_cpu|c|ad|Mux0~3_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux24~19_combout\,
	combout => \mips_cpu|dp|alu|b2[7]~27_combout\);

-- Location: LCCOMB_X20_Y11_N18
\mips_cpu|dp|srcbmux|y[6]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[6]~36_combout\ = (!\mips_cpu|c|md|Decoder0~2_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6) & ((\mips_cpu|c|md|WideOr7~2_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|c|md|WideOr7~2_combout\,
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	combout => \mips_cpu|dp|srcbmux|y[6]~36_combout\);

-- Location: LCCOMB_X21_Y19_N30
\mips_cpu|dp|alu|b2[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[6]~28_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[6]~36_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux25~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[6]~36_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux25~19_combout\,
	combout => \mips_cpu|dp|alu|b2[6]~28_combout\);

-- Location: FF_X14_Y19_N5
\mips_cpu|dp|rf|R15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[5]~137_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(5));

-- Location: FF_X22_Y18_N13
\mips_cpu|dp|rf|R13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(5));

-- Location: LCCOMB_X22_Y18_N12
\mips_cpu|dp|rf|Mux26~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~18_combout\ = (\mips_cpu|dp|rf|Mux26~17_combout\ & ((\mips_cpu|dp|rf|R15\(5)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux26~17_combout\ & (((\mips_cpu|dp|rf|R13\(5) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~17_combout\,
	datab => \mips_cpu|dp|rf|R15\(5),
	datac => \mips_cpu|dp|rf|R13\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux26~18_combout\);

-- Location: FF_X17_Y11_N17
\mips_cpu|dp|rf|R27[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(5));

-- Location: FF_X17_Y11_N11
\mips_cpu|dp|rf|R31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(5));

-- Location: FF_X17_Y10_N11
\mips_cpu|dp|rf|R19[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(5));

-- Location: FF_X17_Y10_N1
\mips_cpu|dp|rf|R23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(5));

-- Location: LCCOMB_X17_Y10_N10
\mips_cpu|dp|rf|Mux26~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(5))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(5),
	datad => \mips_cpu|dp|rf|R23\(5),
	combout => \mips_cpu|dp|rf|Mux26~9_combout\);

-- Location: LCCOMB_X17_Y11_N10
\mips_cpu|dp|rf|Mux26~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux26~9_combout\ & ((\mips_cpu|dp|rf|R31\(5)))) # (!\mips_cpu|dp|rf|Mux26~9_combout\ & (\mips_cpu|dp|rf|R27\(5))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(5),
	datac => \mips_cpu|dp|rf|R31\(5),
	datad => \mips_cpu|dp|rf|Mux26~9_combout\,
	combout => \mips_cpu|dp|rf|Mux26~10_combout\);

-- Location: FF_X27_Y11_N23
\mips_cpu|dp|rf|R29[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(5));

-- Location: FF_X24_Y11_N21
\mips_cpu|dp|rf|R21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(5));

-- Location: LCCOMB_X27_Y11_N22
\mips_cpu|dp|rf|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~3_combout\ = (\mips_cpu|dp|rf|Mux26~2_combout\ & (((\mips_cpu|dp|rf|R29\(5))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux26~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R21\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(5),
	datad => \mips_cpu|dp|rf|R21\(5),
	combout => \mips_cpu|dp|rf|Mux26~3_combout\);

-- Location: FF_X20_Y13_N1
\mips_cpu|dp|rf|R26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(5));

-- Location: FF_X20_Y13_N3
\mips_cpu|dp|rf|R30[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(5));

-- Location: LCCOMB_X20_Y13_N2
\mips_cpu|dp|rf|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~5_combout\ = (\mips_cpu|dp|rf|Mux26~4_combout\ & (((\mips_cpu|dp|rf|R30\(5)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\mips_cpu|dp|rf|Mux26~4_combout\ & (\mips_cpu|dp|rf|R26\(5) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~4_combout\,
	datab => \mips_cpu|dp|rf|R26\(5),
	datac => \mips_cpu|dp|rf|R30\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux26~5_combout\);

-- Location: FF_X21_Y11_N3
\mips_cpu|dp|rf|R20[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(5));

-- Location: FF_X21_Y11_N13
\mips_cpu|dp|rf|R28[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(5));

-- Location: LCCOMB_X21_Y11_N12
\mips_cpu|dp|rf|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~7_combout\ = (\mips_cpu|dp|rf|Mux26~6_combout\ & (((\mips_cpu|dp|rf|R28\(5)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux26~6_combout\ & (\mips_cpu|dp|rf|R20\(5) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(5),
	datac => \mips_cpu|dp|rf|R28\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux26~7_combout\);

-- Location: LCCOMB_X21_Y11_N24
\mips_cpu|dp|rf|Mux26~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux26~5_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux26~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux26~5_combout\,
	datad => \mips_cpu|dp|rf|Mux26~7_combout\,
	combout => \mips_cpu|dp|rf|Mux26~8_combout\);

-- Location: LCCOMB_X21_Y11_N10
\mips_cpu|dp|rf|Mux26~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux26~8_combout\ & (\mips_cpu|dp|rf|Mux26~10_combout\)) # (!\mips_cpu|dp|rf|Mux26~8_combout\ & ((\mips_cpu|dp|rf|Mux26~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux26~10_combout\,
	datac => \mips_cpu|dp|rf|Mux26~3_combout\,
	datad => \mips_cpu|dp|rf|Mux26~8_combout\,
	combout => \mips_cpu|dp|rf|Mux26~11_combout\);

-- Location: FF_X21_Y17_N27
\mips_cpu|dp|rf|R3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(5));

-- Location: FF_X21_Y19_N25
\mips_cpu|dp|rf|R2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(5));

-- Location: LCCOMB_X15_Y16_N28
\mips_cpu|dp|rf|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~30_combout\ = (\mips_cpu|c|md|WideOr4~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & \mips_cpu|dp|wrmux|y[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr4~1_combout\,
	datac => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~30_combout\);

-- Location: LCCOMB_X26_Y16_N30
\mips_cpu|dp|rf|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~34_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (\mips_cpu|dp|rf|Decoder0~30_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|wrmux|y[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~30_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~34_combout\);

-- Location: FF_X24_Y19_N21
\mips_cpu|dp|rf|R7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(5));

-- Location: LCCOMB_X26_Y16_N28
\mips_cpu|dp|rf|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~33_combout\ = (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & (\mips_cpu|dp|rf|Decoder0~30_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & !\mips_cpu|dp|wrmux|y[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~30_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~33_combout\);

-- Location: FF_X23_Y19_N19
\mips_cpu|dp|rf|R4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(5));

-- Location: LCCOMB_X23_Y19_N18
\mips_cpu|dp|rf|Mux26~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(5))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux26~12_combout\);

-- Location: LCCOMB_X24_Y19_N20
\mips_cpu|dp|rf|Mux26~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux26~12_combout\ & ((\mips_cpu|dp|rf|R7\(5)))) # (!\mips_cpu|dp|rf|Mux26~12_combout\ & (\mips_cpu|dp|rf|R5\(5))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R7\(5),
	datad => \mips_cpu|dp|rf|Mux26~12_combout\,
	combout => \mips_cpu|dp|rf|Mux26~13_combout\);

-- Location: FF_X21_Y19_N19
\mips_cpu|dp|rf|R1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(5));

-- Location: LCCOMB_X22_Y20_N30
\mips_cpu|dp|rf|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~4_combout\);

-- Location: LCCOMB_X21_Y19_N18
\mips_cpu|dp|rf|Mux26~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux26~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(5)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux26~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(5),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux26~14_combout\);

-- Location: LCCOMB_X21_Y19_N24
\mips_cpu|dp|rf|Mux26~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux26~14_combout\ & (\mips_cpu|dp|rf|R3\(5))) # (!\mips_cpu|dp|rf|Mux26~14_combout\ & ((\mips_cpu|dp|rf|R2\(5)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(5),
	datac => \mips_cpu|dp|rf|R2\(5),
	datad => \mips_cpu|dp|rf|Mux26~14_combout\,
	combout => \mips_cpu|dp|rf|Mux26~15_combout\);

-- Location: LCCOMB_X21_Y19_N20
\mips_cpu|dp|rf|Mux26~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux26~11_combout\) # ((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((!\mips_cpu|dp|rf|Mux16~1_combout\ & 
-- \mips_cpu|dp|rf|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux26~11_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux26~15_combout\,
	combout => \mips_cpu|dp|rf|Mux26~16_combout\);

-- Location: LCCOMB_X21_Y19_N22
\mips_cpu|dp|rf|Mux26~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux26~16_combout\ & ((\mips_cpu|dp|rf|Mux26~18_combout\))) # (!\mips_cpu|dp|rf|Mux26~16_combout\ & (\mips_cpu|dp|rf|Mux26~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~1_combout\,
	datab => \mips_cpu|dp|rf|Mux26~18_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux26~16_combout\,
	combout => \mips_cpu|dp|rf|Mux26~19_combout\);

-- Location: LCCOMB_X21_Y19_N0
\mips_cpu|dp|alu|b2[5]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[5]~29_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[5]~37_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[5]~37_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux26~19_combout\,
	datad => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[5]~29_combout\);

-- Location: FF_X21_Y16_N5
\mips_cpu|dp|rf|R13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(2));

-- Location: LCCOMB_X21_Y16_N4
\mips_cpu|dp|rf|Mux61~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R13\(2)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R13\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux61~17_combout\);

-- Location: FF_X24_Y16_N3
\mips_cpu|dp|rf|R14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(2));

-- Location: LCCOMB_X20_Y12_N6
\mips_cpu|dp|rf|Mux61~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~18_combout\ = (\mips_cpu|dp|rf|Mux61~17_combout\ & ((\mips_cpu|dp|rf|R15\(2)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux61~17_combout\ & (((\mips_cpu|dp|rf|R14\(2) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(2),
	datab => \mips_cpu|dp|rf|Mux61~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux61~18_combout\);

-- Location: FF_X23_Y11_N19
\mips_cpu|dp|rf|R10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(2));

-- Location: FF_X23_Y11_N5
\mips_cpu|dp|rf|R8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(2));

-- Location: LCCOMB_X23_Y11_N18
\mips_cpu|dp|rf|Mux61~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R10\(2))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R8\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(2),
	datad => \mips_cpu|dp|rf|R8\(2),
	combout => \mips_cpu|dp|rf|Mux61~10_combout\);

-- Location: FF_X24_Y16_N9
\mips_cpu|dp|rf|R11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(2));

-- Location: LCCOMB_X24_Y16_N8
\mips_cpu|dp|rf|Mux61~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~11_combout\ = (\mips_cpu|dp|rf|Mux61~10_combout\ & (((\mips_cpu|dp|rf|R11\(2)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux61~10_combout\ & (\mips_cpu|dp|rf|R9\(2) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(2),
	datab => \mips_cpu|dp|rf|Mux61~10_combout\,
	datac => \mips_cpu|dp|rf|R11\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux61~11_combout\);

-- Location: LCCOMB_X23_Y20_N0
\mips_cpu|dp|rf|Mux61~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux61~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~15_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux61~11_combout\,
	combout => \mips_cpu|dp|rf|Mux61~16_combout\);

-- Location: LCCOMB_X23_Y20_N2
\mips_cpu|dp|rf|Mux61~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux61~16_combout\ & ((\mips_cpu|dp|rf|Mux61~18_combout\))) # (!\mips_cpu|dp|rf|Mux61~16_combout\ & (\mips_cpu|dp|rf|Mux61~9_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~9_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux61~18_combout\,
	datad => \mips_cpu|dp|rf|Mux61~16_combout\,
	combout => \mips_cpu|dp|rf|Mux61~19_combout\);

-- Location: LCCOMB_X17_Y19_N6
\mips_cpu|dp|srcbmux|y[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[1]~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) & (!\mips_cpu|c|md|Decoder0~2_combout\ & ((\mips_cpu|c|md|WideOr7~2_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[1]~0_combout\);

-- Location: LCCOMB_X17_Y19_N26
\mips_cpu|dp|srcbmux|y[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[1]~2_combout\ = (\mips_cpu|dp|srcbmux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|Mux30~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux30~19_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[1]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[1]~2_combout\);

-- Location: FF_X24_Y17_N1
\mips_cpu|dp|rf|R9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(1));

-- Location: LCCOMB_X24_Y17_N0
\mips_cpu|dp|rf|Mux62~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R9\(1)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) 
-- & (\mips_cpu|dp|rf|R8\(1) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux62~0_combout\);

-- Location: FF_X24_Y21_N3
\mips_cpu|dp|rf|R10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(1));

-- Location: FF_X23_Y21_N21
\mips_cpu|dp|rf|R11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(1));

-- Location: LCCOMB_X24_Y21_N2
\mips_cpu|dp|rf|Mux62~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux62~0_combout\ & ((\mips_cpu|dp|rf|R11\(1)))) # (!\mips_cpu|dp|rf|Mux62~0_combout\ & (\mips_cpu|dp|rf|R10\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux62~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux62~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(1),
	datad => \mips_cpu|dp|rf|R11\(1),
	combout => \mips_cpu|dp|rf|Mux62~1_combout\);

-- Location: FF_X21_Y18_N19
\mips_cpu|dp|rf|R14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(1));

-- Location: FF_X21_Y16_N3
\mips_cpu|dp|rf|R12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(1));

-- Location: LCCOMB_X21_Y18_N18
\mips_cpu|dp|rf|Mux62~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R14\(1))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(1),
	datad => \mips_cpu|dp|rf|R12\(1),
	combout => \mips_cpu|dp|rf|Mux62~17_combout\);

-- Location: LCCOMB_X20_Y16_N4
\mips_cpu|dp|rf|Mux62~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux62~17_combout\ & (\mips_cpu|dp|rf|R15\(1))) # (!\mips_cpu|dp|rf|Mux62~17_combout\ & ((\mips_cpu|dp|rf|R13\(1)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(1),
	datad => \mips_cpu|dp|rf|Mux62~17_combout\,
	combout => \mips_cpu|dp|rf|Mux62~18_combout\);

-- Location: LCCOMB_X20_Y20_N30
\mips_cpu|dp|rf|Mux62~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~19_combout\ = (\mips_cpu|dp|rf|Mux62~16_combout\ & (((\mips_cpu|dp|rf|Mux62~18_combout\)) # (!\mips_cpu|dp|rf|Mux63~0_combout\))) # (!\mips_cpu|dp|rf|Mux62~16_combout\ & (\mips_cpu|dp|rf|Mux63~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux62~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~16_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux62~1_combout\,
	datad => \mips_cpu|dp|rf|Mux62~18_combout\,
	combout => \mips_cpu|dp|rf|Mux62~19_combout\);

-- Location: LCCOMB_X24_Y18_N8
\mips_cpu|dp|alu|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~1_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|srcbmux|y[1]~2_combout\) # (\mips_cpu|dp|rf|Mux62~19_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[1]~2_combout\ & \mips_cpu|dp|rf|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[1]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux62~19_combout\,
	combout => \mips_cpu|dp|alu|Mux30~1_combout\);

-- Location: LCCOMB_X14_Y20_N14
\mips_cpu|dp|resmux|y[1]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[1]~153_combout\ = (\mips_cpu|dp|alu|Mux30~0_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30))) # (!\mips_cpu|c|md|Decoder0~3_combout\))) # (!\mips_cpu|dp|alu|Mux30~0_combout\ & 
-- (\mips_cpu|dp|alu|Mux30~1_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # (!\mips_cpu|c|md|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux30~0_combout\,
	datab => \mips_cpu|c|md|Decoder0~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \mips_cpu|dp|alu|Mux30~1_combout\,
	combout => \mips_cpu|dp|resmux|y[1]~153_combout\);

-- Location: LCCOMB_X22_Y20_N12
\mips_cpu|dp|rf|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~2_combout\);

-- Location: LCCOMB_X14_Y21_N4
\uGPIO|LEDG_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~5_combout\ = (\mips_cpu|dp|rf|Mux27~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux27~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~5_combout\);

-- Location: FF_X14_Y21_N19
\Timer|CompareR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~5_combout\,
	sload => VCC,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(4));

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X6_Y25_N18
\uGPIO|sw4|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~23_combout\ = (\uGPIO|sw4|c_state.S12~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S12~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~23_combout\);

-- Location: FF_X6_Y25_N19
\uGPIO|sw4|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S13~q\);

-- Location: LCCOMB_X6_Y25_N8
\uGPIO|sw4|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~22_combout\ = (\uGPIO|sw4|c_state.S13~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw4|c_state.S13~q\,
	datac => \reset_ff~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~22_combout\);

-- Location: FF_X6_Y25_N9
\uGPIO|sw4|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S14~q\);

-- Location: LCCOMB_X14_Y18_N2
\uGPIO|SW_StatusR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~7_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(4)) # (\uGPIO|sw4|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(4),
	datad => \uGPIO|sw4|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~7_combout\);

-- Location: FF_X14_Y18_N3
\uGPIO|SW_StatusR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~7_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(4));

-- Location: LCCOMB_X14_Y19_N2
\mips_cpu|dp|resmux|y[4]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[4]~138_combout\ = (!\Decoder|Equal3~0_combout\ & (\uGPIO|Equal1~0_combout\ & (!\mips_cpu|c|md|WideOr9~1_combout\ & \uGPIO|SW_StatusR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \uGPIO|Equal1~0_combout\,
	datac => \mips_cpu|c|md|WideOr9~1_combout\,
	datad => \uGPIO|SW_StatusR\(4),
	combout => \mips_cpu|dp|resmux|y[4]~138_combout\);

-- Location: M9K_X13_Y19_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000205002F82C0000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y19_N12
\mips_cpu|dp|resmux|y[4]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[4]~139_combout\ = (\mips_cpu|dp|resmux|y[9]~118_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4)) # (\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|resmux|y[9]~118_combout\ & 
-- (\mips_cpu|dp|resmux|y[4]~138_combout\ & ((!\Decoder|Equal1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[9]~118_combout\,
	datab => \mips_cpu|dp|resmux|y[4]~138_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4),
	datad => \Decoder|Equal1~6_combout\,
	combout => \mips_cpu|dp|resmux|y[4]~139_combout\);

-- Location: LCCOMB_X14_Y19_N22
\mips_cpu|dp|resmux|y[4]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[4]~140_combout\ = (\mips_cpu|dp|resmux|y[9]~116_combout\ & ((\mips_cpu|dp|resmux|y[4]~139_combout\ & (\Timer|CompareR\(4))) # (!\mips_cpu|dp|resmux|y[4]~139_combout\ & ((\Timer|CounterR\(4)))))) # 
-- (!\mips_cpu|dp|resmux|y[9]~116_combout\ & (((\mips_cpu|dp|resmux|y[4]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[9]~116_combout\,
	datab => \Timer|CompareR\(4),
	datac => \Timer|CounterR\(4),
	datad => \mips_cpu|dp|resmux|y[4]~139_combout\,
	combout => \mips_cpu|dp|resmux|y[4]~140_combout\);

-- Location: LCCOMB_X14_Y19_N8
\mips_cpu|dp|resmux|y[4]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[4]~141_combout\ = (\mips_cpu|dp|resmux|y[3]~155_combout\ & ((\mips_cpu|dp|resmux|y[4]~140_combout\) # ((!\mips_cpu|c|md|Decoder0~4_combout\ & \mips_cpu|dp|alu|Mux27~1_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~155_combout\ & 
-- (!\mips_cpu|c|md|Decoder0~4_combout\ & ((\mips_cpu|dp|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[3]~155_combout\,
	datab => \mips_cpu|c|md|Decoder0~4_combout\,
	datac => \mips_cpu|dp|resmux|y[4]~140_combout\,
	datad => \mips_cpu|dp|alu|Mux27~1_combout\,
	combout => \mips_cpu|dp|resmux|y[4]~141_combout\);

-- Location: FF_X17_Y12_N25
\mips_cpu|dp|rf|R2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(4));

-- Location: LCCOMB_X21_Y15_N16
\mips_cpu|dp|rf|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~3_combout\);

-- Location: FF_X17_Y12_N11
\mips_cpu|dp|rf|R1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(4));

-- Location: LCCOMB_X17_Y12_N10
\mips_cpu|dp|rf|Mux27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux27~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(4)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(4),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux27~14_combout\);

-- Location: LCCOMB_X17_Y12_N24
\mips_cpu|dp|rf|Mux27~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux27~14_combout\ & (\mips_cpu|dp|rf|R3\(4))) # (!\mips_cpu|dp|rf|Mux27~14_combout\ & ((\mips_cpu|dp|rf|R2\(4)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(4),
	datab => \mips_cpu|dp|rf|Mux16~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(4),
	datad => \mips_cpu|dp|rf|Mux27~14_combout\,
	combout => \mips_cpu|dp|rf|Mux27~15_combout\);

-- Location: FF_X24_Y11_N1
\mips_cpu|dp|rf|R9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(4));

-- Location: FF_X21_Y12_N13
\mips_cpu|dp|rf|R11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(4));

-- Location: FF_X23_Y11_N31
\mips_cpu|dp|rf|R8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(4));

-- Location: LCCOMB_X23_Y11_N30
\mips_cpu|dp|rf|Mux27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(4))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux27~10_combout\);

-- Location: LCCOMB_X21_Y12_N12
\mips_cpu|dp|rf|Mux27~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux27~10_combout\ & ((\mips_cpu|dp|rf|R11\(4)))) # (!\mips_cpu|dp|rf|Mux27~10_combout\ & (\mips_cpu|dp|rf|R9\(4))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(4),
	datac => \mips_cpu|dp|rf|R11\(4),
	datad => \mips_cpu|dp|rf|Mux27~10_combout\,
	combout => \mips_cpu|dp|rf|Mux27~11_combout\);

-- Location: LCCOMB_X17_Y12_N20
\mips_cpu|dp|rf|Mux27~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux16~0_combout\) # (\mips_cpu|dp|rf|Mux27~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux27~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux27~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux27~11_combout\,
	combout => \mips_cpu|dp|rf|Mux27~16_combout\);

-- Location: FF_X14_Y19_N9
\mips_cpu|dp|rf|R15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[4]~141_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(4));

-- Location: FF_X21_Y12_N31
\mips_cpu|dp|rf|R14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(4));

-- Location: LCCOMB_X21_Y12_N30
\mips_cpu|dp|rf|Mux27~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~18_combout\ = (\mips_cpu|dp|rf|Mux27~17_combout\ & ((\mips_cpu|dp|rf|R15\(4)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux27~17_combout\ & (((\mips_cpu|dp|rf|R14\(4) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~17_combout\,
	datab => \mips_cpu|dp|rf|R15\(4),
	datac => \mips_cpu|dp|rf|R14\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux27~18_combout\);

-- Location: LCCOMB_X17_Y12_N22
\mips_cpu|dp|rf|Mux27~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~19_combout\ = (\mips_cpu|dp|rf|Mux27~16_combout\ & (((\mips_cpu|dp|rf|Mux27~18_combout\) # (!\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux27~16_combout\ & (\mips_cpu|dp|rf|Mux27~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~9_combout\,
	datab => \mips_cpu|dp|rf|Mux27~16_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux27~18_combout\,
	combout => \mips_cpu|dp|rf|Mux27~19_combout\);

-- Location: LCCOMB_X19_Y19_N6
\mips_cpu|dp|resmux|y[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[1]~20_combout\ = (\Decoder|Equal1~6_combout\ & (!\mips_cpu|c|md|WideOr9~1_combout\ & (\Timer|CounterR\(1) & \Timer|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~6_combout\,
	datab => \mips_cpu|c|md|WideOr9~1_combout\,
	datac => \Timer|CounterR\(1),
	datad => \Timer|Equal2~2_combout\,
	combout => \mips_cpu|dp|resmux|y[1]~20_combout\);

-- Location: LCCOMB_X14_Y20_N4
\mips_cpu|dp|resmux|y[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[1]~22_combout\ = (\Decoder|Equal3~0_combout\ & ((\mips_cpu|dp|resmux|y[2]~21_combout\ & ((\mips_cpu|dp|resmux|y[1]~20_combout\))) # (!\mips_cpu|dp|resmux|y[2]~21_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1))))) # (!\Decoder|Equal3~0_combout\ & (\mips_cpu|dp|resmux|y[2]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \mips_cpu|dp|resmux|y[2]~21_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1),
	datad => \mips_cpu|dp|resmux|y[1]~20_combout\,
	combout => \mips_cpu|dp|resmux|y[1]~22_combout\);

-- Location: IOIBUF_X0_Y23_N15
\BUTTON[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(1),
	o => \BUTTON[1]~input_o\);

-- Location: LCCOMB_X9_Y23_N20
\uGPIO|button1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~36_combout\);

-- Location: FF_X9_Y23_N21
\uGPIO|button1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S0~q\);

-- Location: LCCOMB_X9_Y23_N10
\uGPIO|button1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~35_combout\ = (\reset_ff~q\ & (!\uGPIO|button1|c_state.S0~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button1|c_state.S0~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~35_combout\);

-- Location: FF_X9_Y23_N11
\uGPIO|button1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S1~q\);

-- Location: LCCOMB_X9_Y23_N8
\uGPIO|button1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~34_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S1~q\,
	combout => \uGPIO|button1|c_state~34_combout\);

-- Location: FF_X9_Y23_N9
\uGPIO|button1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S2~q\);

-- Location: LCCOMB_X9_Y23_N30
\uGPIO|button1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~33_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S2~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S2~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~33_combout\);

-- Location: FF_X9_Y23_N31
\uGPIO|button1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S3~q\);

-- Location: LCCOMB_X9_Y23_N12
\uGPIO|button1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~32_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S3~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S3~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~32_combout\);

-- Location: FF_X9_Y23_N13
\uGPIO|button1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S4~q\);

-- Location: LCCOMB_X9_Y23_N18
\uGPIO|button1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~31_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S4~q\,
	combout => \uGPIO|button1|c_state~31_combout\);

-- Location: FF_X9_Y23_N19
\uGPIO|button1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S5~q\);

-- Location: LCCOMB_X9_Y23_N16
\uGPIO|button1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~30_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S5~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button1|c_state.S5~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~30_combout\);

-- Location: FF_X9_Y23_N17
\uGPIO|button1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S6~q\);

-- Location: LCCOMB_X9_Y23_N14
\uGPIO|button1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~29_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S6~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button1|c_state.S6~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~29_combout\);

-- Location: FF_X9_Y23_N15
\uGPIO|button1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S7~q\);

-- Location: LCCOMB_X9_Y23_N28
\uGPIO|button1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~28_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S7~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S7~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~28_combout\);

-- Location: FF_X9_Y23_N29
\uGPIO|button1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S8~q\);

-- Location: LCCOMB_X9_Y23_N26
\uGPIO|button1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~27_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S8~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button1|c_state.S8~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~27_combout\);

-- Location: FF_X9_Y23_N27
\uGPIO|button1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S9~q\);

-- Location: LCCOMB_X9_Y23_N0
\uGPIO|button1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~26_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S9~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S9~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~26_combout\);

-- Location: FF_X9_Y23_N1
\uGPIO|button1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S10~q\);

-- Location: LCCOMB_X9_Y23_N22
\uGPIO|button1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~25_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S10~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button1|c_state.S10~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~25_combout\);

-- Location: FF_X9_Y23_N23
\uGPIO|button1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S11~q\);

-- Location: LCCOMB_X9_Y23_N4
\uGPIO|button1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~24_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S11~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S11~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~24_combout\);

-- Location: FF_X9_Y23_N5
\uGPIO|button1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S12~q\);

-- Location: LCCOMB_X9_Y23_N2
\uGPIO|button1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~23_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S12~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|button1|c_state.S12~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~23_combout\);

-- Location: FF_X9_Y23_N3
\uGPIO|button1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S13~q\);

-- Location: LCCOMB_X9_Y23_N24
\uGPIO|button1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~22_combout\ = (\reset_ff~q\ & (\uGPIO|button1|c_state.S13~q\ & !\BUTTON[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|button1|c_state.S13~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~22_combout\);

-- Location: FF_X9_Y23_N25
\uGPIO|button1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S14~q\);

-- Location: LCCOMB_X16_Y21_N10
\uGPIO|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|always0~0_combout\ = (!\mips_cpu|c|md|WideOr9~1_combout\ & (\uGPIO|Equal0~5_combout\ & !\Decoder|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr9~1_combout\,
	datac => \uGPIO|Equal0~5_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \uGPIO|always0~0_combout\);

-- Location: LCCOMB_X15_Y22_N20
\uGPIO|BUTTON_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~0_combout\ = (!\uGPIO|always0~0_combout\ & ((\uGPIO|button1|c_state.S14~q\) # (\uGPIO|BUTTON_StatusR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|button1|c_state.S14~q\,
	datac => \uGPIO|BUTTON_StatusR\(1),
	datad => \uGPIO|always0~0_combout\,
	combout => \uGPIO|BUTTON_StatusR~0_combout\);

-- Location: FF_X15_Y22_N21
\uGPIO|BUTTON_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(1));

-- Location: LCCOMB_X14_Y20_N6
\mips_cpu|dp|resmux|y[1]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[1]~23_combout\ = (\mips_cpu|dp|resmux|y[2]~19_combout\ & ((\mips_cpu|dp|resmux|y[1]~22_combout\ & ((\uGPIO|BUTTON_StatusR\(1)))) # (!\mips_cpu|dp|resmux|y[1]~22_combout\ & (\uGPIO|SW_StatusR\(1))))) # 
-- (!\mips_cpu|dp|resmux|y[2]~19_combout\ & (((\mips_cpu|dp|resmux|y[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|SW_StatusR\(1),
	datab => \mips_cpu|dp|resmux|y[2]~19_combout\,
	datac => \mips_cpu|dp|resmux|y[1]~22_combout\,
	datad => \uGPIO|BUTTON_StatusR\(1),
	combout => \mips_cpu|dp|resmux|y[1]~23_combout\);

-- Location: LCCOMB_X14_Y20_N18
\mips_cpu|dp|resmux|y[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[1]~24_combout\ = (\mips_cpu|dp|resmux|y[1]~16_combout\) # ((\mips_cpu|dp|resmux|y[1]~153_combout\) # ((\mips_cpu|dp|resmux|y[2]~18_combout\ & \mips_cpu|dp|resmux|y[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[1]~16_combout\,
	datab => \mips_cpu|dp|resmux|y[1]~153_combout\,
	datac => \mips_cpu|dp|resmux|y[2]~18_combout\,
	datad => \mips_cpu|dp|resmux|y[1]~23_combout\,
	combout => \mips_cpu|dp|resmux|y[1]~24_combout\);

-- Location: FF_X20_Y16_N5
\mips_cpu|dp|rf|R13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(1));

-- Location: FF_X20_Y16_N31
\mips_cpu|dp|rf|R15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(1));

-- Location: LCCOMB_X21_Y16_N2
\mips_cpu|dp|rf|Mux30~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R14\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R12\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(1),
	datad => \mips_cpu|dp|rf|R14\(1),
	combout => \mips_cpu|dp|rf|Mux30~17_combout\);

-- Location: LCCOMB_X20_Y16_N30
\mips_cpu|dp|rf|Mux30~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux30~17_combout\ & ((\mips_cpu|dp|rf|R15\(1)))) # (!\mips_cpu|dp|rf|Mux30~17_combout\ & (\mips_cpu|dp|rf|R13\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(1),
	datac => \mips_cpu|dp|rf|R15\(1),
	datad => \mips_cpu|dp|rf|Mux30~17_combout\,
	combout => \mips_cpu|dp|rf|Mux30~18_combout\);

-- Location: FF_X24_Y21_N5
\mips_cpu|dp|rf|R8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(1));

-- Location: LCCOMB_X24_Y21_N4
\mips_cpu|dp|rf|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(1)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(1) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux30~0_combout\);

-- Location: LCCOMB_X23_Y21_N20
\mips_cpu|dp|rf|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux30~0_combout\ & ((\mips_cpu|dp|rf|R11\(1)))) # (!\mips_cpu|dp|rf|Mux30~0_combout\ & (\mips_cpu|dp|rf|R10\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R11\(1),
	datad => \mips_cpu|dp|rf|Mux30~0_combout\,
	combout => \mips_cpu|dp|rf|Mux30~1_combout\);

-- Location: FF_X17_Y20_N9
\mips_cpu|dp|rf|R1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(1));

-- Location: LCCOMB_X17_Y20_N8
\mips_cpu|dp|rf|Mux30~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux30~13_combout\) # ((!\mips_cpu|dp|rf|Mux16~3_combout\)))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|R1\(1) & \mips_cpu|dp|rf|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(1),
	datad => \mips_cpu|dp|rf|Mux16~3_combout\,
	combout => \mips_cpu|dp|rf|Mux30~14_combout\);

-- Location: FF_X17_Y20_N7
\mips_cpu|dp|rf|R2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(1));

-- Location: FF_X16_Y20_N21
\mips_cpu|dp|rf|R3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(1));

-- Location: LCCOMB_X17_Y20_N6
\mips_cpu|dp|rf|Mux30~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux30~14_combout\ & ((\mips_cpu|dp|rf|R3\(1)))) # (!\mips_cpu|dp|rf|Mux30~14_combout\ & (\mips_cpu|dp|rf|R2\(1))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|Mux30~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(1),
	datad => \mips_cpu|dp|rf|R3\(1),
	combout => \mips_cpu|dp|rf|Mux30~15_combout\);

-- Location: FF_X16_Y12_N25
\mips_cpu|dp|rf|R21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(1));

-- Location: FF_X16_Y12_N3
\mips_cpu|dp|rf|R29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(1));

-- Location: FF_X15_Y12_N15
\mips_cpu|dp|rf|R17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(1));

-- Location: LCCOMB_X15_Y12_N14
\mips_cpu|dp|rf|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(1)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(1) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux30~2_combout\);

-- Location: LCCOMB_X16_Y12_N2
\mips_cpu|dp|rf|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux30~2_combout\ & ((\mips_cpu|dp|rf|R29\(1)))) # (!\mips_cpu|dp|rf|Mux30~2_combout\ & (\mips_cpu|dp|rf|R21\(1))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R21\(1),
	datac => \mips_cpu|dp|rf|R29\(1),
	datad => \mips_cpu|dp|rf|Mux30~2_combout\,
	combout => \mips_cpu|dp|rf|Mux30~3_combout\);

-- Location: FF_X17_Y22_N31
\mips_cpu|dp|rf|R31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(1));

-- Location: FF_X17_Y11_N19
\mips_cpu|dp|rf|R27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(1));

-- Location: LCCOMB_X17_Y22_N30
\mips_cpu|dp|rf|Mux30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~10_combout\ = (\mips_cpu|dp|rf|Mux30~9_combout\ & (((\mips_cpu|dp|rf|R31\(1))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))) # (!\mips_cpu|dp|rf|Mux30~9_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R27\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~9_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R31\(1),
	datad => \mips_cpu|dp|rf|R27\(1),
	combout => \mips_cpu|dp|rf|Mux30~10_combout\);

-- Location: LCCOMB_X17_Y19_N0
\mips_cpu|dp|rf|Mux30~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~11_combout\ = (\mips_cpu|dp|rf|Mux30~8_combout\ & (((\mips_cpu|dp|rf|Mux30~10_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux30~8_combout\ & (\mips_cpu|dp|rf|Mux30~3_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~8_combout\,
	datab => \mips_cpu|dp|rf|Mux30~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux30~10_combout\,
	combout => \mips_cpu|dp|rf|Mux30~11_combout\);

-- Location: LCCOMB_X17_Y19_N10
\mips_cpu|dp|rf|Mux30~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux30~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux30~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux30~11_combout\,
	combout => \mips_cpu|dp|rf|Mux30~16_combout\);

-- Location: LCCOMB_X17_Y19_N20
\mips_cpu|dp|rf|Mux30~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux30~16_combout\ & (\mips_cpu|dp|rf|Mux30~18_combout\)) # (!\mips_cpu|dp|rf|Mux30~16_combout\ & ((\mips_cpu|dp|rf|Mux30~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux30~18_combout\,
	datac => \mips_cpu|dp|rf|Mux30~1_combout\,
	datad => \mips_cpu|dp|rf|Mux30~16_combout\,
	combout => \mips_cpu|dp|rf|Mux30~19_combout\);

-- Location: LCCOMB_X17_Y19_N24
\mips_cpu|dp|alu|b2[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[1]~0_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[1]~0_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[1]~0_combout\,
	datab => \mips_cpu|c|ad|Mux0~3_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux30~19_combout\,
	combout => \mips_cpu|dp|alu|b2[1]~0_combout\);

-- Location: LCCOMB_X15_Y20_N4
\Timer|CounterR[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[18]~68_combout\ = (\Timer|CounterR\(18) & (\Timer|CounterR[17]~67\ $ (GND))) # (!\Timer|CounterR\(18) & (!\Timer|CounterR[17]~67\ & VCC))
-- \Timer|CounterR[18]~69\ = CARRY((\Timer|CounterR\(18) & !\Timer|CounterR[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(18),
	datad => VCC,
	cin => \Timer|CounterR[17]~67\,
	combout => \Timer|CounterR[18]~68_combout\,
	cout => \Timer|CounterR[18]~69\);

-- Location: FF_X15_Y20_N5
\Timer|CounterR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[18]~68_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(18));

-- Location: LCCOMB_X15_Y20_N6
\Timer|CounterR[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[19]~70_combout\ = (\Timer|CounterR\(19) & (!\Timer|CounterR[18]~69\)) # (!\Timer|CounterR\(19) & ((\Timer|CounterR[18]~69\) # (GND)))
-- \Timer|CounterR[19]~71\ = CARRY((!\Timer|CounterR[18]~69\) # (!\Timer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(19),
	datad => VCC,
	cin => \Timer|CounterR[18]~69\,
	combout => \Timer|CounterR[19]~70_combout\,
	cout => \Timer|CounterR[19]~71\);

-- Location: LCCOMB_X15_Y20_N8
\Timer|CounterR[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[20]~72_combout\ = (\Timer|CounterR\(20) & (\Timer|CounterR[19]~71\ $ (GND))) # (!\Timer|CounterR\(20) & (!\Timer|CounterR[19]~71\ & VCC))
-- \Timer|CounterR[20]~73\ = CARRY((\Timer|CounterR\(20) & !\Timer|CounterR[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(20),
	datad => VCC,
	cin => \Timer|CounterR[19]~71\,
	combout => \Timer|CounterR[20]~72_combout\,
	cout => \Timer|CounterR[20]~73\);

-- Location: FF_X15_Y20_N9
\Timer|CounterR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[20]~72_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(20));

-- Location: LCCOMB_X15_Y20_N10
\Timer|CounterR[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[21]~74_combout\ = (\Timer|CounterR\(21) & (!\Timer|CounterR[20]~73\)) # (!\Timer|CounterR\(21) & ((\Timer|CounterR[20]~73\) # (GND)))
-- \Timer|CounterR[21]~75\ = CARRY((!\Timer|CounterR[20]~73\) # (!\Timer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(21),
	datad => VCC,
	cin => \Timer|CounterR[20]~73\,
	combout => \Timer|CounterR[21]~74_combout\,
	cout => \Timer|CounterR[21]~75\);

-- Location: LCCOMB_X15_Y20_N12
\Timer|CounterR[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[22]~76_combout\ = (\Timer|CounterR\(22) & (\Timer|CounterR[21]~75\ $ (GND))) # (!\Timer|CounterR\(22) & (!\Timer|CounterR[21]~75\ & VCC))
-- \Timer|CounterR[22]~77\ = CARRY((\Timer|CounterR\(22) & !\Timer|CounterR[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(22),
	datad => VCC,
	cin => \Timer|CounterR[21]~75\,
	combout => \Timer|CounterR[22]~76_combout\,
	cout => \Timer|CounterR[22]~77\);

-- Location: LCCOMB_X15_Y20_N14
\Timer|CounterR[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[23]~78_combout\ = (\Timer|CounterR\(23) & (!\Timer|CounterR[22]~77\)) # (!\Timer|CounterR\(23) & ((\Timer|CounterR[22]~77\) # (GND)))
-- \Timer|CounterR[23]~79\ = CARRY((!\Timer|CounterR[22]~77\) # (!\Timer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(23),
	datad => VCC,
	cin => \Timer|CounterR[22]~77\,
	combout => \Timer|CounterR[23]~78_combout\,
	cout => \Timer|CounterR[23]~79\);

-- Location: FF_X15_Y20_N15
\Timer|CounterR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[23]~78_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(23));

-- Location: LCCOMB_X15_Y20_N16
\Timer|CounterR[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[24]~80_combout\ = (\Timer|CounterR\(24) & (\Timer|CounterR[23]~79\ $ (GND))) # (!\Timer|CounterR\(24) & (!\Timer|CounterR[23]~79\ & VCC))
-- \Timer|CounterR[24]~81\ = CARRY((\Timer|CounterR\(24) & !\Timer|CounterR[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(24),
	datad => VCC,
	cin => \Timer|CounterR[23]~79\,
	combout => \Timer|CounterR[24]~80_combout\,
	cout => \Timer|CounterR[24]~81\);

-- Location: FF_X15_Y20_N17
\Timer|CounterR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[24]~80_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(24));

-- Location: LCCOMB_X15_Y20_N18
\Timer|CounterR[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[25]~82_combout\ = (\Timer|CounterR\(25) & (!\Timer|CounterR[24]~81\)) # (!\Timer|CounterR\(25) & ((\Timer|CounterR[24]~81\) # (GND)))
-- \Timer|CounterR[25]~83\ = CARRY((!\Timer|CounterR[24]~81\) # (!\Timer|CounterR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(25),
	datad => VCC,
	cin => \Timer|CounterR[24]~81\,
	combout => \Timer|CounterR[25]~82_combout\,
	cout => \Timer|CounterR[25]~83\);

-- Location: FF_X15_Y20_N19
\Timer|CounterR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[25]~82_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(25));

-- Location: LCCOMB_X15_Y20_N20
\Timer|CounterR[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[26]~84_combout\ = (\Timer|CounterR\(26) & (\Timer|CounterR[25]~83\ $ (GND))) # (!\Timer|CounterR\(26) & (!\Timer|CounterR[25]~83\ & VCC))
-- \Timer|CounterR[26]~85\ = CARRY((\Timer|CounterR\(26) & !\Timer|CounterR[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(26),
	datad => VCC,
	cin => \Timer|CounterR[25]~83\,
	combout => \Timer|CounterR[26]~84_combout\,
	cout => \Timer|CounterR[26]~85\);

-- Location: FF_X15_Y20_N21
\Timer|CounterR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[26]~84_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(26));

-- Location: LCCOMB_X15_Y20_N24
\Timer|CounterR[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[28]~88_combout\ = (\Timer|CounterR\(28) & (\Timer|CounterR[27]~87\ $ (GND))) # (!\Timer|CounterR\(28) & (!\Timer|CounterR[27]~87\ & VCC))
-- \Timer|CounterR[28]~89\ = CARRY((\Timer|CounterR\(28) & !\Timer|CounterR[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(28),
	datad => VCC,
	cin => \Timer|CounterR[27]~87\,
	combout => \Timer|CounterR[28]~88_combout\,
	cout => \Timer|CounterR[28]~89\);

-- Location: FF_X15_Y20_N25
\Timer|CounterR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[28]~88_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(28));

-- Location: LCCOMB_X15_Y20_N26
\Timer|CounterR[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[29]~90_combout\ = (\Timer|CounterR\(29) & (!\Timer|CounterR[28]~89\)) # (!\Timer|CounterR\(29) & ((\Timer|CounterR[28]~89\) # (GND)))
-- \Timer|CounterR[29]~91\ = CARRY((!\Timer|CounterR[28]~89\) # (!\Timer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(29),
	datad => VCC,
	cin => \Timer|CounterR[28]~89\,
	combout => \Timer|CounterR[29]~90_combout\,
	cout => \Timer|CounterR[29]~91\);

-- Location: LCCOMB_X15_Y20_N28
\Timer|CounterR[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[30]~92_combout\ = (\Timer|CounterR\(30) & (\Timer|CounterR[29]~91\ $ (GND))) # (!\Timer|CounterR\(30) & (!\Timer|CounterR[29]~91\ & VCC))
-- \Timer|CounterR[30]~93\ = CARRY((\Timer|CounterR\(30) & !\Timer|CounterR[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(30),
	datad => VCC,
	cin => \Timer|CounterR[29]~91\,
	combout => \Timer|CounterR[30]~92_combout\,
	cout => \Timer|CounterR[30]~93\);

-- Location: FF_X15_Y20_N29
\Timer|CounterR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[30]~92_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(30));

-- Location: LCCOMB_X15_Y20_N30
\Timer|CounterR[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[31]~94_combout\ = \Timer|CounterR\(31) $ (\Timer|CounterR[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(31),
	cin => \Timer|CounterR[30]~93\,
	combout => \Timer|CounterR[31]~94_combout\);

-- Location: FF_X15_Y20_N31
\Timer|CounterR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[31]~94_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(31));

-- Location: LCCOMB_X14_Y18_N30
\Timer|CompareR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~1_combout\ = (\mips_cpu|dp|rf|Mux0~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux0~19_combout\,
	combout => \Timer|CompareR~1_combout\);

-- Location: FF_X14_Y18_N31
\Timer|CompareR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~1_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(31));

-- Location: LCCOMB_X16_Y20_N28
\mips_cpu|dp|resmux|y[31]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~29_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux0~1_combout\))) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[31]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~26_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|alu|Mux0~1_combout\,
	combout => \mips_cpu|dp|resmux|y[31]~29_combout\);

-- Location: LCCOMB_X14_Y17_N4
\mips_cpu|dp|resmux|y[31]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~30_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[31]~29_combout\ & ((\Timer|CompareR\(31)))) # (!\mips_cpu|dp|resmux|y[31]~29_combout\ & (\Timer|CounterR\(31))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[31]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CounterR\(31),
	datac => \Timer|CompareR\(31),
	datad => \mips_cpu|dp|resmux|y[31]~29_combout\,
	combout => \mips_cpu|dp|resmux|y[31]~30_combout\);

-- Location: LCCOMB_X24_Y21_N30
\mips_cpu|dp|resmux|y[31]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~31_combout\ = (\mips_cpu|dp|resmux|y[31]~30_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~30_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[31]~31_combout\);

-- Location: FF_X23_Y21_N23
\mips_cpu|dp|rf|R11[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(31));

-- Location: FF_X24_Y21_N17
\mips_cpu|dp|rf|R8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(31));

-- Location: FF_X24_Y17_N19
\mips_cpu|dp|rf|R9[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(31));

-- Location: LCCOMB_X24_Y21_N16
\mips_cpu|dp|rf|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(31)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R8\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(31),
	datad => \mips_cpu|dp|rf|R9\(31),
	combout => \mips_cpu|dp|rf|Mux0~0_combout\);

-- Location: LCCOMB_X23_Y21_N22
\mips_cpu|dp|rf|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux0~0_combout\ & ((\mips_cpu|dp|rf|R11\(31)))) # (!\mips_cpu|dp|rf|Mux0~0_combout\ & (\mips_cpu|dp|rf|R10\(31))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(31),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R11\(31),
	datad => \mips_cpu|dp|rf|Mux0~0_combout\,
	combout => \mips_cpu|dp|rf|Mux0~1_combout\);

-- Location: FF_X17_Y20_N5
\mips_cpu|dp|rf|R1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(31));

-- Location: LCCOMB_X26_Y16_N18
\mips_cpu|dp|rf|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~32_combout\ = (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & (\mips_cpu|dp|rf|Decoder0~30_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|wrmux|y[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~30_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~32_combout\);

-- Location: FF_X17_Y16_N5
\mips_cpu|dp|rf|R5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(31));

-- Location: FF_X17_Y16_N23
\mips_cpu|dp|rf|R7[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(31));

-- Location: FF_X16_Y16_N9
\mips_cpu|dp|rf|R4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(31));

-- Location: LCCOMB_X16_Y16_N8
\mips_cpu|dp|rf|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R6\(31)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R4\(31) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(31),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux0~12_combout\);

-- Location: LCCOMB_X17_Y16_N22
\mips_cpu|dp|rf|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux0~12_combout\ & ((\mips_cpu|dp|rf|R7\(31)))) # (!\mips_cpu|dp|rf|Mux0~12_combout\ & (\mips_cpu|dp|rf|R5\(31))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(31),
	datac => \mips_cpu|dp|rf|R7\(31),
	datad => \mips_cpu|dp|rf|Mux0~12_combout\,
	combout => \mips_cpu|dp|rf|Mux0~13_combout\);

-- Location: LCCOMB_X17_Y20_N4
\mips_cpu|dp|rf|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|Mux0~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~3_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux16~3_combout\ & (\mips_cpu|dp|rf|R1\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~4_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(31),
	datad => \mips_cpu|dp|rf|Mux0~13_combout\,
	combout => \mips_cpu|dp|rf|Mux0~14_combout\);

-- Location: FF_X17_Y20_N11
\mips_cpu|dp|rf|R2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(31));

-- Location: LCCOMB_X17_Y20_N10
\mips_cpu|dp|rf|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~15_combout\ = (\mips_cpu|dp|rf|Mux0~14_combout\ & ((\mips_cpu|dp|rf|R3\(31)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux0~14_combout\ & (((\mips_cpu|dp|rf|R2\(31) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(31),
	datab => \mips_cpu|dp|rf|Mux0~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(31),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux0~15_combout\);

-- Location: LCCOMB_X17_Y17_N24
\mips_cpu|dp|rf|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux0~11_combout\) # ((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux0~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~11_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux0~15_combout\,
	datad => \mips_cpu|dp|rf|Mux16~1_combout\,
	combout => \mips_cpu|dp|rf|Mux0~16_combout\);

-- Location: LCCOMB_X17_Y17_N18
\mips_cpu|dp|rf|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux0~16_combout\ & (\mips_cpu|dp|rf|Mux0~18_combout\)) # (!\mips_cpu|dp|rf|Mux0~16_combout\ & ((\mips_cpu|dp|rf|Mux0~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~18_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux0~1_combout\,
	datad => \mips_cpu|dp|rf|Mux0~16_combout\,
	combout => \mips_cpu|dp|rf|Mux0~19_combout\);

-- Location: LCCOMB_X22_Y21_N28
\mips_cpu|dp|resmux|y[14]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[14]~99_combout\ = (\mips_cpu|dp|resmux|y[14]~98_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[14]~98_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[14]~99_combout\);

-- Location: FF_X21_Y10_N15
\mips_cpu|dp|rf|R31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(14));

-- Location: FF_X21_Y10_N5
\mips_cpu|dp|rf|R27[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(14));

-- Location: FF_X22_Y10_N21
\mips_cpu|dp|rf|R23[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(14));

-- Location: FF_X22_Y10_N15
\mips_cpu|dp|rf|R19[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(14));

-- Location: LCCOMB_X22_Y10_N14
\mips_cpu|dp|rf|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(14))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(14),
	datac => \mips_cpu|dp|rf|R19\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux17~7_combout\);

-- Location: LCCOMB_X21_Y10_N4
\mips_cpu|dp|rf|Mux17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux17~7_combout\ & (\mips_cpu|dp|rf|R31\(14))) # (!\mips_cpu|dp|rf|Mux17~7_combout\ & ((\mips_cpu|dp|rf|R27\(14)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R31\(14),
	datac => \mips_cpu|dp|rf|R27\(14),
	datad => \mips_cpu|dp|rf|Mux17~7_combout\,
	combout => \mips_cpu|dp|rf|Mux17~8_combout\);

-- Location: FF_X22_Y21_N29
\mips_cpu|dp|rf|R26[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[14]~99_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(14));

-- Location: FF_X22_Y21_N15
\mips_cpu|dp|rf|R30[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(14));

-- Location: FF_X21_Y21_N3
\mips_cpu|dp|rf|R18[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(14));

-- Location: LCCOMB_X21_Y21_N2
\mips_cpu|dp|rf|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(14))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(14),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y21_N14
\mips_cpu|dp|rf|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux17~0_combout\ & ((\mips_cpu|dp|rf|R30\(14)))) # (!\mips_cpu|dp|rf|Mux17~0_combout\ & (\mips_cpu|dp|rf|R26\(14))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(14),
	datac => \mips_cpu|dp|rf|R30\(14),
	datad => \mips_cpu|dp|rf|Mux17~0_combout\,
	combout => \mips_cpu|dp|rf|Mux17~1_combout\);

-- Location: LCCOMB_X23_Y18_N8
\mips_cpu|dp|rf|Mux17~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~9_combout\ = (\mips_cpu|dp|rf|Mux17~6_combout\ & ((\mips_cpu|dp|rf|Mux17~8_combout\) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux17~6_combout\ & 
-- (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & \mips_cpu|dp|rf|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~6_combout\,
	datab => \mips_cpu|dp|rf|Mux17~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux17~1_combout\,
	combout => \mips_cpu|dp|rf|Mux17~9_combout\);

-- Location: FF_X26_Y18_N17
\mips_cpu|dp|rf|R14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(14));

-- Location: FF_X23_Y18_N3
\mips_cpu|dp|rf|R15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(14));

-- Location: FF_X22_Y18_N9
\mips_cpu|dp|rf|R13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(14));

-- Location: FF_X22_Y18_N27
\mips_cpu|dp|rf|R12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~99_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(14));

-- Location: LCCOMB_X22_Y18_N26
\mips_cpu|dp|rf|Mux17~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(14)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(14) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(14),
	datac => \mips_cpu|dp|rf|R12\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux17~17_combout\);

-- Location: LCCOMB_X23_Y18_N2
\mips_cpu|dp|rf|Mux17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux17~17_combout\ & ((\mips_cpu|dp|rf|R15\(14)))) # (!\mips_cpu|dp|rf|Mux17~17_combout\ & (\mips_cpu|dp|rf|R14\(14))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(14),
	datac => \mips_cpu|dp|rf|R15\(14),
	datad => \mips_cpu|dp|rf|Mux17~17_combout\,
	combout => \mips_cpu|dp|rf|Mux17~18_combout\);

-- Location: LCCOMB_X23_Y18_N12
\mips_cpu|dp|rf|Mux17~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~19_combout\ = (\mips_cpu|dp|rf|Mux17~16_combout\ & (((\mips_cpu|dp|rf|Mux17~18_combout\) # (!\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux17~16_combout\ & (\mips_cpu|dp|rf|Mux17~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~16_combout\,
	datab => \mips_cpu|dp|rf|Mux17~9_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux17~18_combout\,
	combout => \mips_cpu|dp|rf|Mux17~19_combout\);

-- Location: LCCOMB_X17_Y17_N12
\mips_cpu|dp|srcbmux|y[31]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[31]~5_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (\mips_cpu|dp|srcbmux|y[31]~4_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15))))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[31]~4_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux0~19_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15),
	combout => \mips_cpu|dp|srcbmux|y[31]~5_combout\);

-- Location: LCCOMB_X21_Y19_N16
\mips_cpu|dp|alu|b2[31]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[31]~2_combout\ = \mips_cpu|dp|srcbmux|y[31]~5_combout\ $ (\mips_cpu|c|ad|Mux0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|srcbmux|y[31]~5_combout\,
	datad => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[31]~2_combout\);

-- Location: FF_X15_Y20_N27
\Timer|CounterR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[29]~90_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(29));

-- Location: FF_X21_Y17_N25
\mips_cpu|dp|rf|R10[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(29));

-- Location: FF_X23_Y21_N29
\mips_cpu|dp|rf|R11[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(29));

-- Location: LCCOMB_X21_Y17_N24
\mips_cpu|dp|rf|Mux34~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~1_combout\ = (\mips_cpu|dp|rf|Mux34~0_combout\ & (((\mips_cpu|dp|rf|R11\(29))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux34~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R10\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(29),
	datad => \mips_cpu|dp|rf|R11\(29),
	combout => \mips_cpu|dp|rf|Mux34~1_combout\);

-- Location: FF_X21_Y22_N25
\mips_cpu|dp|rf|R22[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(29));

-- Location: LCCOMB_X21_Y22_N24
\mips_cpu|dp|rf|Mux34~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(29)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux34~4_combout\);

-- Location: FF_X20_Y22_N25
\mips_cpu|dp|rf|R26[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(29));

-- Location: LCCOMB_X20_Y22_N24
\mips_cpu|dp|rf|Mux34~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~5_combout\ = (\mips_cpu|dp|rf|Mux34~4_combout\ & ((\mips_cpu|dp|rf|R30\(29)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux34~4_combout\ & (((\mips_cpu|dp|rf|R26\(29) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(29),
	datab => \mips_cpu|dp|rf|Mux34~4_combout\,
	datac => \mips_cpu|dp|rf|R26\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux34~5_combout\);

-- Location: LCCOMB_X20_Y22_N20
\mips_cpu|dp|rf|Mux34~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux34~5_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~7_combout\,
	datab => \mips_cpu|dp|rf|Mux34~5_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux34~8_combout\);

-- Location: FF_X16_Y22_N9
\mips_cpu|dp|rf|R27[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(29));

-- Location: FF_X17_Y22_N3
\mips_cpu|dp|rf|R31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(29));

-- Location: LCCOMB_X16_Y22_N8
\mips_cpu|dp|rf|Mux34~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~10_combout\ = (\mips_cpu|dp|rf|Mux34~9_combout\ & (((\mips_cpu|dp|rf|R31\(29))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))) # (!\mips_cpu|dp|rf|Mux34~9_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R27\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~9_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(29),
	datad => \mips_cpu|dp|rf|R31\(29),
	combout => \mips_cpu|dp|rf|Mux34~10_combout\);

-- Location: LCCOMB_X20_Y22_N14
\mips_cpu|dp|rf|Mux34~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~11_combout\ = (\mips_cpu|dp|rf|Mux34~8_combout\ & (((\mips_cpu|dp|rf|Mux34~10_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux34~8_combout\ & (\mips_cpu|dp|rf|Mux34~3_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~3_combout\,
	datab => \mips_cpu|dp|rf|Mux34~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux34~10_combout\,
	combout => \mips_cpu|dp|rf|Mux34~11_combout\);

-- Location: FF_X17_Y20_N15
\mips_cpu|dp|rf|R2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(29));

-- Location: FF_X17_Y16_N9
\mips_cpu|dp|rf|R5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(29));

-- Location: LCCOMB_X26_Y16_N0
\mips_cpu|dp|rf|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~31_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (\mips_cpu|dp|rf|Decoder0~30_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & !\mips_cpu|dp|wrmux|y[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~30_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~31_combout\);

-- Location: FF_X23_Y13_N11
\mips_cpu|dp|rf|R6[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(29));

-- Location: LCCOMB_X23_Y13_N10
\mips_cpu|dp|rf|Mux34~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(29)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(29) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux34~12_combout\);

-- Location: LCCOMB_X17_Y16_N8
\mips_cpu|dp|rf|Mux34~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux34~12_combout\ & (\mips_cpu|dp|rf|R7\(29))) # (!\mips_cpu|dp|rf|Mux34~12_combout\ & ((\mips_cpu|dp|rf|R5\(29)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(29),
	datad => \mips_cpu|dp|rf|Mux34~12_combout\,
	combout => \mips_cpu|dp|rf|Mux34~13_combout\);

-- Location: LCCOMB_X17_Y14_N16
\mips_cpu|dp|rf|Mux34~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux34~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(29) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(29),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux34~13_combout\,
	combout => \mips_cpu|dp|rf|Mux34~14_combout\);

-- Location: LCCOMB_X21_Y17_N18
\mips_cpu|dp|rf|Mux34~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux34~14_combout\ & ((\mips_cpu|dp|rf|R3\(29)))) # (!\mips_cpu|dp|rf|Mux34~14_combout\ & (\mips_cpu|dp|rf|R2\(29))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(29),
	datac => \mips_cpu|dp|rf|R3\(29),
	datad => \mips_cpu|dp|rf|Mux34~14_combout\,
	combout => \mips_cpu|dp|rf|Mux34~15_combout\);

-- Location: LCCOMB_X20_Y22_N0
\mips_cpu|dp|rf|Mux34~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\) # ((\mips_cpu|dp|rf|Mux34~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (!\mips_cpu|dp|rf|Mux63~0_combout\ & 
-- ((\mips_cpu|dp|rf|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux34~11_combout\,
	datad => \mips_cpu|dp|rf|Mux34~15_combout\,
	combout => \mips_cpu|dp|rf|Mux34~16_combout\);

-- Location: LCCOMB_X20_Y22_N12
\mips_cpu|dp|rf|Mux34~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux34~16_combout\ & (\mips_cpu|dp|rf|Mux34~18_combout\)) # (!\mips_cpu|dp|rf|Mux34~16_combout\ & ((\mips_cpu|dp|rf|Mux34~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~18_combout\,
	datab => \mips_cpu|dp|rf|Mux34~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux34~16_combout\,
	combout => \mips_cpu|dp|rf|Mux34~19_combout\);

-- Location: LCCOMB_X20_Y22_N16
\mips_cpu|dp|alu|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[29]~46_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|rf|Mux34~19_combout\))) # (!\mips_cpu|dp|srcbmux|y[29]~46_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|rf|Mux34~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[29]~46_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|rf|Mux34~19_combout\,
	combout => \mips_cpu|dp|alu|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y15_N8
\mips_cpu|dp|srcbmux|y[29]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[29]~9_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13),
	combout => \mips_cpu|dp|srcbmux|y[29]~9_combout\);

-- Location: LCCOMB_X20_Y17_N28
\mips_cpu|dp|alu|b2[29]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[29]~4_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[29]~9_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[29]~9_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux2~19_combout\,
	combout => \mips_cpu|dp|alu|b2[29]~4_combout\);

-- Location: FF_X22_Y16_N17
\mips_cpu|dp|rf|R15[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(28));

-- Location: FF_X21_Y16_N11
\mips_cpu|dp|rf|R12[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(28));

-- Location: FF_X20_Y16_N29
\mips_cpu|dp|rf|R13[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(28));

-- Location: LCCOMB_X20_Y16_N28
\mips_cpu|dp|rf|Mux35~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(28)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(28) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R12\(28),
	datac => \mips_cpu|dp|rf|R13\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux35~17_combout\);

-- Location: LCCOMB_X24_Y16_N28
\mips_cpu|dp|rf|Mux35~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux35~17_combout\ & (\mips_cpu|dp|rf|R15\(28))) # (!\mips_cpu|dp|rf|Mux35~17_combout\ & ((\mips_cpu|dp|rf|R14\(28)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R15\(28),
	datac => \mips_cpu|dp|rf|R14\(28),
	datad => \mips_cpu|dp|rf|Mux35~17_combout\,
	combout => \mips_cpu|dp|rf|Mux35~18_combout\);

-- Location: FF_X16_Y12_N17
\mips_cpu|dp|rf|R21[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(28));

-- Location: FF_X15_Y12_N13
\mips_cpu|dp|rf|R25[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(28));

-- Location: LCCOMB_X15_Y12_N12
\mips_cpu|dp|rf|Mux35~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(28)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R25\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux35~2_combout\);

-- Location: LCCOMB_X16_Y12_N16
\mips_cpu|dp|rf|Mux35~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux35~2_combout\ & (\mips_cpu|dp|rf|R29\(28))) # (!\mips_cpu|dp|rf|Mux35~2_combout\ & ((\mips_cpu|dp|rf|R21\(28)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(28),
	datad => \mips_cpu|dp|rf|Mux35~2_combout\,
	combout => \mips_cpu|dp|rf|Mux35~3_combout\);

-- Location: LCCOMB_X20_Y21_N30
\mips_cpu|dp|rf|Mux35~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux35~3_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux35~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux35~6_combout\);

-- Location: FF_X20_Y21_N19
\mips_cpu|dp|rf|R26[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(28));

-- Location: FF_X20_Y21_N5
\mips_cpu|dp|rf|R30[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(28));

-- Location: LCCOMB_X20_Y21_N4
\mips_cpu|dp|rf|Mux35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~1_combout\ = (\mips_cpu|dp|rf|Mux35~0_combout\ & (((\mips_cpu|dp|rf|R30\(28)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux35~0_combout\ & (\mips_cpu|dp|rf|R26\(28) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~0_combout\,
	datab => \mips_cpu|dp|rf|R26\(28),
	datac => \mips_cpu|dp|rf|R30\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux35~1_combout\);

-- Location: LCCOMB_X20_Y21_N24
\mips_cpu|dp|rf|Mux35~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux35~6_combout\ & (\mips_cpu|dp|rf|Mux35~8_combout\)) # (!\mips_cpu|dp|rf|Mux35~6_combout\ & ((\mips_cpu|dp|rf|Mux35~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux35~6_combout\,
	datad => \mips_cpu|dp|rf|Mux35~1_combout\,
	combout => \mips_cpu|dp|rf|Mux35~9_combout\);

-- Location: LCCOMB_X20_Y21_N12
\mips_cpu|dp|rf|Mux35~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~19_combout\ = (\mips_cpu|dp|rf|Mux35~16_combout\ & (((\mips_cpu|dp|rf|Mux35~18_combout\)) # (!\mips_cpu|dp|rf|Mux63~1_combout\))) # (!\mips_cpu|dp|rf|Mux35~16_combout\ & (\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~16_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux35~18_combout\,
	datad => \mips_cpu|dp|rf|Mux35~9_combout\,
	combout => \mips_cpu|dp|rf|Mux35~19_combout\);

-- Location: LCCOMB_X17_Y18_N10
\mips_cpu|dp|srcbmux|y[27]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[27]~11_combout\ = (\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11),
	combout => \mips_cpu|dp|srcbmux|y[27]~11_combout\);

-- Location: LCCOMB_X14_Y18_N6
\Timer|CompareR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~5_combout\ = (\mips_cpu|dp|rf|Mux4~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux4~19_combout\,
	combout => \Timer|CompareR~5_combout\);

-- Location: FF_X14_Y18_N7
\Timer|CompareR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~5_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(27));

-- Location: LCCOMB_X17_Y17_N0
\mips_cpu|c|md|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr1~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)) # 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|c|md|WideOr1~0_combout\);

-- Location: LCCOMB_X17_Y17_N14
\mips_cpu|dp|srcbmux|y[26]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[26]~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15) & (!\mips_cpu|c|md|Decoder0~2_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)) # (\mips_cpu|c|md|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \mips_cpu|c|md|WideOr1~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[26]~6_combout\);

-- Location: LCCOMB_X16_Y15_N30
\mips_cpu|dp|srcbmux|y[26]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[26]~14_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~13_combout\) # ((\mips_cpu|dp|srcbmux|y[26]~6_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & (((\mips_cpu|dp|rf|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~13_combout\,
	datab => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux5~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[26]~14_combout\);

-- Location: LCCOMB_X16_Y15_N14
\mips_cpu|dp|alu|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux37~19_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~14_combout\) # (\mips_cpu|c|ad|Mux2~3_combout\))) # (!\mips_cpu|dp|rf|Mux37~19_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[26]~14_combout\ & \mips_cpu|c|ad|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~19_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~14_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux5~0_combout\);

-- Location: LCCOMB_X16_Y15_N24
\mips_cpu|dp|alu|b2[26]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[26]~7_combout\ = \mips_cpu|dp|srcbmux|y[26]~14_combout\ $ (\mips_cpu|c|ad|Mux0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~14_combout\,
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[26]~7_combout\);

-- Location: FF_X27_Y11_N27
\mips_cpu|dp|rf|R29[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(24));

-- Location: FF_X27_Y15_N17
\mips_cpu|dp|rf|R25[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(24));

-- Location: FF_X27_Y15_N11
\mips_cpu|dp|rf|R17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(24));

-- Location: LCCOMB_X27_Y15_N10
\mips_cpu|dp|rf|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(24)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(24) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(24),
	datac => \mips_cpu|dp|rf|R17\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux7~2_combout\);

-- Location: LCCOMB_X27_Y11_N26
\mips_cpu|dp|rf|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux7~2_combout\ & ((\mips_cpu|dp|rf|R29\(24)))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & (\mips_cpu|dp|rf|R21\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(24),
	datad => \mips_cpu|dp|rf|Mux7~2_combout\,
	combout => \mips_cpu|dp|rf|Mux7~3_combout\);

-- Location: FF_X15_Y11_N3
\mips_cpu|dp|rf|R16[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(24));

-- Location: FF_X15_Y11_N1
\mips_cpu|dp|rf|R24[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(24));

-- Location: LCCOMB_X15_Y11_N2
\mips_cpu|dp|rf|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(24)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(24),
	datad => \mips_cpu|dp|rf|R24\(24),
	combout => \mips_cpu|dp|rf|Mux7~4_combout\);

-- Location: FF_X15_Y14_N7
\mips_cpu|dp|rf|R28[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(24));

-- Location: FF_X15_Y14_N29
\mips_cpu|dp|rf|R20[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(24));

-- Location: LCCOMB_X15_Y14_N6
\mips_cpu|dp|rf|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|R28\(24))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|R20\(24)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|Mux7~4_combout\,
	datac => \mips_cpu|dp|rf|R28\(24),
	datad => \mips_cpu|dp|rf|R20\(24),
	combout => \mips_cpu|dp|rf|Mux7~5_combout\);

-- Location: LCCOMB_X16_Y14_N30
\mips_cpu|dp|rf|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux7~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux7~5_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux7~5_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux7~6_combout\);

-- Location: FF_X21_Y13_N11
\mips_cpu|dp|rf|R19[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(24));

-- Location: FF_X21_Y13_N17
\mips_cpu|dp|rf|R23[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(24));

-- Location: LCCOMB_X21_Y13_N10
\mips_cpu|dp|rf|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(24),
	datad => \mips_cpu|dp|rf|R23\(24),
	combout => \mips_cpu|dp|rf|Mux7~7_combout\);

-- Location: FF_X22_Y13_N17
\mips_cpu|dp|rf|R27[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(24));

-- Location: FF_X22_Y13_N11
\mips_cpu|dp|rf|R31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(24));

-- Location: LCCOMB_X22_Y13_N16
\mips_cpu|dp|rf|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux7~7_combout\ & ((\mips_cpu|dp|rf|R31\(24)))) # (!\mips_cpu|dp|rf|Mux7~7_combout\ & (\mips_cpu|dp|rf|R27\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|Mux7~7_combout\,
	datac => \mips_cpu|dp|rf|R27\(24),
	datad => \mips_cpu|dp|rf|R31\(24),
	combout => \mips_cpu|dp|rf|Mux7~8_combout\);

-- Location: LCCOMB_X16_Y14_N8
\mips_cpu|dp|rf|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux7~6_combout\ & ((\mips_cpu|dp|rf|Mux7~8_combout\))) # (!\mips_cpu|dp|rf|Mux7~6_combout\ & (\mips_cpu|dp|rf|Mux7~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~1_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux7~6_combout\,
	datad => \mips_cpu|dp|rf|Mux7~8_combout\,
	combout => \mips_cpu|dp|rf|Mux7~9_combout\);

-- Location: FF_X24_Y12_N19
\mips_cpu|dp|rf|R3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(24));

-- Location: FF_X24_Y15_N9
\mips_cpu|dp|rf|R2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(24));

-- Location: FF_X27_Y16_N25
\mips_cpu|dp|rf|R6[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(24));

-- Location: FF_X17_Y16_N17
\mips_cpu|dp|rf|R7[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(24));

-- Location: FF_X17_Y15_N1
\mips_cpu|dp|rf|R4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(24));

-- Location: LCCOMB_X17_Y15_N0
\mips_cpu|dp|rf|Mux7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R5\(24)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R4\(24) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux7~12_combout\);

-- Location: LCCOMB_X17_Y16_N16
\mips_cpu|dp|rf|Mux7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux7~12_combout\ & ((\mips_cpu|dp|rf|R7\(24)))) # (!\mips_cpu|dp|rf|Mux7~12_combout\ & (\mips_cpu|dp|rf|R6\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(24),
	datac => \mips_cpu|dp|rf|R7\(24),
	datad => \mips_cpu|dp|rf|Mux7~12_combout\,
	combout => \mips_cpu|dp|rf|Mux7~13_combout\);

-- Location: FF_X24_Y15_N3
\mips_cpu|dp|rf|R1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(24));

-- Location: LCCOMB_X24_Y15_N2
\mips_cpu|dp|rf|Mux7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux7~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(24)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux7~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(24),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux7~14_combout\);

-- Location: LCCOMB_X24_Y15_N8
\mips_cpu|dp|rf|Mux7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux7~14_combout\ & (\mips_cpu|dp|rf|R3\(24))) # (!\mips_cpu|dp|rf|Mux7~14_combout\ & ((\mips_cpu|dp|rf|R2\(24)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(24),
	datac => \mips_cpu|dp|rf|R2\(24),
	datad => \mips_cpu|dp|rf|Mux7~14_combout\,
	combout => \mips_cpu|dp|rf|Mux7~15_combout\);

-- Location: FF_X24_Y13_N5
\mips_cpu|dp|rf|R11[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(24));

-- Location: FF_X24_Y11_N25
\mips_cpu|dp|rf|R9[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(24));

-- Location: LCCOMB_X24_Y13_N4
\mips_cpu|dp|rf|Mux7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~11_combout\ = (\mips_cpu|dp|rf|Mux7~10_combout\ & (((\mips_cpu|dp|rf|R11\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))) # (!\mips_cpu|dp|rf|Mux7~10_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~10_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R11\(24),
	datad => \mips_cpu|dp|rf|R9\(24),
	combout => \mips_cpu|dp|rf|Mux7~11_combout\);

-- Location: LCCOMB_X16_Y14_N18
\mips_cpu|dp|rf|Mux7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux16~0_combout\) # (\mips_cpu|dp|rf|Mux7~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux7~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux7~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux7~11_combout\,
	combout => \mips_cpu|dp|rf|Mux7~16_combout\);

-- Location: LCCOMB_X16_Y14_N20
\mips_cpu|dp|rf|Mux7~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux7~16_combout\ & (\mips_cpu|dp|rf|Mux7~18_combout\)) # (!\mips_cpu|dp|rf|Mux7~16_combout\ & ((\mips_cpu|dp|rf|Mux7~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~18_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux7~9_combout\,
	datad => \mips_cpu|dp|rf|Mux7~16_combout\,
	combout => \mips_cpu|dp|rf|Mux7~19_combout\);

-- Location: LCCOMB_X16_Y14_N14
\mips_cpu|dp|srcbmux|y[24]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[24]~17_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8),
	combout => \mips_cpu|dp|srcbmux|y[24]~17_combout\);

-- Location: LCCOMB_X16_Y14_N24
\mips_cpu|dp|srcbmux|y[24]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[24]~47_combout\ = (\mips_cpu|dp|srcbmux|y[24]~17_combout\) # ((\mips_cpu|dp|rf|Mux7~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux7~19_combout\,
	datac => \mips_cpu|dp|srcbmux|y[24]~17_combout\,
	datad => \mips_cpu|c|md|WideOr7~3_combout\,
	combout => \mips_cpu|dp|srcbmux|y[24]~47_combout\);

-- Location: LCCOMB_X16_Y14_N2
\mips_cpu|dp|alu|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux39~19_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|srcbmux|y[24]~47_combout\))) # (!\mips_cpu|dp|rf|Mux39~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|srcbmux|y[24]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~19_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[24]~47_combout\,
	combout => \mips_cpu|dp|alu|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y14_N4
\mips_cpu|dp|alu|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~1_combout\ = (\mips_cpu|dp|alu|Mux7~0_combout\) # ((\mips_cpu|dp|alu|Add0~50_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & !\mips_cpu|c|ad|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~50_combout\,
	datab => \mips_cpu|dp|alu|Mux7~0_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux7~1_combout\);

-- Location: LCCOMB_X14_Y17_N12
\mips_cpu|dp|resmux|y[24]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[24]~56_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(24) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(24),
	datac => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[24]~56_combout\);

-- Location: LCCOMB_X14_Y17_N22
\mips_cpu|dp|resmux|y[24]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[24]~57_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[31]~27_combout\) # ((\mips_cpu|dp|alu|Mux7~1_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- ((\mips_cpu|dp|resmux|y[24]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|alu|Mux7~1_combout\,
	datad => \mips_cpu|dp|resmux|y[24]~56_combout\,
	combout => \mips_cpu|dp|resmux|y[24]~57_combout\);

-- Location: LCCOMB_X14_Y18_N28
\Timer|CompareR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~8_combout\ = (\mips_cpu|dp|rf|Mux7~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux7~19_combout\,
	combout => \Timer|CompareR~8_combout\);

-- Location: FF_X14_Y18_N29
\Timer|CompareR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~8_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(24));

-- Location: LCCOMB_X14_Y17_N16
\mips_cpu|dp|resmux|y[24]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[24]~58_combout\ = (\mips_cpu|dp|resmux|y[24]~57_combout\ & (((\Timer|CompareR\(24)) # (!\mips_cpu|dp|resmux|y[31]~25_combout\)))) # (!\mips_cpu|dp|resmux|y[24]~57_combout\ & (\Timer|CounterR\(24) & 
-- ((\mips_cpu|dp|resmux|y[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(24),
	datab => \mips_cpu|dp|resmux|y[24]~57_combout\,
	datac => \Timer|CompareR\(24),
	datad => \mips_cpu|dp|resmux|y[31]~25_combout\,
	combout => \mips_cpu|dp|resmux|y[24]~58_combout\);

-- Location: LCCOMB_X15_Y17_N16
\mips_cpu|dp|resmux|y[24]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[24]~59_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[24]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datac => \mips_cpu|dp|resmux|y[24]~58_combout\,
	combout => \mips_cpu|dp|resmux|y[24]~59_combout\);

-- Location: FF_X21_Y16_N13
\mips_cpu|dp|rf|R13[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(24));

-- Location: LCCOMB_X21_Y16_N12
\mips_cpu|dp|rf|Mux39~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R13\(24)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R13\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux39~17_combout\);

-- Location: FF_X24_Y16_N21
\mips_cpu|dp|rf|R14[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~59_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(24));

-- Location: LCCOMB_X24_Y12_N14
\mips_cpu|dp|rf|Mux39~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux39~17_combout\ & (\mips_cpu|dp|rf|R15\(24))) # (!\mips_cpu|dp|rf|Mux39~17_combout\ & ((\mips_cpu|dp|rf|R14\(24)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux39~17_combout\,
	datad => \mips_cpu|dp|rf|R14\(24),
	combout => \mips_cpu|dp|rf|Mux39~18_combout\);

-- Location: LCCOMB_X27_Y16_N26
\mips_cpu|dp|rf|Mux39~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|Mux39~13_combout\)) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|R1\(24)))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~13_combout\,
	datab => \mips_cpu|dp|rf|R1\(24),
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux63~4_combout\,
	combout => \mips_cpu|dp|rf|Mux39~14_combout\);

-- Location: LCCOMB_X24_Y12_N18
\mips_cpu|dp|rf|Mux39~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux39~14_combout\ & ((\mips_cpu|dp|rf|R3\(24)))) # (!\mips_cpu|dp|rf|Mux39~14_combout\ & (\mips_cpu|dp|rf|R2\(24))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(24),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(24),
	datad => \mips_cpu|dp|rf|Mux39~14_combout\,
	combout => \mips_cpu|dp|rf|Mux39~15_combout\);

-- Location: LCCOMB_X24_Y12_N28
\mips_cpu|dp|rf|Mux39~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux39~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux39~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~11_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux39~15_combout\,
	combout => \mips_cpu|dp|rf|Mux39~16_combout\);

-- Location: LCCOMB_X20_Y13_N30
\mips_cpu|dp|rf|Mux39~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux39~16_combout\ & ((\mips_cpu|dp|rf|Mux39~18_combout\))) # (!\mips_cpu|dp|rf|Mux39~16_combout\ & (\mips_cpu|dp|rf|Mux39~9_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~9_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux39~18_combout\,
	datad => \mips_cpu|dp|rf|Mux39~16_combout\,
	combout => \mips_cpu|dp|rf|Mux39~19_combout\);

-- Location: LCCOMB_X17_Y15_N28
\mips_cpu|dp|alu|b2[23]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[23]~10_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[23]~18_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[23]~18_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux8~19_combout\,
	datad => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[23]~10_combout\);

-- Location: LCCOMB_X14_Y18_N0
\Timer|CompareR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~10_combout\ = (\mips_cpu|dp|rf|Mux9~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux9~19_combout\,
	combout => \Timer|CompareR~10_combout\);

-- Location: FF_X14_Y18_N1
\Timer|CompareR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~10_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(22));

-- Location: FF_X15_Y20_N13
\Timer|CounterR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[22]~76_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(22));

-- Location: FF_X22_Y15_N25
\mips_cpu|dp|rf|R13[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(22));

-- Location: FF_X22_Y15_N19
\mips_cpu|dp|rf|R12[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(22));

-- Location: LCCOMB_X22_Y15_N24
\mips_cpu|dp|rf|Mux41~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|R13\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R13\(22),
	datad => \mips_cpu|dp|rf|R12\(22),
	combout => \mips_cpu|dp|rf|Mux41~17_combout\);

-- Location: FF_X21_Y12_N25
\mips_cpu|dp|rf|R14[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(22));

-- Location: LCCOMB_X24_Y12_N20
\mips_cpu|dp|rf|Mux41~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~18_combout\ = (\mips_cpu|dp|rf|Mux41~17_combout\ & ((\mips_cpu|dp|rf|R15\(22)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux41~17_combout\ & 
-- (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & \mips_cpu|dp|rf|R14\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(22),
	datab => \mips_cpu|dp|rf|Mux41~17_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|R14\(22),
	combout => \mips_cpu|dp|rf|Mux41~18_combout\);

-- Location: FF_X26_Y13_N27
\mips_cpu|dp|rf|R8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(22));

-- Location: FF_X27_Y13_N7
\mips_cpu|dp|rf|R10[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(22));

-- Location: LCCOMB_X27_Y13_N6
\mips_cpu|dp|rf|Mux41~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R10\(22)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(22) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R8\(22),
	datac => \mips_cpu|dp|rf|R10\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux41~10_combout\);

-- Location: FF_X24_Y13_N9
\mips_cpu|dp|rf|R9[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(22));

-- Location: FF_X24_Y13_N11
\mips_cpu|dp|rf|R11[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(22));

-- Location: LCCOMB_X24_Y13_N8
\mips_cpu|dp|rf|Mux41~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux41~10_combout\ & ((\mips_cpu|dp|rf|R11\(22)))) # (!\mips_cpu|dp|rf|Mux41~10_combout\ & (\mips_cpu|dp|rf|R9\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux41~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux41~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(22),
	datad => \mips_cpu|dp|rf|R11\(22),
	combout => \mips_cpu|dp|rf|Mux41~11_combout\);

-- Location: FF_X24_Y12_N17
\mips_cpu|dp|rf|R3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(22));

-- Location: FF_X24_Y15_N27
\mips_cpu|dp|rf|R1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(22));

-- Location: LCCOMB_X27_Y16_N10
\mips_cpu|dp|rf|Mux41~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux41~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(22),
	combout => \mips_cpu|dp|rf|Mux41~14_combout\);

-- Location: LCCOMB_X24_Y12_N16
\mips_cpu|dp|rf|Mux41~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux41~14_combout\ & ((\mips_cpu|dp|rf|R3\(22)))) # (!\mips_cpu|dp|rf|Mux41~14_combout\ & (\mips_cpu|dp|rf|R2\(22))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(22),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(22),
	datad => \mips_cpu|dp|rf|Mux41~14_combout\,
	combout => \mips_cpu|dp|rf|Mux41~15_combout\);

-- Location: LCCOMB_X24_Y12_N2
\mips_cpu|dp|rf|Mux41~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux41~11_combout\) # ((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((!\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- \mips_cpu|dp|rf|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux41~11_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux41~15_combout\,
	combout => \mips_cpu|dp|rf|Mux41~16_combout\);

-- Location: LCCOMB_X23_Y13_N30
\mips_cpu|dp|rf|Mux41~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux41~16_combout\ & ((\mips_cpu|dp|rf|Mux41~18_combout\))) # (!\mips_cpu|dp|rf|Mux41~16_combout\ & (\mips_cpu|dp|rf|Mux41~9_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~9_combout\,
	datab => \mips_cpu|dp|rf|Mux41~18_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux41~16_combout\,
	combout => \mips_cpu|dp|rf|Mux41~19_combout\);

-- Location: LCCOMB_X24_Y15_N18
\mips_cpu|dp|alu|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux41~19_combout\) # (\mips_cpu|dp|srcbmux|y[22]~20_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux41~19_combout\ & \mips_cpu|dp|srcbmux|y[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|Mux41~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[22]~20_combout\,
	combout => \mips_cpu|dp|alu|Mux9~0_combout\);

-- Location: FF_X20_Y15_N1
\mips_cpu|dp|rf|R10[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(21));

-- Location: LCCOMB_X20_Y15_N0
\mips_cpu|dp|rf|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~1_combout\ = (\mips_cpu|dp|rf|Mux10~0_combout\ & (((\mips_cpu|dp|rf|R11\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))) # (!\mips_cpu|dp|rf|Mux10~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R10\(21),
	datad => \mips_cpu|dp|rf|R11\(21),
	combout => \mips_cpu|dp|rf|Mux10~1_combout\);

-- Location: FF_X22_Y13_N29
\mips_cpu|dp|rf|R27[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(21));

-- Location: FF_X22_Y13_N31
\mips_cpu|dp|rf|R31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(21));

-- Location: FF_X21_Y13_N23
\mips_cpu|dp|rf|R19[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(21));

-- Location: FF_X21_Y13_N21
\mips_cpu|dp|rf|R23[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(21));

-- Location: LCCOMB_X21_Y13_N22
\mips_cpu|dp|rf|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(21),
	datad => \mips_cpu|dp|rf|R23\(21),
	combout => \mips_cpu|dp|rf|Mux10~9_combout\);

-- Location: LCCOMB_X22_Y13_N30
\mips_cpu|dp|rf|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux10~9_combout\ & ((\mips_cpu|dp|rf|R31\(21)))) # (!\mips_cpu|dp|rf|Mux10~9_combout\ & (\mips_cpu|dp|rf|R27\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(21),
	datac => \mips_cpu|dp|rf|R31\(21),
	datad => \mips_cpu|dp|rf|Mux10~9_combout\,
	combout => \mips_cpu|dp|rf|Mux10~10_combout\);

-- Location: FF_X17_Y13_N9
\mips_cpu|dp|rf|R22[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(21));

-- Location: FF_X17_Y13_N11
\mips_cpu|dp|rf|R18[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(21));

-- Location: LCCOMB_X17_Y13_N10
\mips_cpu|dp|rf|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(21),
	datac => \mips_cpu|dp|rf|R18\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux10~4_combout\);

-- Location: FF_X16_Y13_N11
\mips_cpu|dp|rf|R30[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(21));

-- Location: FF_X16_Y13_N1
\mips_cpu|dp|rf|R26[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(21));

-- Location: LCCOMB_X16_Y13_N10
\mips_cpu|dp|rf|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux10~4_combout\ & (\mips_cpu|dp|rf|R30\(21))) # (!\mips_cpu|dp|rf|Mux10~4_combout\ & ((\mips_cpu|dp|rf|R26\(21)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|Mux10~4_combout\,
	datac => \mips_cpu|dp|rf|R30\(21),
	datad => \mips_cpu|dp|rf|R26\(21),
	combout => \mips_cpu|dp|rf|Mux10~5_combout\);

-- Location: LCCOMB_X26_Y15_N28
\mips_cpu|dp|rf|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # (\mips_cpu|dp|rf|Mux10~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux10~7_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux10~5_combout\,
	combout => \mips_cpu|dp|rf|Mux10~8_combout\);

-- Location: LCCOMB_X20_Y15_N20
\mips_cpu|dp|rf|Mux10~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux10~8_combout\ & ((\mips_cpu|dp|rf|Mux10~10_combout\))) # (!\mips_cpu|dp|rf|Mux10~8_combout\ & (\mips_cpu|dp|rf|Mux10~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~3_combout\,
	datab => \mips_cpu|dp|rf|Mux10~10_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux10~8_combout\,
	combout => \mips_cpu|dp|rf|Mux10~11_combout\);

-- Location: LCCOMB_X20_Y15_N6
\mips_cpu|dp|rf|Mux10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux10~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~15_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux10~11_combout\,
	combout => \mips_cpu|dp|rf|Mux10~16_combout\);

-- Location: LCCOMB_X20_Y15_N24
\mips_cpu|dp|rf|Mux10~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux10~16_combout\ & (\mips_cpu|dp|rf|Mux10~18_combout\)) # (!\mips_cpu|dp|rf|Mux10~16_combout\ & ((\mips_cpu|dp|rf|Mux10~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~18_combout\,
	datab => \mips_cpu|dp|rf|Mux10~1_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux10~16_combout\,
	combout => \mips_cpu|dp|rf|Mux10~19_combout\);

-- Location: LCCOMB_X14_Y18_N18
\Timer|CompareR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~11_combout\ = (\mips_cpu|dp|rf|Mux10~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux10~19_combout\,
	combout => \Timer|CompareR~11_combout\);

-- Location: FF_X14_Y18_N19
\Timer|CompareR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~11_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(21));

-- Location: FF_X15_Y20_N11
\Timer|CounterR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[21]~74_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(21));

-- Location: LCCOMB_X19_Y16_N8
\mips_cpu|dp|resmux|y[21]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[21]~68_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(21),
	combout => \mips_cpu|dp|resmux|y[21]~68_combout\);

-- Location: LCCOMB_X20_Y15_N8
\mips_cpu|dp|alu|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[21]~49_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|rf|Mux42~19_combout\))) # (!\mips_cpu|dp|srcbmux|y[21]~49_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|rf|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[21]~49_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|rf|Mux42~19_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux10~0_combout\);

-- Location: LCCOMB_X26_Y15_N30
\mips_cpu|dp|srcbmux|y[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[20]~22_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	combout => \mips_cpu|dp|srcbmux|y[20]~22_combout\);

-- Location: LCCOMB_X26_Y15_N24
\mips_cpu|dp|alu|b2[20]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[20]~13_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[20]~22_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[20]~22_combout\,
	datad => \mips_cpu|dp|rf|Mux11~19_combout\,
	combout => \mips_cpu|dp|alu|b2[20]~13_combout\);

-- Location: FF_X15_Y20_N7
\Timer|CounterR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[19]~70_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(19));

-- Location: LCCOMB_X14_Y16_N10
\mips_cpu|dp|resmux|y[18]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[18]~80_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(18),
	combout => \mips_cpu|dp|resmux|y[18]~80_combout\);

-- Location: LCCOMB_X14_Y16_N4
\mips_cpu|dp|resmux|y[18]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[18]~81_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux13~1_combout\) # ((\mips_cpu|dp|resmux|y[31]~27_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (((!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- \mips_cpu|dp|resmux|y[18]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux13~1_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datad => \mips_cpu|dp|resmux|y[18]~80_combout\,
	combout => \mips_cpu|dp|resmux|y[18]~81_combout\);

-- Location: LCCOMB_X19_Y20_N18
\mips_cpu|dp|resmux|y[18]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[18]~82_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[18]~81_combout\ & (\Timer|CompareR\(18))) # (!\mips_cpu|dp|resmux|y[18]~81_combout\ & ((\Timer|CounterR\(18)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[18]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(18),
	datab => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datac => \mips_cpu|dp|resmux|y[18]~81_combout\,
	datad => \Timer|CounterR\(18),
	combout => \mips_cpu|dp|resmux|y[18]~82_combout\);

-- Location: LCCOMB_X19_Y20_N24
\mips_cpu|dp|resmux|y[18]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[18]~83_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[18]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[18]~82_combout\,
	combout => \mips_cpu|dp|resmux|y[18]~83_combout\);

-- Location: FF_X24_Y13_N13
\mips_cpu|dp|rf|R11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(18));

-- Location: FF_X26_Y13_N11
\mips_cpu|dp|rf|R10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(18));

-- Location: FF_X26_Y13_N29
\mips_cpu|dp|rf|R8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(18));

-- Location: LCCOMB_X26_Y13_N28
\mips_cpu|dp|rf|Mux13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R10\(18)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R8\(18) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R10\(18),
	datac => \mips_cpu|dp|rf|R8\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux13~10_combout\);

-- Location: LCCOMB_X24_Y13_N12
\mips_cpu|dp|rf|Mux13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux13~10_combout\ & ((\mips_cpu|dp|rf|R11\(18)))) # (!\mips_cpu|dp|rf|Mux13~10_combout\ & (\mips_cpu|dp|rf|R9\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R11\(18),
	datad => \mips_cpu|dp|rf|Mux13~10_combout\,
	combout => \mips_cpu|dp|rf|Mux13~11_combout\);

-- Location: FF_X19_Y20_N11
\mips_cpu|dp|rf|R3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(18));

-- Location: FF_X19_Y20_N25
\mips_cpu|dp|rf|R2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[18]~83_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(18));

-- Location: LCCOMB_X19_Y20_N10
\mips_cpu|dp|rf|Mux13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~15_combout\ = (\mips_cpu|dp|rf|Mux13~14_combout\ & (((\mips_cpu|dp|rf|R3\(18))) # (!\mips_cpu|dp|rf|Mux16~2_combout\))) # (!\mips_cpu|dp|rf|Mux13~14_combout\ & (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|R2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~14_combout\,
	datab => \mips_cpu|dp|rf|Mux16~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(18),
	datad => \mips_cpu|dp|rf|R2\(18),
	combout => \mips_cpu|dp|rf|Mux13~15_combout\);

-- Location: LCCOMB_X19_Y20_N28
\mips_cpu|dp|rf|Mux13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux13~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux13~11_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux13~15_combout\,
	combout => \mips_cpu|dp|rf|Mux13~16_combout\);

-- Location: FF_X19_Y13_N1
\mips_cpu|dp|rf|R20[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(18));

-- Location: FF_X19_Y13_N3
\mips_cpu|dp|rf|R28[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(18));

-- Location: FF_X15_Y11_N27
\mips_cpu|dp|rf|R16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(18));

-- Location: FF_X15_Y11_N17
\mips_cpu|dp|rf|R24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(18));

-- Location: LCCOMB_X15_Y11_N26
\mips_cpu|dp|rf|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(18)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(18),
	datad => \mips_cpu|dp|rf|R24\(18),
	combout => \mips_cpu|dp|rf|Mux13~4_combout\);

-- Location: LCCOMB_X19_Y13_N2
\mips_cpu|dp|rf|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux13~4_combout\ & ((\mips_cpu|dp|rf|R28\(18)))) # (!\mips_cpu|dp|rf|Mux13~4_combout\ & (\mips_cpu|dp|rf|R20\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(18),
	datac => \mips_cpu|dp|rf|R28\(18),
	datad => \mips_cpu|dp|rf|Mux13~4_combout\,
	combout => \mips_cpu|dp|rf|Mux13~5_combout\);

-- Location: FF_X23_Y14_N1
\mips_cpu|dp|rf|R17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(18));

-- Location: LCCOMB_X23_Y14_N0
\mips_cpu|dp|rf|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(18)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(18) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux13~2_combout\);

-- Location: FF_X26_Y14_N19
\mips_cpu|dp|rf|R29[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(18));

-- Location: FF_X23_Y14_N31
\mips_cpu|dp|rf|R21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(18));

-- Location: LCCOMB_X26_Y14_N18
\mips_cpu|dp|rf|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux13~2_combout\ & (\mips_cpu|dp|rf|R29\(18))) # (!\mips_cpu|dp|rf|Mux13~2_combout\ & ((\mips_cpu|dp|rf|R21\(18)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|Mux13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|Mux13~2_combout\,
	datac => \mips_cpu|dp|rf|R29\(18),
	datad => \mips_cpu|dp|rf|R21\(18),
	combout => \mips_cpu|dp|rf|Mux13~3_combout\);

-- Location: LCCOMB_X26_Y17_N4
\mips_cpu|dp|rf|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|Mux13~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux13~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux13~5_combout\,
	datad => \mips_cpu|dp|rf|Mux13~3_combout\,
	combout => \mips_cpu|dp|rf|Mux13~6_combout\);

-- Location: FF_X22_Y21_N23
\mips_cpu|dp|rf|R30[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(18));

-- Location: FF_X22_Y21_N5
\mips_cpu|dp|rf|R26[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(18));

-- Location: FF_X21_Y21_N9
\mips_cpu|dp|rf|R22[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(18));

-- Location: FF_X21_Y21_N27
\mips_cpu|dp|rf|R18[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(18));

-- Location: LCCOMB_X21_Y21_N26
\mips_cpu|dp|rf|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(18),
	datac => \mips_cpu|dp|rf|R18\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y21_N4
\mips_cpu|dp|rf|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux13~0_combout\ & (\mips_cpu|dp|rf|R30\(18))) # (!\mips_cpu|dp|rf|Mux13~0_combout\ & ((\mips_cpu|dp|rf|R26\(18)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R30\(18),
	datac => \mips_cpu|dp|rf|R26\(18),
	datad => \mips_cpu|dp|rf|Mux13~0_combout\,
	combout => \mips_cpu|dp|rf|Mux13~1_combout\);

-- Location: LCCOMB_X26_Y17_N22
\mips_cpu|dp|rf|Mux13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux13~6_combout\ & (\mips_cpu|dp|rf|Mux13~8_combout\)) # (!\mips_cpu|dp|rf|Mux13~6_combout\ & ((\mips_cpu|dp|rf|Mux13~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux13~6_combout\,
	datad => \mips_cpu|dp|rf|Mux13~1_combout\,
	combout => \mips_cpu|dp|rf|Mux13~9_combout\);

-- Location: FF_X21_Y12_N21
\mips_cpu|dp|rf|R14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(18));

-- Location: FF_X22_Y16_N23
\mips_cpu|dp|rf|R15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(18));

-- Location: FF_X22_Y15_N15
\mips_cpu|dp|rf|R13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(18));

-- Location: FF_X22_Y15_N17
\mips_cpu|dp|rf|R12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~83_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(18));

-- Location: LCCOMB_X22_Y15_N16
\mips_cpu|dp|rf|Mux13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R13\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R12\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R13\(18),
	datac => \mips_cpu|dp|rf|R12\(18),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux13~17_combout\);

-- Location: LCCOMB_X22_Y16_N22
\mips_cpu|dp|rf|Mux13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux13~17_combout\ & ((\mips_cpu|dp|rf|R15\(18)))) # (!\mips_cpu|dp|rf|Mux13~17_combout\ & (\mips_cpu|dp|rf|R14\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(18),
	datac => \mips_cpu|dp|rf|R15\(18),
	datad => \mips_cpu|dp|rf|Mux13~17_combout\,
	combout => \mips_cpu|dp|rf|Mux13~18_combout\);

-- Location: LCCOMB_X26_Y17_N24
\mips_cpu|dp|rf|Mux13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux13~16_combout\ & ((\mips_cpu|dp|rf|Mux13~18_combout\))) # (!\mips_cpu|dp|rf|Mux13~16_combout\ & (\mips_cpu|dp|rf|Mux13~9_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux13~16_combout\,
	datac => \mips_cpu|dp|rf|Mux13~9_combout\,
	datad => \mips_cpu|dp|rf|Mux13~18_combout\,
	combout => \mips_cpu|dp|rf|Mux13~19_combout\);

-- Location: LCCOMB_X23_Y20_N24
\mips_cpu|dp|srcbmux|y[18]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[18]~24_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) & \mips_cpu|c|md|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[18]~24_combout\);

-- Location: LCCOMB_X19_Y14_N20
\mips_cpu|dp|srcbmux|y[18]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[18]~25_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # (\mips_cpu|dp|srcbmux|y[18]~24_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & (\mips_cpu|dp|rf|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|dp|rf|Mux13~19_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datad => \mips_cpu|dp|srcbmux|y[18]~24_combout\,
	combout => \mips_cpu|dp|srcbmux|y[18]~25_combout\);

-- Location: LCCOMB_X19_Y14_N30
\mips_cpu|dp|alu|b2[18]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[18]~15_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[18]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[18]~25_combout\,
	combout => \mips_cpu|dp|alu|b2[18]~15_combout\);

-- Location: LCCOMB_X20_Y18_N20
\mips_cpu|dp|alu|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~36_combout\ = ((\mips_cpu|dp|alu|b2[17]~16_combout\ $ (\mips_cpu|dp|rf|Mux46~19_combout\ $ (!\mips_cpu|dp|alu|Add0~35\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~37\ = CARRY((\mips_cpu|dp|alu|b2[17]~16_combout\ & ((\mips_cpu|dp|rf|Mux46~19_combout\) # (!\mips_cpu|dp|alu|Add0~35\))) # (!\mips_cpu|dp|alu|b2[17]~16_combout\ & (\mips_cpu|dp|rf|Mux46~19_combout\ & !\mips_cpu|dp|alu|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[17]~16_combout\,
	datab => \mips_cpu|dp|rf|Mux46~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~35\,
	combout => \mips_cpu|dp|alu|Add0~36_combout\,
	cout => \mips_cpu|dp|alu|Add0~37\);

-- Location: LCCOMB_X20_Y18_N22
\mips_cpu|dp|alu|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~38_combout\ = (\mips_cpu|dp|rf|Mux45~19_combout\ & ((\mips_cpu|dp|alu|b2[18]~15_combout\ & (\mips_cpu|dp|alu|Add0~37\ & VCC)) # (!\mips_cpu|dp|alu|b2[18]~15_combout\ & (!\mips_cpu|dp|alu|Add0~37\)))) # 
-- (!\mips_cpu|dp|rf|Mux45~19_combout\ & ((\mips_cpu|dp|alu|b2[18]~15_combout\ & (!\mips_cpu|dp|alu|Add0~37\)) # (!\mips_cpu|dp|alu|b2[18]~15_combout\ & ((\mips_cpu|dp|alu|Add0~37\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~39\ = CARRY((\mips_cpu|dp|rf|Mux45~19_combout\ & (!\mips_cpu|dp|alu|b2[18]~15_combout\ & !\mips_cpu|dp|alu|Add0~37\)) # (!\mips_cpu|dp|rf|Mux45~19_combout\ & ((!\mips_cpu|dp|alu|Add0~37\) # (!\mips_cpu|dp|alu|b2[18]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~19_combout\,
	datab => \mips_cpu|dp|alu|b2[18]~15_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~37\,
	combout => \mips_cpu|dp|alu|Add0~38_combout\,
	cout => \mips_cpu|dp|alu|Add0~39\);

-- Location: LCCOMB_X20_Y18_N24
\mips_cpu|dp|alu|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~40_combout\ = ((\mips_cpu|dp|rf|Mux44~19_combout\ $ (\mips_cpu|dp|alu|b2[19]~14_combout\ $ (!\mips_cpu|dp|alu|Add0~39\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~41\ = CARRY((\mips_cpu|dp|rf|Mux44~19_combout\ & ((\mips_cpu|dp|alu|b2[19]~14_combout\) # (!\mips_cpu|dp|alu|Add0~39\))) # (!\mips_cpu|dp|rf|Mux44~19_combout\ & (\mips_cpu|dp|alu|b2[19]~14_combout\ & !\mips_cpu|dp|alu|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~19_combout\,
	datab => \mips_cpu|dp|alu|b2[19]~14_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~39\,
	combout => \mips_cpu|dp|alu|Add0~40_combout\,
	cout => \mips_cpu|dp|alu|Add0~41\);

-- Location: LCCOMB_X20_Y15_N2
\mips_cpu|dp|alu|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~1_combout\ = (\mips_cpu|dp|alu|Mux12~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux12~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|alu|Add0~40_combout\,
	combout => \mips_cpu|dp|alu|Mux12~1_combout\);

-- Location: LCCOMB_X22_Y21_N24
\mips_cpu|dp|resmux|y[19]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[19]~76_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(19) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(19),
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[19]~76_combout\);

-- Location: LCCOMB_X19_Y20_N22
\mips_cpu|dp|resmux|y[19]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[19]~77_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|alu|Mux12~1_combout\)) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[19]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datab => \mips_cpu|dp|alu|Mux12~1_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|resmux|y[19]~76_combout\,
	combout => \mips_cpu|dp|resmux|y[19]~77_combout\);

-- Location: LCCOMB_X26_Y20_N24
\Timer|CompareR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~13_combout\ = (\mips_cpu|dp|rf|Mux12~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux12~19_combout\,
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~13_combout\);

-- Location: FF_X26_Y20_N25
\Timer|CompareR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~13_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(19));

-- Location: LCCOMB_X19_Y20_N16
\mips_cpu|dp|resmux|y[19]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[19]~78_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[19]~77_combout\ & ((\Timer|CompareR\(19)))) # (!\mips_cpu|dp|resmux|y[19]~77_combout\ & (\Timer|CounterR\(19))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[19]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CounterR\(19),
	datac => \mips_cpu|dp|resmux|y[19]~77_combout\,
	datad => \Timer|CompareR\(19),
	combout => \mips_cpu|dp|resmux|y[19]~78_combout\);

-- Location: LCCOMB_X22_Y16_N4
\mips_cpu|dp|resmux|y[19]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[19]~79_combout\ = (\mips_cpu|dp|resmux|y[19]~78_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[19]~78_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[19]~79_combout\);

-- Location: FF_X22_Y15_N11
\mips_cpu|dp|rf|R13[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(19));

-- Location: FF_X22_Y15_N13
\mips_cpu|dp|rf|R12[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(19));

-- Location: FF_X23_Y15_N17
\mips_cpu|dp|rf|R14[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(19));

-- Location: LCCOMB_X22_Y15_N12
\mips_cpu|dp|rf|Mux12~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R14\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R12\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(19),
	datad => \mips_cpu|dp|rf|R14\(19),
	combout => \mips_cpu|dp|rf|Mux12~17_combout\);

-- Location: LCCOMB_X22_Y15_N10
\mips_cpu|dp|rf|Mux12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux12~17_combout\ & (\mips_cpu|dp|rf|R15\(19))) # (!\mips_cpu|dp|rf|Mux12~17_combout\ & ((\mips_cpu|dp|rf|R13\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R13\(19),
	datad => \mips_cpu|dp|rf|Mux12~17_combout\,
	combout => \mips_cpu|dp|rf|Mux12~18_combout\);

-- Location: FF_X24_Y17_N31
\mips_cpu|dp|rf|R9[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(19));

-- Location: FF_X26_Y13_N17
\mips_cpu|dp|rf|R8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(19));

-- Location: LCCOMB_X26_Y13_N16
\mips_cpu|dp|rf|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R9\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R8\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R9\(19),
	datac => \mips_cpu|dp|rf|R8\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux12~0_combout\);

-- Location: FF_X19_Y16_N17
\mips_cpu|dp|rf|R11[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(19));

-- Location: LCCOMB_X19_Y16_N16
\mips_cpu|dp|rf|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~1_combout\ = (\mips_cpu|dp|rf|Mux12~0_combout\ & (((\mips_cpu|dp|rf|R11\(19)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux12~0_combout\ & (\mips_cpu|dp|rf|R10\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(19),
	datab => \mips_cpu|dp|rf|Mux12~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux12~1_combout\);

-- Location: FF_X23_Y15_N31
\mips_cpu|dp|rf|R3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(19));

-- Location: FF_X24_Y14_N11
\mips_cpu|dp|rf|R2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(19));

-- Location: FF_X26_Y18_N25
\mips_cpu|dp|rf|R6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(19));

-- Location: FF_X26_Y17_N31
\mips_cpu|dp|rf|R4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(19));

-- Location: LCCOMB_X26_Y17_N30
\mips_cpu|dp|rf|Mux12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R6\(19),
	datac => \mips_cpu|dp|rf|R4\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux12~12_combout\);

-- Location: FF_X23_Y16_N25
\mips_cpu|dp|rf|R7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(19));

-- Location: FF_X26_Y17_N21
\mips_cpu|dp|rf|R5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(19));

-- Location: LCCOMB_X23_Y16_N24
\mips_cpu|dp|rf|Mux12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux12~12_combout\ & (\mips_cpu|dp|rf|R7\(19))) # (!\mips_cpu|dp|rf|Mux12~12_combout\ & ((\mips_cpu|dp|rf|R5\(19)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux12~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(19),
	datad => \mips_cpu|dp|rf|R5\(19),
	combout => \mips_cpu|dp|rf|Mux12~13_combout\);

-- Location: FF_X23_Y16_N31
\mips_cpu|dp|rf|R1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(19));

-- Location: LCCOMB_X23_Y16_N30
\mips_cpu|dp|rf|Mux12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux12~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(19)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux12~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(19),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux12~14_combout\);

-- Location: LCCOMB_X24_Y14_N10
\mips_cpu|dp|rf|Mux12~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux12~14_combout\ & (\mips_cpu|dp|rf|R3\(19))) # (!\mips_cpu|dp|rf|Mux12~14_combout\ & ((\mips_cpu|dp|rf|R2\(19)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(19),
	datac => \mips_cpu|dp|rf|R2\(19),
	datad => \mips_cpu|dp|rf|Mux12~14_combout\,
	combout => \mips_cpu|dp|rf|Mux12~15_combout\);

-- Location: FF_X26_Y14_N25
\mips_cpu|dp|rf|R29[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(19));

-- Location: FF_X23_Y14_N11
\mips_cpu|dp|rf|R17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(19));

-- Location: LCCOMB_X23_Y14_N10
\mips_cpu|dp|rf|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(19)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(19) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux12~2_combout\);

-- Location: LCCOMB_X26_Y14_N24
\mips_cpu|dp|rf|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux12~2_combout\ & ((\mips_cpu|dp|rf|R29\(19)))) # (!\mips_cpu|dp|rf|Mux12~2_combout\ & (\mips_cpu|dp|rf|R21\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(19),
	datad => \mips_cpu|dp|rf|Mux12~2_combout\,
	combout => \mips_cpu|dp|rf|Mux12~3_combout\);

-- Location: FF_X22_Y21_N17
\mips_cpu|dp|rf|R26[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(19));

-- Location: FF_X22_Y21_N27
\mips_cpu|dp|rf|R30[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(19));

-- Location: FF_X17_Y13_N25
\mips_cpu|dp|rf|R22[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(19));

-- Location: FF_X17_Y13_N27
\mips_cpu|dp|rf|R18[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(19));

-- Location: LCCOMB_X17_Y13_N26
\mips_cpu|dp|rf|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(19),
	datac => \mips_cpu|dp|rf|R18\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux12~4_combout\);

-- Location: LCCOMB_X22_Y21_N26
\mips_cpu|dp|rf|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux12~4_combout\ & ((\mips_cpu|dp|rf|R30\(19)))) # (!\mips_cpu|dp|rf|Mux12~4_combout\ & (\mips_cpu|dp|rf|R26\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(19),
	datac => \mips_cpu|dp|rf|R30\(19),
	datad => \mips_cpu|dp|rf|Mux12~4_combout\,
	combout => \mips_cpu|dp|rf|Mux12~5_combout\);

-- Location: LCCOMB_X26_Y17_N8
\mips_cpu|dp|rf|Mux12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # (\mips_cpu|dp|rf|Mux12~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux12~7_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux12~5_combout\,
	combout => \mips_cpu|dp|rf|Mux12~8_combout\);

-- Location: FF_X22_Y13_N5
\mips_cpu|dp|rf|R27[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(19));

-- Location: FF_X22_Y13_N23
\mips_cpu|dp|rf|R31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(19));

-- Location: FF_X22_Y10_N9
\mips_cpu|dp|rf|R23[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(19));

-- Location: FF_X22_Y10_N3
\mips_cpu|dp|rf|R19[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~79_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(19));

-- Location: LCCOMB_X22_Y10_N2
\mips_cpu|dp|rf|Mux12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(19),
	datac => \mips_cpu|dp|rf|R19\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux12~9_combout\);

-- Location: LCCOMB_X22_Y13_N22
\mips_cpu|dp|rf|Mux12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux12~9_combout\ & ((\mips_cpu|dp|rf|R31\(19)))) # (!\mips_cpu|dp|rf|Mux12~9_combout\ & (\mips_cpu|dp|rf|R27\(19))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(19),
	datac => \mips_cpu|dp|rf|R31\(19),
	datad => \mips_cpu|dp|rf|Mux12~9_combout\,
	combout => \mips_cpu|dp|rf|Mux12~10_combout\);

-- Location: LCCOMB_X26_Y17_N18
\mips_cpu|dp|rf|Mux12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux12~8_combout\ & ((\mips_cpu|dp|rf|Mux12~10_combout\))) # (!\mips_cpu|dp|rf|Mux12~8_combout\ & (\mips_cpu|dp|rf|Mux12~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux12~3_combout\,
	datac => \mips_cpu|dp|rf|Mux12~8_combout\,
	datad => \mips_cpu|dp|rf|Mux12~10_combout\,
	combout => \mips_cpu|dp|rf|Mux12~11_combout\);

-- Location: LCCOMB_X26_Y17_N12
\mips_cpu|dp|rf|Mux12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\) # (\mips_cpu|dp|rf|Mux12~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux12~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux12~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux12~11_combout\,
	combout => \mips_cpu|dp|rf|Mux12~16_combout\);

-- Location: LCCOMB_X26_Y17_N14
\mips_cpu|dp|rf|Mux12~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux12~16_combout\ & (\mips_cpu|dp|rf|Mux12~18_combout\)) # (!\mips_cpu|dp|rf|Mux12~16_combout\ & ((\mips_cpu|dp|rf|Mux12~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux12~18_combout\,
	datac => \mips_cpu|dp|rf|Mux12~1_combout\,
	datad => \mips_cpu|dp|rf|Mux12~16_combout\,
	combout => \mips_cpu|dp|rf|Mux12~19_combout\);

-- Location: LCCOMB_X26_Y17_N0
\mips_cpu|dp|srcbmux|y[19]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[19]~23_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~6_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & \mips_cpu|c|md|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[19]~23_combout\);

-- Location: LCCOMB_X26_Y17_N2
\mips_cpu|dp|alu|b2[19]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[19]~14_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[19]~23_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~3_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux12~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[19]~23_combout\,
	combout => \mips_cpu|dp|alu|b2[19]~14_combout\);

-- Location: LCCOMB_X20_Y18_N26
\mips_cpu|dp|alu|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~42_combout\ = (\mips_cpu|dp|rf|Mux43~19_combout\ & ((\mips_cpu|dp|alu|b2[20]~13_combout\ & (\mips_cpu|dp|alu|Add0~41\ & VCC)) # (!\mips_cpu|dp|alu|b2[20]~13_combout\ & (!\mips_cpu|dp|alu|Add0~41\)))) # 
-- (!\mips_cpu|dp|rf|Mux43~19_combout\ & ((\mips_cpu|dp|alu|b2[20]~13_combout\ & (!\mips_cpu|dp|alu|Add0~41\)) # (!\mips_cpu|dp|alu|b2[20]~13_combout\ & ((\mips_cpu|dp|alu|Add0~41\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~43\ = CARRY((\mips_cpu|dp|rf|Mux43~19_combout\ & (!\mips_cpu|dp|alu|b2[20]~13_combout\ & !\mips_cpu|dp|alu|Add0~41\)) # (!\mips_cpu|dp|rf|Mux43~19_combout\ & ((!\mips_cpu|dp|alu|Add0~41\) # (!\mips_cpu|dp|alu|b2[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~19_combout\,
	datab => \mips_cpu|dp|alu|b2[20]~13_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~41\,
	combout => \mips_cpu|dp|alu|Add0~42_combout\,
	cout => \mips_cpu|dp|alu|Add0~43\);

-- Location: LCCOMB_X20_Y18_N28
\mips_cpu|dp|alu|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~44_combout\ = ((\mips_cpu|dp|alu|b2[21]~12_combout\ $ (\mips_cpu|dp|rf|Mux42~19_combout\ $ (!\mips_cpu|dp|alu|Add0~43\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~45\ = CARRY((\mips_cpu|dp|alu|b2[21]~12_combout\ & ((\mips_cpu|dp|rf|Mux42~19_combout\) # (!\mips_cpu|dp|alu|Add0~43\))) # (!\mips_cpu|dp|alu|b2[21]~12_combout\ & (\mips_cpu|dp|rf|Mux42~19_combout\ & !\mips_cpu|dp|alu|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[21]~12_combout\,
	datab => \mips_cpu|dp|rf|Mux42~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~43\,
	combout => \mips_cpu|dp|alu|Add0~44_combout\,
	cout => \mips_cpu|dp|alu|Add0~45\);

-- Location: LCCOMB_X20_Y15_N10
\mips_cpu|dp|alu|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~1_combout\ = (\mips_cpu|dp|alu|Mux10~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux10~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~44_combout\,
	combout => \mips_cpu|dp|alu|Mux10~1_combout\);

-- Location: LCCOMB_X19_Y16_N2
\mips_cpu|dp|resmux|y[21]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[21]~69_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[31]~27_combout\) # ((\mips_cpu|dp|alu|Mux10~1_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- (\mips_cpu|dp|resmux|y[21]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|resmux|y[21]~68_combout\,
	datad => \mips_cpu|dp|alu|Mux10~1_combout\,
	combout => \mips_cpu|dp|resmux|y[21]~69_combout\);

-- Location: LCCOMB_X19_Y16_N28
\mips_cpu|dp|resmux|y[21]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[21]~70_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[21]~69_combout\ & (\Timer|CompareR\(21))) # (!\mips_cpu|dp|resmux|y[21]~69_combout\ & ((\Timer|CounterR\(21)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[21]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CompareR\(21),
	datac => \Timer|CounterR\(21),
	datad => \mips_cpu|dp|resmux|y[21]~69_combout\,
	combout => \mips_cpu|dp|resmux|y[21]~70_combout\);

-- Location: LCCOMB_X22_Y16_N18
\mips_cpu|dp|resmux|y[21]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[21]~71_combout\ = (\mips_cpu|dp|resmux|y[21]~70_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[21]~70_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[21]~71_combout\);

-- Location: FF_X24_Y13_N21
\mips_cpu|dp|rf|R11[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(21));

-- Location: FF_X24_Y17_N29
\mips_cpu|dp|rf|R9[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(21));

-- Location: FF_X26_Y13_N21
\mips_cpu|dp|rf|R8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(21));

-- Location: LCCOMB_X24_Y17_N28
\mips_cpu|dp|rf|Mux42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R9\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(21),
	datad => \mips_cpu|dp|rf|R8\(21),
	combout => \mips_cpu|dp|rf|Mux42~0_combout\);

-- Location: LCCOMB_X24_Y13_N20
\mips_cpu|dp|rf|Mux42~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux42~0_combout\ & ((\mips_cpu|dp|rf|R11\(21)))) # (!\mips_cpu|dp|rf|Mux42~0_combout\ & (\mips_cpu|dp|rf|R10\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R11\(21),
	datad => \mips_cpu|dp|rf|Mux42~0_combout\,
	combout => \mips_cpu|dp|rf|Mux42~1_combout\);

-- Location: FF_X23_Y16_N17
\mips_cpu|dp|rf|R1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(21));

-- Location: LCCOMB_X27_Y16_N12
\mips_cpu|dp|rf|Mux42~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux42~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(21),
	combout => \mips_cpu|dp|rf|Mux42~14_combout\);

-- Location: FF_X23_Y12_N23
\mips_cpu|dp|rf|R3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(21));

-- Location: FF_X23_Y12_N13
\mips_cpu|dp|rf|R2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(21));

-- Location: LCCOMB_X23_Y12_N22
\mips_cpu|dp|rf|Mux42~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux42~14_combout\ & (\mips_cpu|dp|rf|R3\(21))) # (!\mips_cpu|dp|rf|Mux42~14_combout\ & ((\mips_cpu|dp|rf|R2\(21)))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux42~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|Mux42~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(21),
	datad => \mips_cpu|dp|rf|R2\(21),
	combout => \mips_cpu|dp|rf|Mux42~15_combout\);

-- Location: FF_X15_Y14_N19
\mips_cpu|dp|rf|R28[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(21));

-- Location: FF_X15_Y14_N9
\mips_cpu|dp|rf|R20[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(21));

-- Location: LCCOMB_X15_Y14_N8
\mips_cpu|dp|rf|Mux42~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~7_combout\ = (\mips_cpu|dp|rf|Mux42~6_combout\ & ((\mips_cpu|dp|rf|R28\(21)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux42~6_combout\ & (((\mips_cpu|dp|rf|R20\(21) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~6_combout\,
	datab => \mips_cpu|dp|rf|R28\(21),
	datac => \mips_cpu|dp|rf|R20\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux42~7_combout\);

-- Location: LCCOMB_X17_Y13_N8
\mips_cpu|dp|rf|Mux42~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R22\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R18\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(21),
	datad => \mips_cpu|dp|rf|R18\(21),
	combout => \mips_cpu|dp|rf|Mux42~4_combout\);

-- Location: LCCOMB_X16_Y13_N0
\mips_cpu|dp|rf|Mux42~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~5_combout\ = (\mips_cpu|dp|rf|Mux42~4_combout\ & ((\mips_cpu|dp|rf|R30\(21)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux42~4_combout\ & (((\mips_cpu|dp|rf|R26\(21) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(21),
	datab => \mips_cpu|dp|rf|Mux42~4_combout\,
	datac => \mips_cpu|dp|rf|R26\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux42~5_combout\);

-- Location: LCCOMB_X16_Y13_N4
\mips_cpu|dp|rf|Mux42~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|Mux42~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux42~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux42~7_combout\,
	datad => \mips_cpu|dp|rf|Mux42~5_combout\,
	combout => \mips_cpu|dp|rf|Mux42~8_combout\);

-- Location: FF_X27_Y11_N9
\mips_cpu|dp|rf|R29[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(21));

-- Location: FF_X27_Y13_N17
\mips_cpu|dp|rf|R21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~71_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(21));

-- Location: LCCOMB_X27_Y11_N8
\mips_cpu|dp|rf|Mux42~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~3_combout\ = (\mips_cpu|dp|rf|Mux42~2_combout\ & (((\mips_cpu|dp|rf|R29\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux42~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R21\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R29\(21),
	datad => \mips_cpu|dp|rf|R21\(21),
	combout => \mips_cpu|dp|rf|Mux42~3_combout\);

-- Location: LCCOMB_X21_Y13_N20
\mips_cpu|dp|rf|Mux42~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(21)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(21) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(21),
	datac => \mips_cpu|dp|rf|R23\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux42~9_combout\);

-- Location: LCCOMB_X22_Y13_N28
\mips_cpu|dp|rf|Mux42~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux42~9_combout\ & (\mips_cpu|dp|rf|R31\(21))) # (!\mips_cpu|dp|rf|Mux42~9_combout\ & ((\mips_cpu|dp|rf|R27\(21)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux42~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(21),
	datad => \mips_cpu|dp|rf|Mux42~9_combout\,
	combout => \mips_cpu|dp|rf|Mux42~10_combout\);

-- Location: LCCOMB_X23_Y12_N10
\mips_cpu|dp|rf|Mux42~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux42~8_combout\ & ((\mips_cpu|dp|rf|Mux42~10_combout\))) # (!\mips_cpu|dp|rf|Mux42~8_combout\ & (\mips_cpu|dp|rf|Mux42~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux42~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux42~8_combout\,
	datac => \mips_cpu|dp|rf|Mux42~3_combout\,
	datad => \mips_cpu|dp|rf|Mux42~10_combout\,
	combout => \mips_cpu|dp|rf|Mux42~11_combout\);

-- Location: LCCOMB_X23_Y12_N0
\mips_cpu|dp|rf|Mux42~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux42~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux42~15_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux42~11_combout\,
	combout => \mips_cpu|dp|rf|Mux42~16_combout\);

-- Location: LCCOMB_X23_Y12_N20
\mips_cpu|dp|rf|Mux42~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux42~16_combout\ & (\mips_cpu|dp|rf|Mux42~18_combout\)) # (!\mips_cpu|dp|rf|Mux42~16_combout\ & ((\mips_cpu|dp|rf|Mux42~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~18_combout\,
	datab => \mips_cpu|dp|rf|Mux42~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux42~16_combout\,
	combout => \mips_cpu|dp|rf|Mux42~19_combout\);

-- Location: LCCOMB_X20_Y18_N30
\mips_cpu|dp|alu|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~46_combout\ = (\mips_cpu|dp|rf|Mux41~19_combout\ & ((\mips_cpu|dp|alu|b2[22]~11_combout\ & (\mips_cpu|dp|alu|Add0~45\ & VCC)) # (!\mips_cpu|dp|alu|b2[22]~11_combout\ & (!\mips_cpu|dp|alu|Add0~45\)))) # 
-- (!\mips_cpu|dp|rf|Mux41~19_combout\ & ((\mips_cpu|dp|alu|b2[22]~11_combout\ & (!\mips_cpu|dp|alu|Add0~45\)) # (!\mips_cpu|dp|alu|b2[22]~11_combout\ & ((\mips_cpu|dp|alu|Add0~45\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~47\ = CARRY((\mips_cpu|dp|rf|Mux41~19_combout\ & (!\mips_cpu|dp|alu|b2[22]~11_combout\ & !\mips_cpu|dp|alu|Add0~45\)) # (!\mips_cpu|dp|rf|Mux41~19_combout\ & ((!\mips_cpu|dp|alu|Add0~45\) # (!\mips_cpu|dp|alu|b2[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~19_combout\,
	datab => \mips_cpu|dp|alu|b2[22]~11_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~45\,
	combout => \mips_cpu|dp|alu|Add0~46_combout\,
	cout => \mips_cpu|dp|alu|Add0~47\);

-- Location: LCCOMB_X22_Y19_N0
\mips_cpu|dp|alu|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~1_combout\ = (\mips_cpu|dp|alu|Mux9~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|dp|alu|Add0~46_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|alu|Mux9~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~46_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux9~1_combout\);

-- Location: LCCOMB_X15_Y17_N24
\mips_cpu|dp|resmux|y[22]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[22]~65_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux9~1_combout\))) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[22]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[22]~64_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|alu|Mux9~1_combout\,
	combout => \mips_cpu|dp|resmux|y[22]~65_combout\);

-- Location: LCCOMB_X15_Y17_N10
\mips_cpu|dp|resmux|y[22]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[22]~66_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[22]~65_combout\ & (\Timer|CompareR\(22))) # (!\mips_cpu|dp|resmux|y[22]~65_combout\ & ((\Timer|CounterR\(22)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CompareR\(22),
	datac => \Timer|CounterR\(22),
	datad => \mips_cpu|dp|resmux|y[22]~65_combout\,
	combout => \mips_cpu|dp|resmux|y[22]~66_combout\);

-- Location: LCCOMB_X15_Y17_N20
\mips_cpu|dp|resmux|y[22]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[22]~67_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[22]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[22]~66_combout\,
	combout => \mips_cpu|dp|resmux|y[22]~67_combout\);

-- Location: FF_X15_Y17_N21
\mips_cpu|dp|rf|R15[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[22]~67_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(22));

-- Location: LCCOMB_X21_Y12_N24
\mips_cpu|dp|rf|Mux9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~18_combout\ = (\mips_cpu|dp|rf|Mux9~17_combout\ & ((\mips_cpu|dp|rf|R15\(22)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux9~17_combout\ & (((\mips_cpu|dp|rf|R14\(22) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~17_combout\,
	datab => \mips_cpu|dp|rf|R15\(22),
	datac => \mips_cpu|dp|rf|R14\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux9~18_combout\);

-- Location: FF_X16_Y13_N15
\mips_cpu|dp|rf|R30[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(22));

-- Location: FF_X16_Y13_N29
\mips_cpu|dp|rf|R26[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(22));

-- Location: FF_X17_Y13_N21
\mips_cpu|dp|rf|R22[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(22));

-- Location: FF_X17_Y13_N23
\mips_cpu|dp|rf|R18[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(22));

-- Location: LCCOMB_X17_Y13_N22
\mips_cpu|dp|rf|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(22),
	datac => \mips_cpu|dp|rf|R18\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux9~0_combout\);

-- Location: LCCOMB_X16_Y13_N28
\mips_cpu|dp|rf|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux9~0_combout\ & (\mips_cpu|dp|rf|R30\(22))) # (!\mips_cpu|dp|rf|Mux9~0_combout\ & ((\mips_cpu|dp|rf|R26\(22)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R30\(22),
	datac => \mips_cpu|dp|rf|R26\(22),
	datad => \mips_cpu|dp|rf|Mux9~0_combout\,
	combout => \mips_cpu|dp|rf|Mux9~1_combout\);

-- Location: FF_X22_Y13_N9
\mips_cpu|dp|rf|R27[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(22));

-- Location: FF_X22_Y13_N27
\mips_cpu|dp|rf|R31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(22));

-- Location: FF_X21_Y13_N3
\mips_cpu|dp|rf|R19[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(22));

-- Location: FF_X21_Y13_N25
\mips_cpu|dp|rf|R23[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~67_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(22));

-- Location: LCCOMB_X21_Y13_N2
\mips_cpu|dp|rf|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(22),
	datad => \mips_cpu|dp|rf|R23\(22),
	combout => \mips_cpu|dp|rf|Mux9~7_combout\);

-- Location: LCCOMB_X22_Y13_N26
\mips_cpu|dp|rf|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux9~7_combout\ & ((\mips_cpu|dp|rf|R31\(22)))) # (!\mips_cpu|dp|rf|Mux9~7_combout\ & (\mips_cpu|dp|rf|R27\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(22),
	datac => \mips_cpu|dp|rf|R31\(22),
	datad => \mips_cpu|dp|rf|Mux9~7_combout\,
	combout => \mips_cpu|dp|rf|Mux9~8_combout\);

-- Location: LCCOMB_X24_Y15_N12
\mips_cpu|dp|rf|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~9_combout\ = (\mips_cpu|dp|rf|Mux9~6_combout\ & (((\mips_cpu|dp|rf|Mux9~8_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux9~6_combout\ & (\mips_cpu|dp|rf|Mux9~1_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~6_combout\,
	datab => \mips_cpu|dp|rf|Mux9~1_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux9~8_combout\,
	combout => \mips_cpu|dp|rf|Mux9~9_combout\);

-- Location: LCCOMB_X24_Y15_N0
\mips_cpu|dp|rf|Mux9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~19_combout\ = (\mips_cpu|dp|rf|Mux9~16_combout\ & (((\mips_cpu|dp|rf|Mux9~18_combout\)) # (!\mips_cpu|dp|rf|Mux16~0_combout\))) # (!\mips_cpu|dp|rf|Mux9~16_combout\ & (\mips_cpu|dp|rf|Mux16~0_combout\ & 
-- ((\mips_cpu|dp|rf|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~16_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux9~18_combout\,
	datad => \mips_cpu|dp|rf|Mux9~9_combout\,
	combout => \mips_cpu|dp|rf|Mux9~19_combout\);

-- Location: LCCOMB_X24_Y15_N28
\mips_cpu|dp|srcbmux|y[22]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[22]~20_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[22]~19_combout\) # ((\mips_cpu|dp|srcbmux|y[26]~6_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & (((\mips_cpu|dp|rf|Mux9~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[22]~19_combout\,
	datab => \mips_cpu|dp|rf|Mux9~19_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	combout => \mips_cpu|dp|srcbmux|y[22]~20_combout\);

-- Location: LCCOMB_X24_Y15_N14
\mips_cpu|dp|alu|b2[22]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[22]~11_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[22]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[22]~20_combout\,
	combout => \mips_cpu|dp|alu|b2[22]~11_combout\);

-- Location: LCCOMB_X20_Y17_N0
\mips_cpu|dp|alu|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~48_combout\ = ((\mips_cpu|dp|rf|Mux40~19_combout\ $ (\mips_cpu|dp|alu|b2[23]~10_combout\ $ (!\mips_cpu|dp|alu|Add0~47\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~49\ = CARRY((\mips_cpu|dp|rf|Mux40~19_combout\ & ((\mips_cpu|dp|alu|b2[23]~10_combout\) # (!\mips_cpu|dp|alu|Add0~47\))) # (!\mips_cpu|dp|rf|Mux40~19_combout\ & (\mips_cpu|dp|alu|b2[23]~10_combout\ & !\mips_cpu|dp|alu|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~19_combout\,
	datab => \mips_cpu|dp|alu|b2[23]~10_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~47\,
	combout => \mips_cpu|dp|alu|Add0~48_combout\,
	cout => \mips_cpu|dp|alu|Add0~49\);

-- Location: LCCOMB_X20_Y17_N4
\mips_cpu|dp|alu|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~52_combout\ = ((\mips_cpu|dp|alu|b2[25]~8_combout\ $ (\mips_cpu|dp|rf|Mux38~19_combout\ $ (!\mips_cpu|dp|alu|Add0~51\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~53\ = CARRY((\mips_cpu|dp|alu|b2[25]~8_combout\ & ((\mips_cpu|dp|rf|Mux38~19_combout\) # (!\mips_cpu|dp|alu|Add0~51\))) # (!\mips_cpu|dp|alu|b2[25]~8_combout\ & (\mips_cpu|dp|rf|Mux38~19_combout\ & !\mips_cpu|dp|alu|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[25]~8_combout\,
	datab => \mips_cpu|dp|rf|Mux38~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~51\,
	combout => \mips_cpu|dp|alu|Add0~52_combout\,
	cout => \mips_cpu|dp|alu|Add0~53\);

-- Location: LCCOMB_X20_Y17_N6
\mips_cpu|dp|alu|Add0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~54_combout\ = (\mips_cpu|dp|rf|Mux37~19_combout\ & ((\mips_cpu|dp|alu|b2[26]~7_combout\ & (\mips_cpu|dp|alu|Add0~53\ & VCC)) # (!\mips_cpu|dp|alu|b2[26]~7_combout\ & (!\mips_cpu|dp|alu|Add0~53\)))) # 
-- (!\mips_cpu|dp|rf|Mux37~19_combout\ & ((\mips_cpu|dp|alu|b2[26]~7_combout\ & (!\mips_cpu|dp|alu|Add0~53\)) # (!\mips_cpu|dp|alu|b2[26]~7_combout\ & ((\mips_cpu|dp|alu|Add0~53\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~55\ = CARRY((\mips_cpu|dp|rf|Mux37~19_combout\ & (!\mips_cpu|dp|alu|b2[26]~7_combout\ & !\mips_cpu|dp|alu|Add0~53\)) # (!\mips_cpu|dp|rf|Mux37~19_combout\ & ((!\mips_cpu|dp|alu|Add0~53\) # (!\mips_cpu|dp|alu|b2[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~19_combout\,
	datab => \mips_cpu|dp|alu|b2[26]~7_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~53\,
	combout => \mips_cpu|dp|alu|Add0~54_combout\,
	cout => \mips_cpu|dp|alu|Add0~55\);

-- Location: LCCOMB_X20_Y17_N22
\mips_cpu|dp|alu|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~1_combout\ = (\mips_cpu|dp|alu|Mux5~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux5~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~54_combout\,
	combout => \mips_cpu|dp|alu|Mux5~1_combout\);

-- Location: M9K_X13_Y16_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C4FF4C3F7087C",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|md|WideOr9~1_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X15_Y17_N18
\mips_cpu|dp|resmux|y[26]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[26]~48_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(26),
	combout => \mips_cpu|dp|resmux|y[26]~48_combout\);

-- Location: LCCOMB_X15_Y17_N28
\mips_cpu|dp|resmux|y[26]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[26]~49_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[31]~27_combout\) # ((\mips_cpu|dp|alu|Mux5~1_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- ((\mips_cpu|dp|resmux|y[26]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|alu|Mux5~1_combout\,
	datad => \mips_cpu|dp|resmux|y[26]~48_combout\,
	combout => \mips_cpu|dp|resmux|y[26]~49_combout\);

-- Location: LCCOMB_X14_Y18_N24
\Timer|CompareR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~6_combout\ = (\mips_cpu|dp|rf|Mux5~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux5~19_combout\,
	combout => \Timer|CompareR~6_combout\);

-- Location: FF_X14_Y18_N25
\Timer|CompareR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~6_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(26));

-- Location: LCCOMB_X15_Y17_N30
\mips_cpu|dp|resmux|y[26]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[26]~50_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[26]~49_combout\ & (\Timer|CompareR\(26))) # (!\mips_cpu|dp|resmux|y[26]~49_combout\ & ((\Timer|CounterR\(26)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (\mips_cpu|dp|resmux|y[26]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \mips_cpu|dp|resmux|y[26]~49_combout\,
	datac => \Timer|CompareR\(26),
	datad => \Timer|CounterR\(26),
	combout => \mips_cpu|dp|resmux|y[26]~50_combout\);

-- Location: LCCOMB_X14_Y14_N10
\mips_cpu|dp|resmux|y[26]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[26]~51_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[26]~50_combout\,
	combout => \mips_cpu|dp|resmux|y[26]~51_combout\);

-- Location: FF_X24_Y16_N17
\mips_cpu|dp|rf|R14[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(26));

-- Location: FF_X22_Y16_N15
\mips_cpu|dp|rf|R15[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(26));

-- Location: FF_X21_Y16_N21
\mips_cpu|dp|rf|R13[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(26));

-- Location: FF_X21_Y16_N15
\mips_cpu|dp|rf|R12[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(26));

-- Location: LCCOMB_X21_Y16_N14
\mips_cpu|dp|rf|Mux5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(26)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(26) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(26),
	datac => \mips_cpu|dp|rf|R12\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux5~17_combout\);

-- Location: LCCOMB_X22_Y16_N14
\mips_cpu|dp|rf|Mux5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux5~17_combout\ & ((\mips_cpu|dp|rf|R15\(26)))) # (!\mips_cpu|dp|rf|Mux5~17_combout\ & (\mips_cpu|dp|rf|R14\(26))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(26),
	datac => \mips_cpu|dp|rf|R15\(26),
	datad => \mips_cpu|dp|rf|Mux5~17_combout\,
	combout => \mips_cpu|dp|rf|Mux5~18_combout\);

-- Location: FF_X14_Y17_N11
\mips_cpu|dp|rf|R31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(26));

-- Location: FF_X14_Y17_N25
\mips_cpu|dp|rf|R27[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(26));

-- Location: LCCOMB_X14_Y17_N10
\mips_cpu|dp|rf|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~8_combout\ = (\mips_cpu|dp|rf|Mux5~7_combout\ & (((\mips_cpu|dp|rf|R31\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))) # (!\mips_cpu|dp|rf|Mux5~7_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R27\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R31\(26),
	datad => \mips_cpu|dp|rf|R27\(26),
	combout => \mips_cpu|dp|rf|Mux5~8_combout\);

-- Location: FF_X16_Y12_N19
\mips_cpu|dp|rf|R29[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(26));

-- Location: FF_X16_Y12_N1
\mips_cpu|dp|rf|R21[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(26));

-- Location: LCCOMB_X16_Y12_N18
\mips_cpu|dp|rf|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~3_combout\ = (\mips_cpu|dp|rf|Mux5~2_combout\ & (((\mips_cpu|dp|rf|R29\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux5~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R21\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(26),
	datad => \mips_cpu|dp|rf|R21\(26),
	combout => \mips_cpu|dp|rf|Mux5~3_combout\);

-- Location: FF_X15_Y14_N15
\mips_cpu|dp|rf|R28[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(26));

-- Location: FF_X15_Y18_N23
\mips_cpu|dp|rf|R16[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(26));

-- Location: FF_X15_Y18_N21
\mips_cpu|dp|rf|R24[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(26));

-- Location: LCCOMB_X15_Y18_N22
\mips_cpu|dp|rf|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(26)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(26),
	datad => \mips_cpu|dp|rf|R24\(26),
	combout => \mips_cpu|dp|rf|Mux5~4_combout\);

-- Location: LCCOMB_X15_Y14_N14
\mips_cpu|dp|rf|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux5~4_combout\ & ((\mips_cpu|dp|rf|R28\(26)))) # (!\mips_cpu|dp|rf|Mux5~4_combout\ & (\mips_cpu|dp|rf|R20\(26))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R28\(26),
	datad => \mips_cpu|dp|rf|Mux5~4_combout\,
	combout => \mips_cpu|dp|rf|Mux5~5_combout\);

-- Location: LCCOMB_X16_Y14_N0
\mips_cpu|dp|rf|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|Mux5~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux5~3_combout\,
	datad => \mips_cpu|dp|rf|Mux5~5_combout\,
	combout => \mips_cpu|dp|rf|Mux5~6_combout\);

-- Location: LCCOMB_X16_Y14_N26
\mips_cpu|dp|rf|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux5~6_combout\ & ((\mips_cpu|dp|rf|Mux5~8_combout\))) # (!\mips_cpu|dp|rf|Mux5~6_combout\ & (\mips_cpu|dp|rf|Mux5~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~1_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux5~8_combout\,
	datad => \mips_cpu|dp|rf|Mux5~6_combout\,
	combout => \mips_cpu|dp|rf|Mux5~9_combout\);

-- Location: FF_X24_Y21_N23
\mips_cpu|dp|rf|R8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(26));

-- Location: LCCOMB_X24_Y21_N22
\mips_cpu|dp|rf|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux5~10_combout\);

-- Location: FF_X23_Y21_N31
\mips_cpu|dp|rf|R11[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(26));

-- Location: FF_X23_Y21_N13
\mips_cpu|dp|rf|R9[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(26));

-- Location: LCCOMB_X23_Y21_N30
\mips_cpu|dp|rf|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux5~10_combout\ & (\mips_cpu|dp|rf|R11\(26))) # (!\mips_cpu|dp|rf|Mux5~10_combout\ & ((\mips_cpu|dp|rf|R9\(26)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux5~10_combout\,
	datac => \mips_cpu|dp|rf|R11\(26),
	datad => \mips_cpu|dp|rf|R9\(26),
	combout => \mips_cpu|dp|rf|Mux5~11_combout\);

-- Location: FF_X17_Y15_N19
\mips_cpu|dp|rf|R5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(26));

-- Location: FF_X17_Y15_N13
\mips_cpu|dp|rf|R4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(26));

-- Location: LCCOMB_X17_Y15_N12
\mips_cpu|dp|rf|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R5\(26)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R4\(26) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(26),
	datac => \mips_cpu|dp|rf|R4\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux5~12_combout\);

-- Location: FF_X17_Y14_N9
\mips_cpu|dp|rf|R7[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(26));

-- Location: FF_X17_Y14_N31
\mips_cpu|dp|rf|R6[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(26));

-- Location: LCCOMB_X17_Y14_N8
\mips_cpu|dp|rf|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux5~12_combout\ & (\mips_cpu|dp|rf|R7\(26))) # (!\mips_cpu|dp|rf|Mux5~12_combout\ & ((\mips_cpu|dp|rf|R6\(26)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux5~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(26),
	datad => \mips_cpu|dp|rf|R6\(26),
	combout => \mips_cpu|dp|rf|Mux5~13_combout\);

-- Location: LCCOMB_X17_Y14_N4
\mips_cpu|dp|rf|Mux5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|Mux5~13_combout\) # (!\mips_cpu|dp|rf|Mux16~3_combout\)))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(26) & ((\mips_cpu|dp|rf|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(26),
	datab => \mips_cpu|dp|rf|Mux5~13_combout\,
	datac => \mips_cpu|dp|rf|Mux16~4_combout\,
	datad => \mips_cpu|dp|rf|Mux16~3_combout\,
	combout => \mips_cpu|dp|rf|Mux5~14_combout\);

-- Location: FF_X23_Y12_N29
\mips_cpu|dp|rf|R2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~51_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(26));

-- Location: LCCOMB_X23_Y12_N28
\mips_cpu|dp|rf|Mux5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~15_combout\ = (\mips_cpu|dp|rf|Mux5~14_combout\ & ((\mips_cpu|dp|rf|R3\(26)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux5~14_combout\ & (((\mips_cpu|dp|rf|R2\(26) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(26),
	datab => \mips_cpu|dp|rf|Mux5~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(26),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux5~15_combout\);

-- Location: LCCOMB_X23_Y12_N16
\mips_cpu|dp|rf|Mux5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux5~11_combout\) # ((\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((!\mips_cpu|dp|rf|Mux16~0_combout\ & 
-- \mips_cpu|dp|rf|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux5~11_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux5~15_combout\,
	combout => \mips_cpu|dp|rf|Mux5~16_combout\);

-- Location: LCCOMB_X16_Y15_N28
\mips_cpu|dp|rf|Mux5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux5~16_combout\ & (\mips_cpu|dp|rf|Mux5~18_combout\)) # (!\mips_cpu|dp|rf|Mux5~16_combout\ & ((\mips_cpu|dp|rf|Mux5~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux5~18_combout\,
	datac => \mips_cpu|dp|rf|Mux5~9_combout\,
	datad => \mips_cpu|dp|rf|Mux5~16_combout\,
	combout => \mips_cpu|dp|rf|Mux5~19_combout\);

-- Location: LCCOMB_X12_Y18_N16
\mips_cpu|dp|resmux|y[27]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[27]~44_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(27),
	combout => \mips_cpu|dp|resmux|y[27]~44_combout\);

-- Location: LCCOMB_X19_Y16_N12
\mips_cpu|dp|resmux|y[27]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[27]~45_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[31]~27_combout\) # ((\mips_cpu|dp|alu|Mux4~1_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- ((\mips_cpu|dp|resmux|y[27]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|alu|Mux4~1_combout\,
	datad => \mips_cpu|dp|resmux|y[27]~44_combout\,
	combout => \mips_cpu|dp|resmux|y[27]~45_combout\);

-- Location: LCCOMB_X19_Y16_N14
\mips_cpu|dp|resmux|y[27]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[27]~46_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[27]~45_combout\ & ((\Timer|CompareR\(27)))) # (!\mips_cpu|dp|resmux|y[27]~45_combout\ & (\Timer|CounterR\(27))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[27]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datab => \Timer|CompareR\(27),
	datac => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datad => \mips_cpu|dp|resmux|y[27]~45_combout\,
	combout => \mips_cpu|dp|resmux|y[27]~46_combout\);

-- Location: LCCOMB_X19_Y19_N8
\mips_cpu|dp|resmux|y[27]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[27]~47_combout\ = (\mips_cpu|dp|resmux|y[27]~46_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[27]~46_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[27]~47_combout\);

-- Location: FF_X22_Y16_N29
\mips_cpu|dp|rf|R15[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(27));

-- Location: FF_X22_Y16_N11
\mips_cpu|dp|rf|R13[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(27));

-- Location: LCCOMB_X22_Y16_N28
\mips_cpu|dp|rf|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~18_combout\ = (\mips_cpu|dp|rf|Mux4~17_combout\ & (((\mips_cpu|dp|rf|R15\(27))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))) # (!\mips_cpu|dp|rf|Mux4~17_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~17_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R15\(27),
	datad => \mips_cpu|dp|rf|R13\(27),
	combout => \mips_cpu|dp|rf|Mux4~18_combout\);

-- Location: FF_X21_Y17_N17
\mips_cpu|dp|rf|R10[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(27));

-- Location: FF_X24_Y21_N19
\mips_cpu|dp|rf|R8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(27));

-- Location: LCCOMB_X24_Y21_N18
\mips_cpu|dp|rf|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(27)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(27) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux4~0_combout\);

-- Location: LCCOMB_X21_Y17_N16
\mips_cpu|dp|rf|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux4~0_combout\ & (\mips_cpu|dp|rf|R11\(27))) # (!\mips_cpu|dp|rf|Mux4~0_combout\ & ((\mips_cpu|dp|rf|R10\(27)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R10\(27),
	datad => \mips_cpu|dp|rf|Mux4~0_combout\,
	combout => \mips_cpu|dp|rf|Mux4~1_combout\);

-- Location: FF_X19_Y17_N15
\mips_cpu|dp|rf|R1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(27));

-- Location: FF_X17_Y15_N17
\mips_cpu|dp|rf|R4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(27));

-- Location: LCCOMB_X17_Y15_N16
\mips_cpu|dp|rf|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R6\(27)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R4\(27) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux4~12_combout\);

-- Location: FF_X17_Y16_N31
\mips_cpu|dp|rf|R7[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(27));

-- Location: FF_X17_Y16_N21
\mips_cpu|dp|rf|R5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(27));

-- Location: LCCOMB_X17_Y16_N30
\mips_cpu|dp|rf|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux4~12_combout\ & (\mips_cpu|dp|rf|R7\(27))) # (!\mips_cpu|dp|rf|Mux4~12_combout\ & ((\mips_cpu|dp|rf|R5\(27)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux4~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(27),
	datad => \mips_cpu|dp|rf|R5\(27),
	combout => \mips_cpu|dp|rf|Mux4~13_combout\);

-- Location: LCCOMB_X19_Y17_N14
\mips_cpu|dp|rf|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux4~13_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(27))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(27),
	datad => \mips_cpu|dp|rf|Mux4~13_combout\,
	combout => \mips_cpu|dp|rf|Mux4~14_combout\);

-- Location: FF_X19_Y17_N5
\mips_cpu|dp|rf|R2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(27));

-- Location: LCCOMB_X19_Y17_N4
\mips_cpu|dp|rf|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~15_combout\ = (\mips_cpu|dp|rf|Mux4~14_combout\ & ((\mips_cpu|dp|rf|R3\(27)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux4~14_combout\ & (((\mips_cpu|dp|rf|R2\(27) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(27),
	datab => \mips_cpu|dp|rf|Mux4~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(27),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux4~15_combout\);

-- Location: LCCOMB_X21_Y14_N20
\mips_cpu|dp|rf|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux4~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~11_combout\,
	datab => \mips_cpu|dp|rf|Mux4~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux16~0_combout\,
	combout => \mips_cpu|dp|rf|Mux4~16_combout\);

-- Location: LCCOMB_X21_Y14_N22
\mips_cpu|dp|rf|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux4~16_combout\ & (\mips_cpu|dp|rf|Mux4~18_combout\)) # (!\mips_cpu|dp|rf|Mux4~16_combout\ & ((\mips_cpu|dp|rf|Mux4~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux4~18_combout\,
	datac => \mips_cpu|dp|rf|Mux4~1_combout\,
	datad => \mips_cpu|dp|rf|Mux4~16_combout\,
	combout => \mips_cpu|dp|rf|Mux4~19_combout\);

-- Location: LCCOMB_X21_Y14_N24
\mips_cpu|dp|srcbmux|y[27]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[27]~12_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[27]~11_combout\) # ((\mips_cpu|dp|srcbmux|y[26]~6_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & (((\mips_cpu|dp|rf|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[27]~11_combout\,
	datac => \mips_cpu|dp|rf|Mux4~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	combout => \mips_cpu|dp|srcbmux|y[27]~12_combout\);

-- Location: LCCOMB_X21_Y14_N10
\mips_cpu|dp|alu|b2[27]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[27]~6_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (\mips_cpu|dp|srcbmux|y[27]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ad|Mux0~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[27]~12_combout\,
	combout => \mips_cpu|dp|alu|b2[27]~6_combout\);

-- Location: LCCOMB_X20_Y17_N12
\mips_cpu|dp|alu|Add0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~60_combout\ = ((\mips_cpu|dp|rf|Mux34~19_combout\ $ (\mips_cpu|dp|alu|b2[29]~4_combout\ $ (!\mips_cpu|dp|alu|Add0~59\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~61\ = CARRY((\mips_cpu|dp|rf|Mux34~19_combout\ & ((\mips_cpu|dp|alu|b2[29]~4_combout\) # (!\mips_cpu|dp|alu|Add0~59\))) # (!\mips_cpu|dp|rf|Mux34~19_combout\ & (\mips_cpu|dp|alu|b2[29]~4_combout\ & !\mips_cpu|dp|alu|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~19_combout\,
	datab => \mips_cpu|dp|alu|b2[29]~4_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~59\,
	combout => \mips_cpu|dp|alu|Add0~60_combout\,
	cout => \mips_cpu|dp|alu|Add0~61\);

-- Location: LCCOMB_X20_Y17_N24
\mips_cpu|dp|alu|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~1_combout\ = (\mips_cpu|dp|alu|Mux2~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux2~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~60_combout\,
	combout => \mips_cpu|dp|alu|Mux2~1_combout\);

-- Location: FF_X24_Y16_N25
\mips_cpu|dp|rf|R14[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(30));

-- Location: FF_X20_Y16_N15
\mips_cpu|dp|rf|R15[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(30));

-- Location: FF_X21_Y16_N7
\mips_cpu|dp|rf|R12[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(30));

-- Location: LCCOMB_X21_Y16_N6
\mips_cpu|dp|rf|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(30)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(30) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(30),
	datac => \mips_cpu|dp|rf|R12\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux1~17_combout\);

-- Location: LCCOMB_X20_Y16_N14
\mips_cpu|dp|rf|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux1~17_combout\ & ((\mips_cpu|dp|rf|R15\(30)))) # (!\mips_cpu|dp|rf|Mux1~17_combout\ & (\mips_cpu|dp|rf|R14\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(30),
	datac => \mips_cpu|dp|rf|R15\(30),
	datad => \mips_cpu|dp|rf|Mux1~17_combout\,
	combout => \mips_cpu|dp|rf|Mux1~18_combout\);

-- Location: FF_X16_Y16_N29
\mips_cpu|dp|rf|R4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(30));

-- Location: LCCOMB_X16_Y16_N28
\mips_cpu|dp|rf|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R5\(30))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R4\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux1~12_combout\);

-- Location: FF_X16_Y17_N29
\mips_cpu|dp|rf|R7[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(30));

-- Location: LCCOMB_X16_Y17_N28
\mips_cpu|dp|rf|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~13_combout\ = (\mips_cpu|dp|rf|Mux1~12_combout\ & (((\mips_cpu|dp|rf|R7\(30)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux1~12_combout\ & (\mips_cpu|dp|rf|R6\(30) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(30),
	datab => \mips_cpu|dp|rf|Mux1~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux1~13_combout\);

-- Location: LCCOMB_X17_Y14_N14
\mips_cpu|dp|rf|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux1~13_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(30))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(30),
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|Mux16~4_combout\,
	datad => \mips_cpu|dp|rf|Mux1~13_combout\,
	combout => \mips_cpu|dp|rf|Mux1~14_combout\);

-- Location: FF_X23_Y12_N25
\mips_cpu|dp|rf|R2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(30));

-- Location: LCCOMB_X23_Y12_N24
\mips_cpu|dp|rf|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~15_combout\ = (\mips_cpu|dp|rf|Mux1~14_combout\ & ((\mips_cpu|dp|rf|R3\(30)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux1~14_combout\ & (((\mips_cpu|dp|rf|R2\(30) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(30),
	datab => \mips_cpu|dp|rf|Mux1~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(30),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux1~15_combout\);

-- Location: FF_X24_Y21_N21
\mips_cpu|dp|rf|R8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(30));

-- Location: LCCOMB_X24_Y21_N20
\mips_cpu|dp|rf|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(30))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux1~10_combout\);

-- Location: FF_X23_Y21_N27
\mips_cpu|dp|rf|R11[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(30));

-- Location: FF_X23_Y21_N17
\mips_cpu|dp|rf|R9[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(30));

-- Location: LCCOMB_X23_Y21_N26
\mips_cpu|dp|rf|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux1~10_combout\ & (\mips_cpu|dp|rf|R11\(30))) # (!\mips_cpu|dp|rf|Mux1~10_combout\ & ((\mips_cpu|dp|rf|R9\(30)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux1~10_combout\,
	datac => \mips_cpu|dp|rf|R11\(30),
	datad => \mips_cpu|dp|rf|R9\(30),
	combout => \mips_cpu|dp|rf|Mux1~11_combout\);

-- Location: LCCOMB_X16_Y16_N26
\mips_cpu|dp|rf|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux16~1_combout\)) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux1~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux1~15_combout\,
	datad => \mips_cpu|dp|rf|Mux1~11_combout\,
	combout => \mips_cpu|dp|rf|Mux1~16_combout\);

-- Location: FF_X21_Y22_N31
\mips_cpu|dp|rf|R18[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(30));

-- Location: FF_X21_Y22_N29
\mips_cpu|dp|rf|R22[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(30));

-- Location: LCCOMB_X21_Y22_N30
\mips_cpu|dp|rf|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(30),
	datad => \mips_cpu|dp|rf|R22\(30),
	combout => \mips_cpu|dp|rf|Mux1~0_combout\);

-- Location: FF_X22_Y22_N23
\mips_cpu|dp|rf|R26[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(30));

-- Location: FF_X22_Y22_N1
\mips_cpu|dp|rf|R30[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(30));

-- Location: LCCOMB_X22_Y22_N22
\mips_cpu|dp|rf|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux1~0_combout\ & ((\mips_cpu|dp|rf|R30\(30)))) # (!\mips_cpu|dp|rf|Mux1~0_combout\ & (\mips_cpu|dp|rf|R26\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|R26\(30),
	datad => \mips_cpu|dp|rf|R30\(30),
	combout => \mips_cpu|dp|rf|Mux1~1_combout\);

-- Location: FF_X16_Y12_N9
\mips_cpu|dp|rf|R21[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(30));

-- Location: FF_X16_Y12_N27
\mips_cpu|dp|rf|R29[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(30));

-- Location: FF_X15_Y12_N31
\mips_cpu|dp|rf|R17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(30));

-- Location: FF_X15_Y12_N29
\mips_cpu|dp|rf|R25[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(30));

-- Location: LCCOMB_X15_Y12_N30
\mips_cpu|dp|rf|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(30)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R17\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(30),
	datad => \mips_cpu|dp|rf|R25\(30),
	combout => \mips_cpu|dp|rf|Mux1~2_combout\);

-- Location: LCCOMB_X16_Y12_N26
\mips_cpu|dp|rf|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux1~2_combout\ & ((\mips_cpu|dp|rf|R29\(30)))) # (!\mips_cpu|dp|rf|Mux1~2_combout\ & (\mips_cpu|dp|rf|R21\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R21\(30),
	datac => \mips_cpu|dp|rf|R29\(30),
	datad => \mips_cpu|dp|rf|Mux1~2_combout\,
	combout => \mips_cpu|dp|rf|Mux1~3_combout\);

-- Location: LCCOMB_X16_Y16_N6
\mips_cpu|dp|rf|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # (\mips_cpu|dp|rf|Mux1~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux1~5_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux1~3_combout\,
	combout => \mips_cpu|dp|rf|Mux1~6_combout\);

-- Location: LCCOMB_X16_Y16_N0
\mips_cpu|dp|rf|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux1~6_combout\ & (\mips_cpu|dp|rf|Mux1~8_combout\)) # (!\mips_cpu|dp|rf|Mux1~6_combout\ & ((\mips_cpu|dp|rf|Mux1~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux1~1_combout\,
	datad => \mips_cpu|dp|rf|Mux1~6_combout\,
	combout => \mips_cpu|dp|rf|Mux1~9_combout\);

-- Location: LCCOMB_X16_Y16_N4
\mips_cpu|dp|rf|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux1~16_combout\ & (\mips_cpu|dp|rf|Mux1~18_combout\)) # (!\mips_cpu|dp|rf|Mux1~16_combout\ & ((\mips_cpu|dp|rf|Mux1~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux1~18_combout\,
	datac => \mips_cpu|dp|rf|Mux1~16_combout\,
	datad => \mips_cpu|dp|rf|Mux1~9_combout\,
	combout => \mips_cpu|dp|rf|Mux1~19_combout\);

-- Location: LCCOMB_X19_Y16_N24
\mips_cpu|dp|resmux|y[29]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[29]~36_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(29),
	combout => \mips_cpu|dp|resmux|y[29]~36_combout\);

-- Location: LCCOMB_X19_Y16_N10
\mips_cpu|dp|resmux|y[29]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[29]~37_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|alu|Mux2~1_combout\)) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|resmux|y[29]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datab => \mips_cpu|dp|alu|Mux2~1_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|resmux|y[29]~36_combout\,
	combout => \mips_cpu|dp|resmux|y[29]~37_combout\);

-- Location: LCCOMB_X14_Y18_N26
\Timer|CompareR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~3_combout\ = (\mips_cpu|dp|rf|Mux2~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux2~19_combout\,
	combout => \Timer|CompareR~3_combout\);

-- Location: FF_X14_Y18_N27
\Timer|CompareR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~3_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(29));

-- Location: LCCOMB_X19_Y21_N4
\mips_cpu|dp|resmux|y[29]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[29]~38_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[29]~37_combout\ & ((\Timer|CompareR\(29)))) # (!\mips_cpu|dp|resmux|y[29]~37_combout\ & (\Timer|CounterR\(29))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[29]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CounterR\(29),
	datac => \mips_cpu|dp|resmux|y[29]~37_combout\,
	datad => \Timer|CompareR\(29),
	combout => \mips_cpu|dp|resmux|y[29]~38_combout\);

-- Location: LCCOMB_X20_Y16_N8
\mips_cpu|dp|resmux|y[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[29]~39_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[29]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[29]~38_combout\,
	combout => \mips_cpu|dp|resmux|y[29]~39_combout\);

-- Location: FF_X21_Y17_N19
\mips_cpu|dp|rf|R3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(29));

-- Location: FF_X17_Y20_N25
\mips_cpu|dp|rf|R1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(29));

-- Location: LCCOMB_X17_Y20_N24
\mips_cpu|dp|rf|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~14_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux2~13_combout\) # ((!\mips_cpu|dp|rf|Mux16~3_combout\)))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|R1\(29) & \mips_cpu|dp|rf|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(29),
	datad => \mips_cpu|dp|rf|Mux16~3_combout\,
	combout => \mips_cpu|dp|rf|Mux2~14_combout\);

-- Location: LCCOMB_X17_Y20_N14
\mips_cpu|dp|rf|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux2~14_combout\ & (\mips_cpu|dp|rf|R3\(29))) # (!\mips_cpu|dp|rf|Mux2~14_combout\ & ((\mips_cpu|dp|rf|R2\(29)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(29),
	datac => \mips_cpu|dp|rf|R2\(29),
	datad => \mips_cpu|dp|rf|Mux2~14_combout\,
	combout => \mips_cpu|dp|rf|Mux2~15_combout\);

-- Location: FF_X17_Y22_N1
\mips_cpu|dp|rf|R19[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(29));

-- Location: LCCOMB_X17_Y22_N0
\mips_cpu|dp|rf|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(29))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux2~9_combout\);

-- Location: LCCOMB_X17_Y22_N2
\mips_cpu|dp|rf|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux2~9_combout\ & ((\mips_cpu|dp|rf|R31\(29)))) # (!\mips_cpu|dp|rf|Mux2~9_combout\ & (\mips_cpu|dp|rf|R27\(29))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R31\(29),
	datad => \mips_cpu|dp|rf|Mux2~9_combout\,
	combout => \mips_cpu|dp|rf|Mux2~10_combout\);

-- Location: FF_X16_Y12_N23
\mips_cpu|dp|rf|R29[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(29));

-- Location: FF_X15_Y12_N3
\mips_cpu|dp|rf|R17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(29));

-- Location: FF_X15_Y12_N25
\mips_cpu|dp|rf|R25[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(29));

-- Location: LCCOMB_X15_Y12_N2
\mips_cpu|dp|rf|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(29)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(29),
	datad => \mips_cpu|dp|rf|R25\(29),
	combout => \mips_cpu|dp|rf|Mux2~2_combout\);

-- Location: LCCOMB_X16_Y12_N22
\mips_cpu|dp|rf|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux2~2_combout\ & ((\mips_cpu|dp|rf|R29\(29)))) # (!\mips_cpu|dp|rf|Mux2~2_combout\ & (\mips_cpu|dp|rf|R21\(29))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(29),
	datad => \mips_cpu|dp|rf|Mux2~2_combout\,
	combout => \mips_cpu|dp|rf|Mux2~3_combout\);

-- Location: FF_X16_Y18_N25
\mips_cpu|dp|rf|R20[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(29));

-- Location: FF_X16_Y18_N19
\mips_cpu|dp|rf|R28[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(29));

-- Location: FF_X15_Y18_N19
\mips_cpu|dp|rf|R16[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~39_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(29));

-- Location: LCCOMB_X15_Y18_N18
\mips_cpu|dp|rf|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(29)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(29) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(29),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(29),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux2~6_combout\);

-- Location: LCCOMB_X16_Y18_N18
\mips_cpu|dp|rf|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux2~6_combout\ & ((\mips_cpu|dp|rf|R28\(29)))) # (!\mips_cpu|dp|rf|Mux2~6_combout\ & (\mips_cpu|dp|rf|R20\(29))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(29),
	datac => \mips_cpu|dp|rf|R28\(29),
	datad => \mips_cpu|dp|rf|Mux2~6_combout\,
	combout => \mips_cpu|dp|rf|Mux2~7_combout\);

-- Location: LCCOMB_X16_Y16_N16
\mips_cpu|dp|rf|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux2~5_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux2~7_combout\,
	combout => \mips_cpu|dp|rf|Mux2~8_combout\);

-- Location: LCCOMB_X17_Y20_N2
\mips_cpu|dp|rf|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux2~8_combout\ & (\mips_cpu|dp|rf|Mux2~10_combout\)) # (!\mips_cpu|dp|rf|Mux2~8_combout\ & ((\mips_cpu|dp|rf|Mux2~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux2~10_combout\,
	datac => \mips_cpu|dp|rf|Mux2~3_combout\,
	datad => \mips_cpu|dp|rf|Mux2~8_combout\,
	combout => \mips_cpu|dp|rf|Mux2~11_combout\);

-- Location: LCCOMB_X17_Y20_N12
\mips_cpu|dp|rf|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux2~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux2~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux2~11_combout\,
	combout => \mips_cpu|dp|rf|Mux2~16_combout\);

-- Location: LCCOMB_X23_Y21_N28
\mips_cpu|dp|rf|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~1_combout\ = (\mips_cpu|dp|rf|Mux2~0_combout\ & (((\mips_cpu|dp|rf|R11\(29))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))) # (!\mips_cpu|dp|rf|Mux2~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R10\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R11\(29),
	datad => \mips_cpu|dp|rf|R10\(29),
	combout => \mips_cpu|dp|rf|Mux2~1_combout\);

-- Location: LCCOMB_X23_Y21_N14
\mips_cpu|dp|rf|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux2~16_combout\ & (\mips_cpu|dp|rf|Mux2~18_combout\)) # (!\mips_cpu|dp|rf|Mux2~16_combout\ & ((\mips_cpu|dp|rf|Mux2~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~18_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux2~16_combout\,
	datad => \mips_cpu|dp|rf|Mux2~1_combout\,
	combout => \mips_cpu|dp|rf|Mux2~19_combout\);

-- Location: LCCOMB_X14_Y16_N6
\mips_cpu|dp|resmux|y[30]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[30]~32_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(30) & \Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(30),
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[30]~32_combout\);

-- Location: LCCOMB_X14_Y16_N24
\mips_cpu|dp|resmux|y[30]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[30]~33_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux1~1_combout\) # ((\mips_cpu|dp|resmux|y[31]~27_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (((!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- \mips_cpu|dp|resmux|y[30]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux1~1_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datad => \mips_cpu|dp|resmux|y[30]~32_combout\,
	combout => \mips_cpu|dp|resmux|y[30]~33_combout\);

-- Location: LCCOMB_X14_Y16_N18
\mips_cpu|dp|resmux|y[30]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[30]~34_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[30]~33_combout\ & (\Timer|CompareR\(30))) # (!\mips_cpu|dp|resmux|y[30]~33_combout\ & ((\Timer|CounterR\(30)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[30]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(30),
	datab => \Timer|CounterR\(30),
	datac => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datad => \mips_cpu|dp|resmux|y[30]~33_combout\,
	combout => \mips_cpu|dp|resmux|y[30]~34_combout\);

-- Location: LCCOMB_X14_Y14_N16
\mips_cpu|dp|resmux|y[30]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[30]~35_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[30]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[30]~34_combout\,
	combout => \mips_cpu|dp|resmux|y[30]~35_combout\);

-- Location: FF_X20_Y16_N21
\mips_cpu|dp|rf|R13[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(30));

-- Location: LCCOMB_X20_Y16_N20
\mips_cpu|dp|rf|Mux33~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|R13\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R12\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R13\(30),
	datad => \mips_cpu|dp|rf|R12\(30),
	combout => \mips_cpu|dp|rf|Mux33~17_combout\);

-- Location: LCCOMB_X24_Y16_N24
\mips_cpu|dp|rf|Mux33~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux33~17_combout\ & ((\mips_cpu|dp|rf|R15\(30)))) # (!\mips_cpu|dp|rf|Mux33~17_combout\ & (\mips_cpu|dp|rf|R14\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux33~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux33~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(30),
	datad => \mips_cpu|dp|rf|R15\(30),
	combout => \mips_cpu|dp|rf|Mux33~18_combout\);

-- Location: FF_X23_Y12_N27
\mips_cpu|dp|rf|R3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(30));

-- Location: FF_X16_Y17_N27
\mips_cpu|dp|rf|R6[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(30));

-- Location: LCCOMB_X16_Y17_N26
\mips_cpu|dp|rf|Mux33~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~13_combout\ = (\mips_cpu|dp|rf|Mux33~12_combout\ & (((\mips_cpu|dp|rf|R7\(30))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))) # (!\mips_cpu|dp|rf|Mux33~12_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R6\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux33~12_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(30),
	datad => \mips_cpu|dp|rf|R7\(30),
	combout => \mips_cpu|dp|rf|Mux33~13_combout\);

-- Location: LCCOMB_X17_Y14_N12
\mips_cpu|dp|rf|Mux33~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux33~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(30) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(30),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux33~13_combout\,
	combout => \mips_cpu|dp|rf|Mux33~14_combout\);

-- Location: LCCOMB_X23_Y12_N26
\mips_cpu|dp|rf|Mux33~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux33~14_combout\ & ((\mips_cpu|dp|rf|R3\(30)))) # (!\mips_cpu|dp|rf|Mux33~14_combout\ & (\mips_cpu|dp|rf|R2\(30))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(30),
	datac => \mips_cpu|dp|rf|R3\(30),
	datad => \mips_cpu|dp|rf|Mux33~14_combout\,
	combout => \mips_cpu|dp|rf|Mux33~15_combout\);

-- Location: FF_X24_Y21_N27
\mips_cpu|dp|rf|R10[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(30));

-- Location: LCCOMB_X24_Y21_N26
\mips_cpu|dp|rf|Mux33~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|R10\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R10\(30),
	datad => \mips_cpu|dp|rf|R8\(30),
	combout => \mips_cpu|dp|rf|Mux33~10_combout\);

-- Location: LCCOMB_X23_Y21_N16
\mips_cpu|dp|rf|Mux33~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~11_combout\ = (\mips_cpu|dp|rf|Mux33~10_combout\ & ((\mips_cpu|dp|rf|R11\(30)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux33~10_combout\ & (((\mips_cpu|dp|rf|R9\(30) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(30),
	datab => \mips_cpu|dp|rf|Mux33~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux33~11_combout\);

-- Location: LCCOMB_X22_Y22_N30
\mips_cpu|dp|rf|Mux33~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux63~0_combout\)) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux33~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux33~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux33~15_combout\,
	datad => \mips_cpu|dp|rf|Mux33~11_combout\,
	combout => \mips_cpu|dp|rf|Mux33~16_combout\);

-- Location: LCCOMB_X15_Y12_N28
\mips_cpu|dp|rf|Mux33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(30)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R25\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux33~2_combout\);

-- Location: LCCOMB_X16_Y12_N8
\mips_cpu|dp|rf|Mux33~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux33~2_combout\ & (\mips_cpu|dp|rf|R29\(30))) # (!\mips_cpu|dp|rf|Mux33~2_combout\ & ((\mips_cpu|dp|rf|R21\(30)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(30),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(30),
	datad => \mips_cpu|dp|rf|Mux33~2_combout\,
	combout => \mips_cpu|dp|rf|Mux33~3_combout\);

-- Location: LCCOMB_X22_Y22_N18
\mips_cpu|dp|rf|Mux33~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux33~3_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux33~5_combout\ & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux33~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux33~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux33~6_combout\);

-- Location: LCCOMB_X21_Y22_N28
\mips_cpu|dp|rf|Mux33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R22\(30))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R18\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(30),
	datad => \mips_cpu|dp|rf|R18\(30),
	combout => \mips_cpu|dp|rf|Mux33~0_combout\);

-- Location: LCCOMB_X22_Y22_N0
\mips_cpu|dp|rf|Mux33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~1_combout\ = (\mips_cpu|dp|rf|Mux33~0_combout\ & (((\mips_cpu|dp|rf|R30\(30)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux33~0_combout\ & (\mips_cpu|dp|rf|R26\(30) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(30),
	datab => \mips_cpu|dp|rf|Mux33~0_combout\,
	datac => \mips_cpu|dp|rf|R30\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux33~1_combout\);

-- Location: FF_X17_Y22_N23
\mips_cpu|dp|rf|R31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(30));

-- Location: FF_X17_Y11_N23
\mips_cpu|dp|rf|R27[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(30));

-- Location: FF_X17_Y22_N21
\mips_cpu|dp|rf|R19[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(30));

-- Location: FF_X16_Y22_N7
\mips_cpu|dp|rf|R23[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~35_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(30));

-- Location: LCCOMB_X16_Y22_N6
\mips_cpu|dp|rf|Mux33~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(30)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(30) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(30),
	datac => \mips_cpu|dp|rf|R23\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux33~7_combout\);

-- Location: LCCOMB_X17_Y11_N22
\mips_cpu|dp|rf|Mux33~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux33~7_combout\ & (\mips_cpu|dp|rf|R31\(30))) # (!\mips_cpu|dp|rf|Mux33~7_combout\ & ((\mips_cpu|dp|rf|R27\(30)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R31\(30),
	datac => \mips_cpu|dp|rf|R27\(30),
	datad => \mips_cpu|dp|rf|Mux33~7_combout\,
	combout => \mips_cpu|dp|rf|Mux33~8_combout\);

-- Location: LCCOMB_X22_Y22_N20
\mips_cpu|dp|rf|Mux33~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux33~6_combout\ & ((\mips_cpu|dp|rf|Mux33~8_combout\))) # (!\mips_cpu|dp|rf|Mux33~6_combout\ & (\mips_cpu|dp|rf|Mux33~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux33~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux33~6_combout\,
	datac => \mips_cpu|dp|rf|Mux33~1_combout\,
	datad => \mips_cpu|dp|rf|Mux33~8_combout\,
	combout => \mips_cpu|dp|rf|Mux33~9_combout\);

-- Location: LCCOMB_X22_Y22_N8
\mips_cpu|dp|rf|Mux33~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux33~16_combout\ & (\mips_cpu|dp|rf|Mux33~18_combout\)) # (!\mips_cpu|dp|rf|Mux33~16_combout\ & ((\mips_cpu|dp|rf|Mux33~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux33~18_combout\,
	datac => \mips_cpu|dp|rf|Mux33~16_combout\,
	datad => \mips_cpu|dp|rf|Mux33~9_combout\,
	combout => \mips_cpu|dp|rf|Mux33~19_combout\);

-- Location: LCCOMB_X20_Y17_N14
\mips_cpu|dp|alu|Add0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~62_combout\ = (\mips_cpu|dp|alu|b2[30]~3_combout\ & ((\mips_cpu|dp|rf|Mux33~19_combout\ & (\mips_cpu|dp|alu|Add0~61\ & VCC)) # (!\mips_cpu|dp|rf|Mux33~19_combout\ & (!\mips_cpu|dp|alu|Add0~61\)))) # 
-- (!\mips_cpu|dp|alu|b2[30]~3_combout\ & ((\mips_cpu|dp|rf|Mux33~19_combout\ & (!\mips_cpu|dp|alu|Add0~61\)) # (!\mips_cpu|dp|rf|Mux33~19_combout\ & ((\mips_cpu|dp|alu|Add0~61\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~63\ = CARRY((\mips_cpu|dp|alu|b2[30]~3_combout\ & (!\mips_cpu|dp|rf|Mux33~19_combout\ & !\mips_cpu|dp|alu|Add0~61\)) # (!\mips_cpu|dp|alu|b2[30]~3_combout\ & ((!\mips_cpu|dp|alu|Add0~61\) # (!\mips_cpu|dp|rf|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[30]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux33~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~61\,
	combout => \mips_cpu|dp|alu|Add0~62_combout\,
	cout => \mips_cpu|dp|alu|Add0~63\);

-- Location: LCCOMB_X20_Y17_N16
\mips_cpu|dp|alu|Add0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~64_combout\ = \mips_cpu|dp|rf|Mux32~19_combout\ $ (\mips_cpu|dp|alu|Add0~63\ $ (!\mips_cpu|dp|alu|b2[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~19_combout\,
	datad => \mips_cpu|dp|alu|b2[31]~2_combout\,
	cin => \mips_cpu|dp|alu|Add0~63\,
	combout => \mips_cpu|dp|alu|Add0~64_combout\);

-- Location: LCCOMB_X16_Y19_N4
\mips_cpu|c|ad|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~4_combout\ = ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # (\mips_cpu|c|md|aluop[1]~1_combout\))) # (!\mips_cpu|c|ad|Mux0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \mips_cpu|c|md|aluop[1]~1_combout\,
	combout => \mips_cpu|c|ad|Mux0~4_combout\);

-- Location: LCCOMB_X20_Y19_N16
\mips_cpu|dp|alu|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~1_cout\ = CARRY((\mips_cpu|c|md|aluop[0]~0_combout\ & \mips_cpu|c|ad|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|aluop[0]~0_combout\,
	datab => \mips_cpu|c|ad|Mux0~4_combout\,
	datad => VCC,
	cout => \mips_cpu|dp|alu|Add0~1_cout\);

-- Location: LCCOMB_X20_Y19_N18
\mips_cpu|dp|alu|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~2_combout\ = (\mips_cpu|dp|alu|b2[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux63~24_combout\ & (\mips_cpu|dp|alu|Add0~1_cout\ & VCC)) # (!\mips_cpu|dp|rf|Mux63~24_combout\ & (!\mips_cpu|dp|alu|Add0~1_cout\)))) # 
-- (!\mips_cpu|dp|alu|b2[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux63~24_combout\ & (!\mips_cpu|dp|alu|Add0~1_cout\)) # (!\mips_cpu|dp|rf|Mux63~24_combout\ & ((\mips_cpu|dp|alu|Add0~1_cout\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~3\ = CARRY((\mips_cpu|dp|alu|b2[0]~1_combout\ & (!\mips_cpu|dp|rf|Mux63~24_combout\ & !\mips_cpu|dp|alu|Add0~1_cout\)) # (!\mips_cpu|dp|alu|b2[0]~1_combout\ & ((!\mips_cpu|dp|alu|Add0~1_cout\) # 
-- (!\mips_cpu|dp|rf|Mux63~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~24_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~1_cout\,
	combout => \mips_cpu|dp|alu|Add0~2_combout\,
	cout => \mips_cpu|dp|alu|Add0~3\);

-- Location: LCCOMB_X15_Y19_N28
\mips_cpu|dp|alu|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~1_combout\ = (\mips_cpu|dp|alu|Mux31~0_combout\ & ((\mips_cpu|dp|alu|Add0~64_combout\) # ((!\mips_cpu|c|ad|Mux1~0_combout\)))) # (!\mips_cpu|dp|alu|Mux31~0_combout\ & (((\mips_cpu|dp|alu|Add0~2_combout\ & 
-- \mips_cpu|c|ad|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux31~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~64_combout\,
	datac => \mips_cpu|dp|alu|Add0~2_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux31~1_combout\);

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X14_Y22_N24
\uGPIO|sw0|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~22_combout\ = (\uGPIO|sw0|c_state.S13~q\ & (\reset_ff~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw0|c_state.S13~q\,
	datac => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~22_combout\);

-- Location: FF_X14_Y22_N25
\uGPIO|sw0|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S14~q\);

-- Location: LCCOMB_X15_Y22_N16
\uGPIO|SW_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~0_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(0)) # (\uGPIO|sw0|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(0),
	datad => \uGPIO|sw0|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~0_combout\);

-- Location: FF_X15_Y22_N17
\uGPIO|SW_StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(0));

-- Location: LCCOMB_X14_Y16_N0
\mips_cpu|dp|resmux|y[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[0]~12_combout\ = (\Decoder|Equal3~0_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0))) # (!\Decoder|Equal3~0_combout\ & (((\uGPIO|DataOut[0]~0_combout\ & \uGPIO|SW_StatusR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0),
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|DataOut[0]~0_combout\,
	datad => \uGPIO|SW_StatusR\(0),
	combout => \mips_cpu|dp|resmux|y[0]~12_combout\);

-- Location: LCCOMB_X14_Y16_N22
\mips_cpu|dp|resmux|y[0]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[0]~151_combout\ = (\Decoder|Equal1~6_combout\ & (\mips_cpu|dp|resmux|y[0]~15_combout\ & (!\mips_cpu|c|md|WideOr9~1_combout\))) # (!\Decoder|Equal1~6_combout\ & (((\mips_cpu|dp|resmux|y[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[0]~15_combout\,
	datab => \mips_cpu|c|md|WideOr9~1_combout\,
	datac => \Decoder|Equal1~6_combout\,
	datad => \mips_cpu|dp|resmux|y[0]~12_combout\,
	combout => \mips_cpu|dp|resmux|y[0]~151_combout\);

-- Location: LCCOMB_X14_Y16_N8
\mips_cpu|dp|resmux|y[0]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[0]~152_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & (\mips_cpu|dp|alu|Mux31~1_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & 
-- ((\mips_cpu|dp|resmux|y[0]~151_combout\))))) # (!\mips_cpu|c|md|Decoder0~3_combout\ & (\mips_cpu|dp|alu|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~3_combout\,
	datab => \mips_cpu|dp|alu|Mux31~1_combout\,
	datac => \mips_cpu|dp|resmux|y[0]~151_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	combout => \mips_cpu|dp|resmux|y[0]~152_combout\);

-- Location: FF_X17_Y11_N9
\mips_cpu|dp|rf|R27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(0));

-- Location: FF_X17_Y22_N27
\mips_cpu|dp|rf|R31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(0));

-- Location: FF_X17_Y22_N25
\mips_cpu|dp|rf|R19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(0));

-- Location: FF_X16_Y22_N25
\mips_cpu|dp|rf|R23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(0));

-- Location: LCCOMB_X16_Y22_N24
\mips_cpu|dp|rf|Mux63~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(0)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(0) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(0),
	datac => \mips_cpu|dp|rf|R23\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux63~12_combout\);

-- Location: LCCOMB_X17_Y22_N26
\mips_cpu|dp|rf|Mux63~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux63~12_combout\ & ((\mips_cpu|dp|rf|R31\(0)))) # (!\mips_cpu|dp|rf|Mux63~12_combout\ & (\mips_cpu|dp|rf|R27\(0))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R27\(0),
	datac => \mips_cpu|dp|rf|R31\(0),
	datad => \mips_cpu|dp|rf|Mux63~12_combout\,
	combout => \mips_cpu|dp|rf|Mux63~13_combout\);

-- Location: FF_X16_Y20_N25
\mips_cpu|dp|rf|R21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(0));

-- Location: FF_X15_Y12_N19
\mips_cpu|dp|rf|R17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(0));

-- Location: FF_X15_Y12_N9
\mips_cpu|dp|rf|R25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(0));

-- Location: LCCOMB_X15_Y12_N8
\mips_cpu|dp|rf|Mux63~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(0)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(0) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R17\(0),
	datac => \mips_cpu|dp|rf|R25\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux63~7_combout\);

-- Location: LCCOMB_X20_Y20_N24
\mips_cpu|dp|rf|Mux63~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~8_combout\ = (\mips_cpu|dp|rf|Mux63~7_combout\ & ((\mips_cpu|dp|rf|R29\(0)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux63~7_combout\ & (((\mips_cpu|dp|rf|R21\(0) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(0),
	datab => \mips_cpu|dp|rf|R21\(0),
	datac => \mips_cpu|dp|rf|Mux63~7_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux63~8_combout\);

-- Location: FF_X21_Y20_N19
\mips_cpu|dp|rf|R28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(0));

-- Location: FF_X20_Y20_N1
\mips_cpu|dp|rf|R24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(0));

-- Location: FF_X20_Y20_N11
\mips_cpu|dp|rf|R16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(0));

-- Location: FF_X21_Y20_N25
\mips_cpu|dp|rf|R20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(0));

-- Location: LCCOMB_X21_Y20_N24
\mips_cpu|dp|rf|Mux63~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R20\(0)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R16\(0) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R16\(0),
	datac => \mips_cpu|dp|rf|R20\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux63~9_combout\);

-- Location: LCCOMB_X20_Y20_N0
\mips_cpu|dp|rf|Mux63~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux63~9_combout\ & (\mips_cpu|dp|rf|R28\(0))) # (!\mips_cpu|dp|rf|Mux63~9_combout\ & ((\mips_cpu|dp|rf|R24\(0)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux63~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R28\(0),
	datac => \mips_cpu|dp|rf|R24\(0),
	datad => \mips_cpu|dp|rf|Mux63~9_combout\,
	combout => \mips_cpu|dp|rf|Mux63~10_combout\);

-- Location: LCCOMB_X20_Y20_N18
\mips_cpu|dp|rf|Mux63~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux63~8_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & \mips_cpu|dp|rf|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux63~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux63~10_combout\,
	combout => \mips_cpu|dp|rf|Mux63~11_combout\);

-- Location: LCCOMB_X20_Y20_N4
\mips_cpu|dp|rf|Mux63~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~14_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux63~11_combout\ & ((\mips_cpu|dp|rf|Mux63~13_combout\))) # (!\mips_cpu|dp|rf|Mux63~11_combout\ & (\mips_cpu|dp|rf|Mux63~6_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux63~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux63~13_combout\,
	datad => \mips_cpu|dp|rf|Mux63~11_combout\,
	combout => \mips_cpu|dp|rf|Mux63~14_combout\);

-- Location: FF_X21_Y16_N25
\mips_cpu|dp|rf|R12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(0));

-- Location: FF_X20_Y16_N17
\mips_cpu|dp|rf|R13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(0));

-- Location: LCCOMB_X20_Y16_N16
\mips_cpu|dp|rf|Mux63~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~22_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(0)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(0) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R12\(0),
	datac => \mips_cpu|dp|rf|R13\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux63~22_combout\);

-- Location: FF_X20_Y16_N11
\mips_cpu|dp|rf|R15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(0));

-- Location: LCCOMB_X20_Y16_N10
\mips_cpu|dp|rf|Mux63~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~23_combout\ = (\mips_cpu|dp|rf|Mux63~22_combout\ & (((\mips_cpu|dp|rf|R15\(0)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux63~22_combout\ & (\mips_cpu|dp|rf|R14\(0) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(0),
	datab => \mips_cpu|dp|rf|Mux63~22_combout\,
	datac => \mips_cpu|dp|rf|R15\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux63~23_combout\);

-- Location: LCCOMB_X20_Y20_N16
\mips_cpu|dp|rf|Mux63~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~24_combout\ = (\mips_cpu|dp|rf|Mux63~21_combout\ & (((\mips_cpu|dp|rf|Mux63~23_combout\)) # (!\mips_cpu|dp|rf|Mux63~1_combout\))) # (!\mips_cpu|dp|rf|Mux63~21_combout\ & (\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~21_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~14_combout\,
	datad => \mips_cpu|dp|rf|Mux63~23_combout\,
	combout => \mips_cpu|dp|rf|Mux63~24_combout\);

-- Location: LCCOMB_X20_Y19_N24
\mips_cpu|dp|alu|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~8_combout\ = ((\mips_cpu|dp|rf|Mux60~19_combout\ $ (\mips_cpu|dp|alu|b2[3]~31_combout\ $ (!\mips_cpu|dp|alu|Add0~7\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~9\ = CARRY((\mips_cpu|dp|rf|Mux60~19_combout\ & ((\mips_cpu|dp|alu|b2[3]~31_combout\) # (!\mips_cpu|dp|alu|Add0~7\))) # (!\mips_cpu|dp|rf|Mux60~19_combout\ & (\mips_cpu|dp|alu|b2[3]~31_combout\ & !\mips_cpu|dp|alu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~19_combout\,
	datab => \mips_cpu|dp|alu|b2[3]~31_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~7\,
	combout => \mips_cpu|dp|alu|Add0~8_combout\,
	cout => \mips_cpu|dp|alu|Add0~9\);

-- Location: LCCOMB_X20_Y19_N26
\mips_cpu|dp|alu|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~10_combout\ = (\mips_cpu|dp|alu|b2[4]~30_combout\ & ((\mips_cpu|dp|rf|Mux59~19_combout\ & (\mips_cpu|dp|alu|Add0~9\ & VCC)) # (!\mips_cpu|dp|rf|Mux59~19_combout\ & (!\mips_cpu|dp|alu|Add0~9\)))) # (!\mips_cpu|dp|alu|b2[4]~30_combout\ 
-- & ((\mips_cpu|dp|rf|Mux59~19_combout\ & (!\mips_cpu|dp|alu|Add0~9\)) # (!\mips_cpu|dp|rf|Mux59~19_combout\ & ((\mips_cpu|dp|alu|Add0~9\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~11\ = CARRY((\mips_cpu|dp|alu|b2[4]~30_combout\ & (!\mips_cpu|dp|rf|Mux59~19_combout\ & !\mips_cpu|dp|alu|Add0~9\)) # (!\mips_cpu|dp|alu|b2[4]~30_combout\ & ((!\mips_cpu|dp|alu|Add0~9\) # (!\mips_cpu|dp|rf|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[4]~30_combout\,
	datab => \mips_cpu|dp|rf|Mux59~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~9\,
	combout => \mips_cpu|dp|alu|Add0~10_combout\,
	cout => \mips_cpu|dp|alu|Add0~11\);

-- Location: LCCOMB_X20_Y19_N28
\mips_cpu|dp|alu|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~12_combout\ = ((\mips_cpu|dp|rf|Mux58~19_combout\ $ (\mips_cpu|dp|alu|b2[5]~29_combout\ $ (!\mips_cpu|dp|alu|Add0~11\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~13\ = CARRY((\mips_cpu|dp|rf|Mux58~19_combout\ & ((\mips_cpu|dp|alu|b2[5]~29_combout\) # (!\mips_cpu|dp|alu|Add0~11\))) # (!\mips_cpu|dp|rf|Mux58~19_combout\ & (\mips_cpu|dp|alu|b2[5]~29_combout\ & !\mips_cpu|dp|alu|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~19_combout\,
	datab => \mips_cpu|dp|alu|b2[5]~29_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~11\,
	combout => \mips_cpu|dp|alu|Add0~12_combout\,
	cout => \mips_cpu|dp|alu|Add0~13\);

-- Location: LCCOMB_X20_Y19_N30
\mips_cpu|dp|alu|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~14_combout\ = (\mips_cpu|dp|rf|Mux57~19_combout\ & ((\mips_cpu|dp|alu|b2[6]~28_combout\ & (\mips_cpu|dp|alu|Add0~13\ & VCC)) # (!\mips_cpu|dp|alu|b2[6]~28_combout\ & (!\mips_cpu|dp|alu|Add0~13\)))) # 
-- (!\mips_cpu|dp|rf|Mux57~19_combout\ & ((\mips_cpu|dp|alu|b2[6]~28_combout\ & (!\mips_cpu|dp|alu|Add0~13\)) # (!\mips_cpu|dp|alu|b2[6]~28_combout\ & ((\mips_cpu|dp|alu|Add0~13\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~15\ = CARRY((\mips_cpu|dp|rf|Mux57~19_combout\ & (!\mips_cpu|dp|alu|b2[6]~28_combout\ & !\mips_cpu|dp|alu|Add0~13\)) # (!\mips_cpu|dp|rf|Mux57~19_combout\ & ((!\mips_cpu|dp|alu|Add0~13\) # (!\mips_cpu|dp|alu|b2[6]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~19_combout\,
	datab => \mips_cpu|dp|alu|b2[6]~28_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~13\,
	combout => \mips_cpu|dp|alu|Add0~14_combout\,
	cout => \mips_cpu|dp|alu|Add0~15\);

-- Location: LCCOMB_X20_Y18_N0
\mips_cpu|dp|alu|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~16_combout\ = ((\mips_cpu|dp|rf|Mux56~19_combout\ $ (\mips_cpu|dp|alu|b2[7]~27_combout\ $ (!\mips_cpu|dp|alu|Add0~15\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~17\ = CARRY((\mips_cpu|dp|rf|Mux56~19_combout\ & ((\mips_cpu|dp|alu|b2[7]~27_combout\) # (!\mips_cpu|dp|alu|Add0~15\))) # (!\mips_cpu|dp|rf|Mux56~19_combout\ & (\mips_cpu|dp|alu|b2[7]~27_combout\ & !\mips_cpu|dp|alu|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~19_combout\,
	datab => \mips_cpu|dp|alu|b2[7]~27_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~15\,
	combout => \mips_cpu|dp|alu|Add0~16_combout\,
	cout => \mips_cpu|dp|alu|Add0~17\);

-- Location: LCCOMB_X20_Y18_N2
\mips_cpu|dp|alu|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~18_combout\ = (\mips_cpu|dp|alu|b2[8]~25_combout\ & ((\mips_cpu|dp|rf|Mux55~19_combout\ & (\mips_cpu|dp|alu|Add0~17\ & VCC)) # (!\mips_cpu|dp|rf|Mux55~19_combout\ & (!\mips_cpu|dp|alu|Add0~17\)))) # 
-- (!\mips_cpu|dp|alu|b2[8]~25_combout\ & ((\mips_cpu|dp|rf|Mux55~19_combout\ & (!\mips_cpu|dp|alu|Add0~17\)) # (!\mips_cpu|dp|rf|Mux55~19_combout\ & ((\mips_cpu|dp|alu|Add0~17\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~19\ = CARRY((\mips_cpu|dp|alu|b2[8]~25_combout\ & (!\mips_cpu|dp|rf|Mux55~19_combout\ & !\mips_cpu|dp|alu|Add0~17\)) # (!\mips_cpu|dp|alu|b2[8]~25_combout\ & ((!\mips_cpu|dp|alu|Add0~17\) # (!\mips_cpu|dp|rf|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[8]~25_combout\,
	datab => \mips_cpu|dp|rf|Mux55~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~17\,
	combout => \mips_cpu|dp|alu|Add0~18_combout\,
	cout => \mips_cpu|dp|alu|Add0~19\);

-- Location: LCCOMB_X20_Y18_N4
\mips_cpu|dp|alu|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~20_combout\ = ((\mips_cpu|dp|alu|b2[9]~24_combout\ $ (\mips_cpu|dp|rf|Mux54~19_combout\ $ (!\mips_cpu|dp|alu|Add0~19\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~21\ = CARRY((\mips_cpu|dp|alu|b2[9]~24_combout\ & ((\mips_cpu|dp|rf|Mux54~19_combout\) # (!\mips_cpu|dp|alu|Add0~19\))) # (!\mips_cpu|dp|alu|b2[9]~24_combout\ & (\mips_cpu|dp|rf|Mux54~19_combout\ & !\mips_cpu|dp|alu|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[9]~24_combout\,
	datab => \mips_cpu|dp|rf|Mux54~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~19\,
	combout => \mips_cpu|dp|alu|Add0~20_combout\,
	cout => \mips_cpu|dp|alu|Add0~21\);

-- Location: LCCOMB_X20_Y18_N6
\mips_cpu|dp|alu|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~22_combout\ = (\mips_cpu|dp|alu|b2[10]~23_combout\ & ((\mips_cpu|dp|rf|Mux53~19_combout\ & (\mips_cpu|dp|alu|Add0~21\ & VCC)) # (!\mips_cpu|dp|rf|Mux53~19_combout\ & (!\mips_cpu|dp|alu|Add0~21\)))) # 
-- (!\mips_cpu|dp|alu|b2[10]~23_combout\ & ((\mips_cpu|dp|rf|Mux53~19_combout\ & (!\mips_cpu|dp|alu|Add0~21\)) # (!\mips_cpu|dp|rf|Mux53~19_combout\ & ((\mips_cpu|dp|alu|Add0~21\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~23\ = CARRY((\mips_cpu|dp|alu|b2[10]~23_combout\ & (!\mips_cpu|dp|rf|Mux53~19_combout\ & !\mips_cpu|dp|alu|Add0~21\)) # (!\mips_cpu|dp|alu|b2[10]~23_combout\ & ((!\mips_cpu|dp|alu|Add0~21\) # (!\mips_cpu|dp|rf|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[10]~23_combout\,
	datab => \mips_cpu|dp|rf|Mux53~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~21\,
	combout => \mips_cpu|dp|alu|Add0~22_combout\,
	cout => \mips_cpu|dp|alu|Add0~23\);

-- Location: LCCOMB_X20_Y18_N10
\mips_cpu|dp|alu|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~26_combout\ = (\mips_cpu|dp|rf|Mux51~19_combout\ & ((\mips_cpu|dp|alu|b2[12]~21_combout\ & (\mips_cpu|dp|alu|Add0~25\ & VCC)) # (!\mips_cpu|dp|alu|b2[12]~21_combout\ & (!\mips_cpu|dp|alu|Add0~25\)))) # 
-- (!\mips_cpu|dp|rf|Mux51~19_combout\ & ((\mips_cpu|dp|alu|b2[12]~21_combout\ & (!\mips_cpu|dp|alu|Add0~25\)) # (!\mips_cpu|dp|alu|b2[12]~21_combout\ & ((\mips_cpu|dp|alu|Add0~25\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~27\ = CARRY((\mips_cpu|dp|rf|Mux51~19_combout\ & (!\mips_cpu|dp|alu|b2[12]~21_combout\ & !\mips_cpu|dp|alu|Add0~25\)) # (!\mips_cpu|dp|rf|Mux51~19_combout\ & ((!\mips_cpu|dp|alu|Add0~25\) # (!\mips_cpu|dp|alu|b2[12]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux51~19_combout\,
	datab => \mips_cpu|dp|alu|b2[12]~21_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~25\,
	combout => \mips_cpu|dp|alu|Add0~26_combout\,
	cout => \mips_cpu|dp|alu|Add0~27\);

-- Location: LCCOMB_X20_Y18_N12
\mips_cpu|dp|alu|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~28_combout\ = ((\mips_cpu|dp|alu|b2[13]~20_combout\ $ (\mips_cpu|dp|rf|Mux50~19_combout\ $ (!\mips_cpu|dp|alu|Add0~27\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~29\ = CARRY((\mips_cpu|dp|alu|b2[13]~20_combout\ & ((\mips_cpu|dp|rf|Mux50~19_combout\) # (!\mips_cpu|dp|alu|Add0~27\))) # (!\mips_cpu|dp|alu|b2[13]~20_combout\ & (\mips_cpu|dp|rf|Mux50~19_combout\ & !\mips_cpu|dp|alu|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[13]~20_combout\,
	datab => \mips_cpu|dp|rf|Mux50~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~27\,
	combout => \mips_cpu|dp|alu|Add0~28_combout\,
	cout => \mips_cpu|dp|alu|Add0~29\);

-- Location: LCCOMB_X20_Y18_N14
\mips_cpu|dp|alu|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~30_combout\ = (\mips_cpu|dp|rf|Mux49~19_combout\ & ((\mips_cpu|dp|alu|b2[14]~19_combout\ & (\mips_cpu|dp|alu|Add0~29\ & VCC)) # (!\mips_cpu|dp|alu|b2[14]~19_combout\ & (!\mips_cpu|dp|alu|Add0~29\)))) # 
-- (!\mips_cpu|dp|rf|Mux49~19_combout\ & ((\mips_cpu|dp|alu|b2[14]~19_combout\ & (!\mips_cpu|dp|alu|Add0~29\)) # (!\mips_cpu|dp|alu|b2[14]~19_combout\ & ((\mips_cpu|dp|alu|Add0~29\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~31\ = CARRY((\mips_cpu|dp|rf|Mux49~19_combout\ & (!\mips_cpu|dp|alu|b2[14]~19_combout\ & !\mips_cpu|dp|alu|Add0~29\)) # (!\mips_cpu|dp|rf|Mux49~19_combout\ & ((!\mips_cpu|dp|alu|Add0~29\) # (!\mips_cpu|dp|alu|b2[14]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~19_combout\,
	datab => \mips_cpu|dp|alu|b2[14]~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~29\,
	combout => \mips_cpu|dp|alu|Add0~30_combout\,
	cout => \mips_cpu|dp|alu|Add0~31\);

-- Location: LCCOMB_X20_Y18_N16
\mips_cpu|dp|alu|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~32_combout\ = ((\mips_cpu|dp|alu|b2[15]~18_combout\ $ (\mips_cpu|dp|rf|Mux48~19_combout\ $ (!\mips_cpu|dp|alu|Add0~31\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~33\ = CARRY((\mips_cpu|dp|alu|b2[15]~18_combout\ & ((\mips_cpu|dp|rf|Mux48~19_combout\) # (!\mips_cpu|dp|alu|Add0~31\))) # (!\mips_cpu|dp|alu|b2[15]~18_combout\ & (\mips_cpu|dp|rf|Mux48~19_combout\ & !\mips_cpu|dp|alu|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[15]~18_combout\,
	datab => \mips_cpu|dp|rf|Mux48~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~31\,
	combout => \mips_cpu|dp|alu|Add0~32_combout\,
	cout => \mips_cpu|dp|alu|Add0~33\);

-- Location: LCCOMB_X20_Y18_N18
\mips_cpu|dp|alu|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~34_combout\ = (\mips_cpu|dp|alu|b2[16]~17_combout\ & ((\mips_cpu|dp|rf|Mux47~19_combout\ & (\mips_cpu|dp|alu|Add0~33\ & VCC)) # (!\mips_cpu|dp|rf|Mux47~19_combout\ & (!\mips_cpu|dp|alu|Add0~33\)))) # 
-- (!\mips_cpu|dp|alu|b2[16]~17_combout\ & ((\mips_cpu|dp|rf|Mux47~19_combout\ & (!\mips_cpu|dp|alu|Add0~33\)) # (!\mips_cpu|dp|rf|Mux47~19_combout\ & ((\mips_cpu|dp|alu|Add0~33\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~35\ = CARRY((\mips_cpu|dp|alu|b2[16]~17_combout\ & (!\mips_cpu|dp|rf|Mux47~19_combout\ & !\mips_cpu|dp|alu|Add0~33\)) # (!\mips_cpu|dp|alu|b2[16]~17_combout\ & ((!\mips_cpu|dp|alu|Add0~33\) # (!\mips_cpu|dp|rf|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[16]~17_combout\,
	datab => \mips_cpu|dp|rf|Mux47~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~33\,
	combout => \mips_cpu|dp|alu|Add0~34_combout\,
	cout => \mips_cpu|dp|alu|Add0~35\);

-- Location: LCCOMB_X24_Y20_N18
\mips_cpu|dp|alu|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~1_combout\ = (\mips_cpu|dp|alu|Mux14~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|alu|Mux14~0_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~36_combout\,
	combout => \mips_cpu|dp|alu|Mux14~1_combout\);

-- Location: LCCOMB_X19_Y16_N0
\mips_cpu|dp|resmux|y[17]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[17]~85_combout\ = (\mips_cpu|dp|resmux|y[31]~27_combout\ & (((\mips_cpu|dp|resmux|y[31]~28_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~27_combout\ & ((\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux14~1_combout\))) # 
-- (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (\mips_cpu|dp|resmux|y[17]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[17]~84_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datad => \mips_cpu|dp|alu|Mux14~1_combout\,
	combout => \mips_cpu|dp|resmux|y[17]~85_combout\);

-- Location: LCCOMB_X19_Y16_N18
\mips_cpu|dp|resmux|y[17]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[17]~86_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[17]~85_combout\ & (\Timer|CompareR\(17))) # (!\mips_cpu|dp|resmux|y[17]~85_combout\ & ((\Timer|CounterR\(17)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CompareR\(17),
	datac => \Timer|CounterR\(17),
	datad => \mips_cpu|dp|resmux|y[17]~85_combout\,
	combout => \mips_cpu|dp|resmux|y[17]~86_combout\);

-- Location: LCCOMB_X19_Y16_N26
\mips_cpu|dp|resmux|y[17]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[17]~87_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[17]~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[17]~86_combout\,
	combout => \mips_cpu|dp|resmux|y[17]~87_combout\);

-- Location: FF_X22_Y15_N3
\mips_cpu|dp|rf|R13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(17));

-- Location: FF_X22_Y16_N25
\mips_cpu|dp|rf|R15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(17));

-- Location: LCCOMB_X22_Y16_N24
\mips_cpu|dp|rf|Mux14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~18_combout\ = (\mips_cpu|dp|rf|Mux14~17_combout\ & (((\mips_cpu|dp|rf|R15\(17)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux14~17_combout\ & (\mips_cpu|dp|rf|R13\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~17_combout\,
	datab => \mips_cpu|dp|rf|R13\(17),
	datac => \mips_cpu|dp|rf|R15\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux14~18_combout\);

-- Location: FF_X22_Y17_N17
\mips_cpu|dp|rf|R5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(17));

-- Location: FF_X23_Y16_N9
\mips_cpu|dp|rf|R7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(17));

-- Location: FF_X26_Y18_N21
\mips_cpu|dp|rf|R6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(17));

-- Location: FF_X22_Y17_N19
\mips_cpu|dp|rf|R4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(17));

-- Location: LCCOMB_X22_Y17_N18
\mips_cpu|dp|rf|Mux14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R6\(17),
	datac => \mips_cpu|dp|rf|R4\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux14~12_combout\);

-- Location: LCCOMB_X23_Y16_N8
\mips_cpu|dp|rf|Mux14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux14~12_combout\ & ((\mips_cpu|dp|rf|R7\(17)))) # (!\mips_cpu|dp|rf|Mux14~12_combout\ & (\mips_cpu|dp|rf|R5\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(17),
	datac => \mips_cpu|dp|rf|R7\(17),
	datad => \mips_cpu|dp|rf|Mux14~12_combout\,
	combout => \mips_cpu|dp|rf|Mux14~13_combout\);

-- Location: FF_X23_Y16_N23
\mips_cpu|dp|rf|R1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(17));

-- Location: LCCOMB_X23_Y16_N22
\mips_cpu|dp|rf|Mux14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux14~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(17)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux14~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(17),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux14~14_combout\);

-- Location: LCCOMB_X24_Y14_N0
\mips_cpu|dp|rf|Mux14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux14~14_combout\ & ((\mips_cpu|dp|rf|R3\(17)))) # (!\mips_cpu|dp|rf|Mux14~14_combout\ & (\mips_cpu|dp|rf|R2\(17))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|Mux14~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(17),
	datad => \mips_cpu|dp|rf|R3\(17),
	combout => \mips_cpu|dp|rf|Mux14~15_combout\);

-- Location: FF_X21_Y10_N9
\mips_cpu|dp|rf|R27[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(17));

-- Location: FF_X21_Y10_N11
\mips_cpu|dp|rf|R31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(17));

-- Location: FF_X22_Y10_N17
\mips_cpu|dp|rf|R23[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(17));

-- Location: FF_X22_Y10_N19
\mips_cpu|dp|rf|R19[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~87_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(17));

-- Location: LCCOMB_X22_Y10_N18
\mips_cpu|dp|rf|Mux14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(17),
	datac => \mips_cpu|dp|rf|R19\(17),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux14~9_combout\);

-- Location: LCCOMB_X21_Y10_N10
\mips_cpu|dp|rf|Mux14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux14~9_combout\ & ((\mips_cpu|dp|rf|R31\(17)))) # (!\mips_cpu|dp|rf|Mux14~9_combout\ & (\mips_cpu|dp|rf|R27\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(17),
	datac => \mips_cpu|dp|rf|R31\(17),
	datad => \mips_cpu|dp|rf|Mux14~9_combout\,
	combout => \mips_cpu|dp|rf|Mux14~10_combout\);

-- Location: LCCOMB_X26_Y14_N4
\mips_cpu|dp|rf|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~3_combout\ = (\mips_cpu|dp|rf|Mux14~2_combout\ & (((\mips_cpu|dp|rf|R29\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # (!\mips_cpu|dp|rf|Mux14~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R21\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(17),
	datad => \mips_cpu|dp|rf|R21\(17),
	combout => \mips_cpu|dp|rf|Mux14~3_combout\);

-- Location: LCCOMB_X24_Y20_N0
\mips_cpu|dp|rf|Mux14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~11_combout\ = (\mips_cpu|dp|rf|Mux14~8_combout\ & (((\mips_cpu|dp|rf|Mux14~10_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))) # (!\mips_cpu|dp|rf|Mux14~8_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|Mux14~10_combout\,
	datad => \mips_cpu|dp|rf|Mux14~3_combout\,
	combout => \mips_cpu|dp|rf|Mux14~11_combout\);

-- Location: LCCOMB_X24_Y20_N10
\mips_cpu|dp|rf|Mux14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\) # (\mips_cpu|dp|rf|Mux14~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux14~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux14~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux14~11_combout\,
	combout => \mips_cpu|dp|rf|Mux14~16_combout\);

-- Location: LCCOMB_X24_Y20_N28
\mips_cpu|dp|rf|Mux14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux14~16_combout\ & ((\mips_cpu|dp|rf|Mux14~18_combout\))) # (!\mips_cpu|dp|rf|Mux14~16_combout\ & (\mips_cpu|dp|rf|Mux14~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~1_combout\,
	datab => \mips_cpu|dp|rf|Mux14~18_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux14~16_combout\,
	combout => \mips_cpu|dp|rf|Mux14~19_combout\);

-- Location: LCCOMB_X16_Y19_N28
\mips_cpu|dp|wrmux|y[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[2]~4_combout\ = (\mips_cpu|c|md|aluop[0]~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13))))) # (!\mips_cpu|c|md|aluop[0]~0_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13),
	datab => \mips_cpu|c|md|aluop[0]~0_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|wrmux|y[2]~4_combout\);

-- Location: LCCOMB_X15_Y16_N8
\mips_cpu|dp|rf|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~21_combout\ = (\mips_cpu|dp|wrmux|y[0]~3_combout\ & (\mips_cpu|c|md|WideOr4~1_combout\ & !\mips_cpu|dp|wrmux|y[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	datac => \mips_cpu|c|md|WideOr4~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[2]~4_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~21_combout\);

-- Location: LCCOMB_X22_Y12_N6
\mips_cpu|dp|rf|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~29_combout\ = (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~21_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~29_combout\);

-- Location: FF_X16_Y21_N19
\mips_cpu|dp|rf|R1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(2));

-- Location: LCCOMB_X17_Y20_N28
\mips_cpu|dp|rf|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~2_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & (\mips_cpu|dp|rf|R1\(2) & !\mips_cpu|dp|rf|Mux16~4_combout\)) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R1\(2),
	datac => \mips_cpu|dp|rf|Mux16~3_combout\,
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux29~2_combout\);

-- Location: FF_X23_Y20_N21
\mips_cpu|dp|rf|R3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(2));

-- Location: FF_X23_Y20_N19
\mips_cpu|dp|rf|R2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(2));

-- Location: FF_X16_Y14_N29
\mips_cpu|dp|rf|R5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(2));

-- Location: FF_X24_Y19_N29
\mips_cpu|dp|rf|R7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(2));

-- Location: FF_X16_Y14_N11
\mips_cpu|dp|rf|R6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(2));

-- Location: LCCOMB_X16_Y14_N10
\mips_cpu|dp|rf|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R7\(2)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R6\(2) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R7\(2),
	datac => \mips_cpu|dp|rf|R6\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux29~3_combout\);

-- Location: LCCOMB_X16_Y14_N28
\mips_cpu|dp|rf|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~5_combout\ = (\mips_cpu|dp|rf|Mux29~4_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux29~3_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\mips_cpu|dp|rf|R5\(2)) # (!\mips_cpu|dp|rf|Mux29~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~4_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R5\(2),
	datad => \mips_cpu|dp|rf|Mux29~3_combout\,
	combout => \mips_cpu|dp|rf|Mux29~5_combout\);

-- Location: LCCOMB_X23_Y20_N18
\mips_cpu|dp|rf|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~6_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux29~5_combout\ & (\mips_cpu|dp|rf|R3\(2))) # (!\mips_cpu|dp|rf|Mux29~5_combout\ & ((\mips_cpu|dp|rf|R2\(2)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(2),
	datac => \mips_cpu|dp|rf|R2\(2),
	datad => \mips_cpu|dp|rf|Mux29~5_combout\,
	combout => \mips_cpu|dp|rf|Mux29~6_combout\);

-- Location: LCCOMB_X23_Y20_N4
\mips_cpu|dp|rf|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~7_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\) # ((\mips_cpu|dp|rf|Mux29~2_combout\ & (\mips_cpu|dp|rf|Mux29~24_combout\)) # (!\mips_cpu|dp|rf|Mux29~2_combout\ & ((\mips_cpu|dp|rf|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~24_combout\,
	datab => \mips_cpu|dp|rf|Mux29~2_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux29~6_combout\,
	combout => \mips_cpu|dp|rf|Mux29~7_combout\);

-- Location: FF_X24_Y17_N23
\mips_cpu|dp|rf|R9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(2));

-- Location: LCCOMB_X23_Y11_N4
\mips_cpu|dp|rf|Mux29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(2))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R10\(2),
	datac => \mips_cpu|dp|rf|R8\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux29~10_combout\);

-- Location: LCCOMB_X24_Y17_N22
\mips_cpu|dp|rf|Mux29~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux29~10_combout\ & (\mips_cpu|dp|rf|R11\(2))) # (!\mips_cpu|dp|rf|Mux29~10_combout\ & ((\mips_cpu|dp|rf|R9\(2)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R9\(2),
	datad => \mips_cpu|dp|rf|Mux29~10_combout\,
	combout => \mips_cpu|dp|rf|Mux29~11_combout\);

-- Location: FF_X21_Y16_N31
\mips_cpu|dp|rf|R12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(2));

-- Location: LCCOMB_X21_Y16_N30
\mips_cpu|dp|rf|Mux29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(2)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(2) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(2),
	datac => \mips_cpu|dp|rf|R12\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux29~8_combout\);

-- Location: LCCOMB_X24_Y16_N2
\mips_cpu|dp|rf|Mux29~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~9_combout\ = (\mips_cpu|dp|rf|Mux29~8_combout\ & ((\mips_cpu|dp|rf|R15\(2)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux29~8_combout\ & (((\mips_cpu|dp|rf|R14\(2) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(2),
	datab => \mips_cpu|dp|rf|Mux29~8_combout\,
	datac => \mips_cpu|dp|rf|R14\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux29~9_combout\);

-- Location: LCCOMB_X23_Y20_N22
\mips_cpu|dp|rf|Mux29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~12_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\ & \mips_cpu|dp|rf|Mux29~9_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux29~11_combout\) # 
-- ((!\mips_cpu|dp|rf|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux29~11_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux29~9_combout\,
	combout => \mips_cpu|dp|rf|Mux29~12_combout\);

-- Location: FF_X26_Y14_N29
\mips_cpu|dp|rf|R29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(2));

-- Location: FF_X26_Y14_N11
\mips_cpu|dp|rf|R21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(2));

-- Location: FF_X26_Y11_N3
\mips_cpu|dp|rf|R25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(2));

-- Location: LCCOMB_X26_Y11_N2
\mips_cpu|dp|rf|Mux29~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R25\(2)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R17\(2) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R25\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux29~13_combout\);

-- Location: LCCOMB_X26_Y14_N10
\mips_cpu|dp|rf|Mux29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~14_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux29~13_combout\ & (\mips_cpu|dp|rf|R29\(2))) # (!\mips_cpu|dp|rf|Mux29~13_combout\ & ((\mips_cpu|dp|rf|R21\(2)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux29~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R29\(2),
	datac => \mips_cpu|dp|rf|R21\(2),
	datad => \mips_cpu|dp|rf|Mux29~13_combout\,
	combout => \mips_cpu|dp|rf|Mux29~14_combout\);

-- Location: FF_X19_Y12_N7
\mips_cpu|dp|rf|R16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(2));

-- Location: FF_X19_Y12_N13
\mips_cpu|dp|rf|R24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(2));

-- Location: LCCOMB_X19_Y12_N6
\mips_cpu|dp|rf|Mux29~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)) # ((\mips_cpu|dp|rf|R24\(2))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R16\(2),
	datad => \mips_cpu|dp|rf|R24\(2),
	combout => \mips_cpu|dp|rf|Mux29~17_combout\);

-- Location: FF_X20_Y12_N17
\mips_cpu|dp|rf|R28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(2));

-- Location: LCCOMB_X20_Y12_N16
\mips_cpu|dp|rf|Mux29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~18_combout\ = (\mips_cpu|dp|rf|Mux29~17_combout\ & (((\mips_cpu|dp|rf|R28\(2)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux29~17_combout\ & (\mips_cpu|dp|rf|R20\(2) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(2),
	datab => \mips_cpu|dp|rf|Mux29~17_combout\,
	datac => \mips_cpu|dp|rf|R28\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux29~18_combout\);

-- Location: FF_X19_Y21_N11
\mips_cpu|dp|rf|R30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(2));

-- Location: FF_X19_Y21_N9
\mips_cpu|dp|rf|R26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(2));

-- Location: LCCOMB_X19_Y21_N10
\mips_cpu|dp|rf|Mux29~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~20_combout\ = (\mips_cpu|dp|rf|Mux29~19_combout\ & (((\mips_cpu|dp|rf|R30\(2))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))) # (!\mips_cpu|dp|rf|Mux29~19_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R26\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~19_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R30\(2),
	datad => \mips_cpu|dp|rf|R26\(2),
	combout => \mips_cpu|dp|rf|Mux29~20_combout\);

-- Location: LCCOMB_X23_Y20_N8
\mips_cpu|dp|rf|Mux29~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~21_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux29~20_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux29~18_combout\,
	datad => \mips_cpu|dp|rf|Mux29~20_combout\,
	combout => \mips_cpu|dp|rf|Mux29~21_combout\);

-- Location: FF_X17_Y11_N25
\mips_cpu|dp|rf|R27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(2));

-- Location: FF_X17_Y11_N3
\mips_cpu|dp|rf|R31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~150_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(2));

-- Location: LCCOMB_X17_Y11_N24
\mips_cpu|dp|rf|Mux29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~16_combout\ = (\mips_cpu|dp|rf|Mux29~15_combout\ & (((\mips_cpu|dp|rf|R31\(2))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))) # (!\mips_cpu|dp|rf|Mux29~15_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R27\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~15_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(2),
	datad => \mips_cpu|dp|rf|R31\(2),
	combout => \mips_cpu|dp|rf|Mux29~16_combout\);

-- Location: LCCOMB_X23_Y20_N10
\mips_cpu|dp|rf|Mux29~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~22_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux29~21_combout\ & ((\mips_cpu|dp|rf|Mux29~16_combout\))) # (!\mips_cpu|dp|rf|Mux29~21_combout\ & (\mips_cpu|dp|rf|Mux29~14_combout\)))) 
-- # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux29~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux29~14_combout\,
	datac => \mips_cpu|dp|rf|Mux29~21_combout\,
	datad => \mips_cpu|dp|rf|Mux29~16_combout\,
	combout => \mips_cpu|dp|rf|Mux29~22_combout\);

-- Location: LCCOMB_X23_Y20_N28
\mips_cpu|dp|rf|Mux29~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~23_combout\ = (\mips_cpu|dp|rf|Mux29~12_combout\ & (((\mips_cpu|dp|rf|Mux29~7_combout\)))) # (!\mips_cpu|dp|rf|Mux29~12_combout\ & (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux29~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux29~7_combout\,
	datac => \mips_cpu|dp|rf|Mux29~12_combout\,
	datad => \mips_cpu|dp|rf|Mux29~22_combout\,
	combout => \mips_cpu|dp|rf|Mux29~23_combout\);

-- Location: LCCOMB_X27_Y18_N28
\mips_cpu|dp|wrmux|y[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[3]~0_combout\ = (\mips_cpu|c|md|aluop[0]~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14))))) # (!\mips_cpu|c|md|aluop[0]~0_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|aluop[0]~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|wrmux|y[3]~0_combout\);

-- Location: LCCOMB_X19_Y12_N16
\mips_cpu|dp|rf|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~1_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~1_combout\);

-- Location: FF_X20_Y13_N9
\mips_cpu|dp|rf|R26[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(25));

-- Location: FF_X17_Y13_N1
\mips_cpu|dp|rf|R22[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(25));

-- Location: FF_X17_Y13_N3
\mips_cpu|dp|rf|R18[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(25));

-- Location: LCCOMB_X17_Y13_N0
\mips_cpu|dp|rf|Mux38~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R22\(25))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R18\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(25),
	datad => \mips_cpu|dp|rf|R18\(25),
	combout => \mips_cpu|dp|rf|Mux38~4_combout\);

-- Location: LCCOMB_X20_Y13_N8
\mips_cpu|dp|rf|Mux38~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux38~4_combout\ & (\mips_cpu|dp|rf|R30\(25))) # (!\mips_cpu|dp|rf|Mux38~4_combout\ & ((\mips_cpu|dp|rf|R26\(25)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R26\(25),
	datad => \mips_cpu|dp|rf|Mux38~4_combout\,
	combout => \mips_cpu|dp|rf|Mux38~5_combout\);

-- Location: LCCOMB_X20_Y13_N4
\mips_cpu|dp|rf|Mux38~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux38~5_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux38~7_combout\ & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~7_combout\,
	datab => \mips_cpu|dp|rf|Mux38~5_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux38~8_combout\);

-- Location: FF_X24_Y18_N5
\mips_cpu|dp|rf|R21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(25));

-- Location: FF_X27_Y15_N13
\mips_cpu|dp|rf|R25[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(25));

-- Location: LCCOMB_X27_Y15_N12
\mips_cpu|dp|rf|Mux38~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(25)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(25) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux38~2_combout\);

-- Location: LCCOMB_X24_Y18_N4
\mips_cpu|dp|rf|Mux38~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux38~2_combout\ & (\mips_cpu|dp|rf|R29\(25))) # (!\mips_cpu|dp|rf|Mux38~2_combout\ & ((\mips_cpu|dp|rf|R21\(25)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(25),
	datad => \mips_cpu|dp|rf|Mux38~2_combout\,
	combout => \mips_cpu|dp|rf|Mux38~3_combout\);

-- Location: LCCOMB_X20_Y13_N24
\mips_cpu|dp|rf|Mux38~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux38~8_combout\ & (\mips_cpu|dp|rf|Mux38~10_combout\)) # (!\mips_cpu|dp|rf|Mux38~8_combout\ & ((\mips_cpu|dp|rf|Mux38~3_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux38~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~10_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux38~8_combout\,
	datad => \mips_cpu|dp|rf|Mux38~3_combout\,
	combout => \mips_cpu|dp|rf|Mux38~11_combout\);

-- Location: FF_X21_Y17_N5
\mips_cpu|dp|rf|R3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(25));

-- Location: FF_X19_Y17_N11
\mips_cpu|dp|rf|R1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(25));

-- Location: FF_X17_Y16_N1
\mips_cpu|dp|rf|R5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(25));

-- Location: FF_X17_Y16_N19
\mips_cpu|dp|rf|R7[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(25));

-- Location: LCCOMB_X17_Y16_N0
\mips_cpu|dp|rf|Mux38~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~13_combout\ = (\mips_cpu|dp|rf|Mux38~12_combout\ & (((\mips_cpu|dp|rf|R7\(25))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))) # (!\mips_cpu|dp|rf|Mux38~12_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R5\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~12_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(25),
	datad => \mips_cpu|dp|rf|R7\(25),
	combout => \mips_cpu|dp|rf|Mux38~13_combout\);

-- Location: LCCOMB_X17_Y16_N28
\mips_cpu|dp|rf|Mux38~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux38~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(25) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~4_combout\,
	datab => \mips_cpu|dp|rf|R1\(25),
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux38~13_combout\,
	combout => \mips_cpu|dp|rf|Mux38~14_combout\);

-- Location: LCCOMB_X21_Y17_N4
\mips_cpu|dp|rf|Mux38~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux38~14_combout\ & ((\mips_cpu|dp|rf|R3\(25)))) # (!\mips_cpu|dp|rf|Mux38~14_combout\ & (\mips_cpu|dp|rf|R2\(25))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(25),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(25),
	datad => \mips_cpu|dp|rf|Mux38~14_combout\,
	combout => \mips_cpu|dp|rf|Mux38~15_combout\);

-- Location: LCCOMB_X20_Y13_N18
\mips_cpu|dp|rf|Mux38~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux38~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux38~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux38~11_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux38~15_combout\,
	combout => \mips_cpu|dp|rf|Mux38~16_combout\);

-- Location: FF_X24_Y13_N19
\mips_cpu|dp|rf|R11[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(25));

-- Location: FF_X24_Y21_N1
\mips_cpu|dp|rf|R8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(25));

-- Location: FF_X24_Y17_N9
\mips_cpu|dp|rf|R9[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(25));

-- Location: LCCOMB_X24_Y17_N8
\mips_cpu|dp|rf|Mux38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R9\(25)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R8\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R8\(25),
	datac => \mips_cpu|dp|rf|R9\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux38~0_combout\);

-- Location: LCCOMB_X24_Y13_N18
\mips_cpu|dp|rf|Mux38~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux38~0_combout\ & ((\mips_cpu|dp|rf|R11\(25)))) # (!\mips_cpu|dp|rf|Mux38~0_combout\ & (\mips_cpu|dp|rf|R10\(25))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R11\(25),
	datad => \mips_cpu|dp|rf|Mux38~0_combout\,
	combout => \mips_cpu|dp|rf|Mux38~1_combout\);

-- Location: LCCOMB_X20_Y13_N12
\mips_cpu|dp|rf|Mux38~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~19_combout\ = (\mips_cpu|dp|rf|Mux38~16_combout\ & ((\mips_cpu|dp|rf|Mux38~18_combout\) # ((!\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux38~16_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\ & 
-- \mips_cpu|dp|rf|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~18_combout\,
	datab => \mips_cpu|dp|rf|Mux38~16_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux38~1_combout\,
	combout => \mips_cpu|dp|rf|Mux38~19_combout\);

-- Location: LCCOMB_X22_Y20_N8
\mips_cpu|dp|srcbmux|y[25]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[25]~15_combout\ = (\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|md|Decoder0~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9),
	combout => \mips_cpu|dp|srcbmux|y[25]~15_combout\);

-- Location: LCCOMB_X19_Y17_N26
\mips_cpu|dp|srcbmux|y[25]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[25]~16_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & ((\mips_cpu|dp|srcbmux|y[25]~15_combout\) # ((\mips_cpu|dp|srcbmux|y[26]~6_combout\)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & (((\mips_cpu|dp|rf|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[25]~15_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux6~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[25]~16_combout\);

-- Location: LCCOMB_X19_Y17_N2
\mips_cpu|dp|alu|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux38~19_combout\ & ((\mips_cpu|dp|srcbmux|y[25]~16_combout\) # (\mips_cpu|c|ad|Mux2~3_combout\))) # (!\mips_cpu|dp|rf|Mux38~19_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[25]~16_combout\ & \mips_cpu|c|ad|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~19_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[25]~16_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux6~0_combout\);

-- Location: LCCOMB_X20_Y17_N30
\mips_cpu|dp|alu|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~1_combout\ = (\mips_cpu|dp|alu|Mux6~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~52_combout\,
	datad => \mips_cpu|dp|alu|Mux6~0_combout\,
	combout => \mips_cpu|dp|alu|Mux6~1_combout\);

-- Location: LCCOMB_X14_Y17_N6
\mips_cpu|dp|resmux|y[25]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[25]~52_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(25),
	combout => \mips_cpu|dp|resmux|y[25]~52_combout\);

-- Location: LCCOMB_X14_Y17_N8
\mips_cpu|dp|resmux|y[25]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[25]~53_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux6~1_combout\) # ((\mips_cpu|dp|resmux|y[31]~27_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (((!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- \mips_cpu|dp|resmux|y[25]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|alu|Mux6~1_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datad => \mips_cpu|dp|resmux|y[25]~52_combout\,
	combout => \mips_cpu|dp|resmux|y[25]~53_combout\);

-- Location: LCCOMB_X14_Y17_N26
\mips_cpu|dp|resmux|y[25]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[25]~54_combout\ = (\mips_cpu|dp|resmux|y[31]~25_combout\ & ((\mips_cpu|dp|resmux|y[25]~53_combout\ & (\Timer|CompareR\(25))) # (!\mips_cpu|dp|resmux|y[25]~53_combout\ & ((\Timer|CounterR\(25)))))) # 
-- (!\mips_cpu|dp|resmux|y[31]~25_combout\ & (((\mips_cpu|dp|resmux|y[25]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~25_combout\,
	datab => \Timer|CompareR\(25),
	datac => \mips_cpu|dp|resmux|y[25]~53_combout\,
	datad => \Timer|CounterR\(25),
	combout => \mips_cpu|dp|resmux|y[25]~54_combout\);

-- Location: LCCOMB_X14_Y17_N30
\mips_cpu|dp|resmux|y[25]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[25]~55_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[25]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datac => \mips_cpu|dp|resmux|y[25]~54_combout\,
	combout => \mips_cpu|dp|resmux|y[25]~55_combout\);

-- Location: FF_X24_Y18_N27
\mips_cpu|dp|rf|R10[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(25));

-- Location: LCCOMB_X24_Y21_N0
\mips_cpu|dp|rf|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R9\(25)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\mips_cpu|dp|rf|R8\(25) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\mips_cpu|dp|rf|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux6~0_combout\ & (\mips_cpu|dp|rf|R11\(25))) # (!\mips_cpu|dp|rf|Mux6~0_combout\ & ((\mips_cpu|dp|rf|R10\(25)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R10\(25),
	datad => \mips_cpu|dp|rf|Mux6~0_combout\,
	combout => \mips_cpu|dp|rf|Mux6~1_combout\);

-- Location: FF_X19_Y17_N9
\mips_cpu|dp|rf|R2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(25));

-- Location: LCCOMB_X19_Y17_N8
\mips_cpu|dp|rf|Mux6~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~15_combout\ = (\mips_cpu|dp|rf|Mux6~14_combout\ & ((\mips_cpu|dp|rf|R3\(25)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux6~14_combout\ & (((\mips_cpu|dp|rf|R2\(25) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(25),
	datac => \mips_cpu|dp|rf|R2\(25),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux6~15_combout\);

-- Location: FF_X15_Y18_N3
\mips_cpu|dp|rf|R16[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(25));

-- Location: FF_X15_Y18_N1
\mips_cpu|dp|rf|R24[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(25));

-- Location: LCCOMB_X15_Y18_N2
\mips_cpu|dp|rf|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(25)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(25),
	datad => \mips_cpu|dp|rf|R24\(25),
	combout => \mips_cpu|dp|rf|Mux6~6_combout\);

-- Location: FF_X15_Y14_N3
\mips_cpu|dp|rf|R28[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(25));

-- Location: FF_X15_Y14_N25
\mips_cpu|dp|rf|R20[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(25));

-- Location: LCCOMB_X15_Y14_N2
\mips_cpu|dp|rf|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux6~6_combout\ & (\mips_cpu|dp|rf|R28\(25))) # (!\mips_cpu|dp|rf|Mux6~6_combout\ & ((\mips_cpu|dp|rf|R20\(25)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|Mux6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|Mux6~6_combout\,
	datac => \mips_cpu|dp|rf|R28\(25),
	datad => \mips_cpu|dp|rf|R20\(25),
	combout => \mips_cpu|dp|rf|Mux6~7_combout\);

-- Location: LCCOMB_X16_Y14_N12
\mips_cpu|dp|rf|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux6~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & \mips_cpu|dp|rf|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux6~7_combout\,
	combout => \mips_cpu|dp|rf|Mux6~8_combout\);

-- Location: FF_X27_Y11_N17
\mips_cpu|dp|rf|R29[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(25));

-- Location: FF_X27_Y15_N31
\mips_cpu|dp|rf|R17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(25));

-- Location: LCCOMB_X27_Y15_N30
\mips_cpu|dp|rf|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)) # ((\mips_cpu|dp|rf|R25\(25))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R17\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R17\(25),
	datad => \mips_cpu|dp|rf|R25\(25),
	combout => \mips_cpu|dp|rf|Mux6~2_combout\);

-- Location: LCCOMB_X27_Y11_N16
\mips_cpu|dp|rf|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux6~2_combout\ & ((\mips_cpu|dp|rf|R29\(25)))) # (!\mips_cpu|dp|rf|Mux6~2_combout\ & (\mips_cpu|dp|rf|R21\(25))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(25),
	datad => \mips_cpu|dp|rf|Mux6~2_combout\,
	combout => \mips_cpu|dp|rf|Mux6~3_combout\);

-- Location: FF_X14_Y17_N21
\mips_cpu|dp|rf|R27[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(25));

-- Location: FF_X21_Y13_N7
\mips_cpu|dp|rf|R19[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~55_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(25));

-- Location: LCCOMB_X21_Y13_N6
\mips_cpu|dp|rf|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(25))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(25),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux6~9_combout\);

-- Location: LCCOMB_X14_Y17_N20
\mips_cpu|dp|rf|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux6~9_combout\ & (\mips_cpu|dp|rf|R31\(25))) # (!\mips_cpu|dp|rf|Mux6~9_combout\ & ((\mips_cpu|dp|rf|R27\(25)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(25),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(25),
	datad => \mips_cpu|dp|rf|Mux6~9_combout\,
	combout => \mips_cpu|dp|rf|Mux6~10_combout\);

-- Location: LCCOMB_X19_Y17_N28
\mips_cpu|dp|rf|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux6~8_combout\ & ((\mips_cpu|dp|rf|Mux6~10_combout\))) # (!\mips_cpu|dp|rf|Mux6~8_combout\ & (\mips_cpu|dp|rf|Mux6~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux6~8_combout\,
	datac => \mips_cpu|dp|rf|Mux6~3_combout\,
	datad => \mips_cpu|dp|rf|Mux6~10_combout\,
	combout => \mips_cpu|dp|rf|Mux6~11_combout\);

-- Location: LCCOMB_X19_Y17_N6
\mips_cpu|dp|rf|Mux6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\) # ((\mips_cpu|dp|rf|Mux6~11_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (!\mips_cpu|dp|rf|Mux16~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux6~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux6~15_combout\,
	datad => \mips_cpu|dp|rf|Mux6~11_combout\,
	combout => \mips_cpu|dp|rf|Mux6~16_combout\);

-- Location: LCCOMB_X19_Y17_N16
\mips_cpu|dp|rf|Mux6~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux6~16_combout\ & (\mips_cpu|dp|rf|Mux6~18_combout\)) # (!\mips_cpu|dp|rf|Mux6~16_combout\ & ((\mips_cpu|dp|rf|Mux6~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~18_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux6~1_combout\,
	datad => \mips_cpu|dp|rf|Mux6~16_combout\,
	combout => \mips_cpu|dp|rf|Mux6~19_combout\);

-- Location: LCCOMB_X17_Y18_N24
\mips_cpu|dp|rf|Mux63~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~2_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux63~2_combout\);

-- Location: FF_X21_Y18_N11
\mips_cpu|dp|rf|R3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(11));

-- Location: FF_X21_Y14_N15
\mips_cpu|dp|rf|R4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(11));

-- Location: FF_X21_Y14_N13
\mips_cpu|dp|rf|R6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(11));

-- Location: LCCOMB_X21_Y14_N12
\mips_cpu|dp|rf|Mux52~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(11)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(11) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(11),
	datac => \mips_cpu|dp|rf|R6\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux52~12_combout\);

-- Location: FF_X19_Y14_N9
\mips_cpu|dp|rf|R5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(11));

-- Location: LCCOMB_X19_Y14_N8
\mips_cpu|dp|rf|Mux52~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~13_combout\ = (\mips_cpu|dp|rf|Mux52~12_combout\ & ((\mips_cpu|dp|rf|R7\(11)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux52~12_combout\ & (((\mips_cpu|dp|rf|R5\(11) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(11),
	datab => \mips_cpu|dp|rf|Mux52~12_combout\,
	datac => \mips_cpu|dp|rf|R5\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux52~13_combout\);

-- Location: LCCOMB_X19_Y14_N12
\mips_cpu|dp|rf|Mux52~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux52~13_combout\))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(11))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(11),
	datab => \mips_cpu|dp|rf|Mux52~13_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux63~4_combout\,
	combout => \mips_cpu|dp|rf|Mux52~14_combout\);

-- Location: LCCOMB_X21_Y18_N10
\mips_cpu|dp|rf|Mux52~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux52~14_combout\ & ((\mips_cpu|dp|rf|R3\(11)))) # (!\mips_cpu|dp|rf|Mux52~14_combout\ & (\mips_cpu|dp|rf|R2\(11))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(11),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(11),
	datad => \mips_cpu|dp|rf|Mux52~14_combout\,
	combout => \mips_cpu|dp|rf|Mux52~15_combout\);

-- Location: FF_X17_Y18_N31
\mips_cpu|dp|rf|R20[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(11));

-- Location: LCCOMB_X17_Y18_N30
\mips_cpu|dp|rf|Mux52~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~7_combout\ = (\mips_cpu|dp|rf|Mux52~6_combout\ & (((\mips_cpu|dp|rf|R28\(11))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux52~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(11),
	datad => \mips_cpu|dp|rf|R28\(11),
	combout => \mips_cpu|dp|rf|Mux52~7_combout\);

-- Location: LCCOMB_X17_Y18_N26
\mips_cpu|dp|rf|Mux52~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux52~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & \mips_cpu|dp|rf|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux52~7_combout\,
	combout => \mips_cpu|dp|rf|Mux52~8_combout\);

-- Location: FF_X21_Y13_N5
\mips_cpu|dp|rf|R23[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(11));

-- Location: LCCOMB_X21_Y13_N4
\mips_cpu|dp|rf|Mux52~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(11)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(11) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux52~9_combout\);

-- Location: LCCOMB_X14_Y17_N0
\mips_cpu|dp|rf|Mux52~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux52~9_combout\ & ((\mips_cpu|dp|rf|R31\(11)))) # (!\mips_cpu|dp|rf|Mux52~9_combout\ & (\mips_cpu|dp|rf|R27\(11))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|Mux52~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|Mux52~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(11),
	datad => \mips_cpu|dp|rf|R31\(11),
	combout => \mips_cpu|dp|rf|Mux52~10_combout\);

-- Location: LCCOMB_X17_Y18_N12
\mips_cpu|dp|rf|Mux52~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux52~8_combout\ & ((\mips_cpu|dp|rf|Mux52~10_combout\))) # (!\mips_cpu|dp|rf|Mux52~8_combout\ & (\mips_cpu|dp|rf|Mux52~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux52~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux52~8_combout\,
	datad => \mips_cpu|dp|rf|Mux52~10_combout\,
	combout => \mips_cpu|dp|rf|Mux52~11_combout\);

-- Location: LCCOMB_X17_Y18_N22
\mips_cpu|dp|rf|Mux52~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\) # (\mips_cpu|dp|rf|Mux52~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux52~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux52~15_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux52~11_combout\,
	combout => \mips_cpu|dp|rf|Mux52~16_combout\);

-- Location: FF_X24_Y11_N11
\mips_cpu|dp|rf|R9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~111_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(11));

-- Location: LCCOMB_X24_Y11_N10
\mips_cpu|dp|rf|Mux52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R9\(11)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(11),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R9\(11),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux52~0_combout\);

-- Location: LCCOMB_X24_Y18_N28
\mips_cpu|dp|rf|Mux52~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux52~0_combout\ & ((\mips_cpu|dp|rf|R11\(11)))) # (!\mips_cpu|dp|rf|Mux52~0_combout\ & (\mips_cpu|dp|rf|R10\(11))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R10\(11),
	datac => \mips_cpu|dp|rf|Mux52~0_combout\,
	datad => \mips_cpu|dp|rf|R11\(11),
	combout => \mips_cpu|dp|rf|Mux52~1_combout\);

-- Location: LCCOMB_X24_Y18_N0
\mips_cpu|dp|rf|Mux52~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux52~16_combout\ & (\mips_cpu|dp|rf|Mux52~18_combout\)) # (!\mips_cpu|dp|rf|Mux52~16_combout\ & ((\mips_cpu|dp|rf|Mux52~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~18_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux52~16_combout\,
	datad => \mips_cpu|dp|rf|Mux52~1_combout\,
	combout => \mips_cpu|dp|rf|Mux52~19_combout\);

-- Location: LCCOMB_X24_Y18_N10
\mips_cpu|dp|alu|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[11]~32_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|rf|Mux52~19_combout\))) # (!\mips_cpu|dp|srcbmux|y[11]~32_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|rf|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[11]~32_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|rf|Mux52~19_combout\,
	combout => \mips_cpu|dp|alu|Mux20~0_combout\);

-- Location: LCCOMB_X24_Y18_N12
\mips_cpu|dp|alu|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~1_combout\ = (\mips_cpu|dp|alu|Mux20~0_combout\) # ((\mips_cpu|dp|alu|Add0~24_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~24_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux20~0_combout\,
	combout => \mips_cpu|dp|alu|Mux20~1_combout\);

-- Location: LCCOMB_X27_Y18_N16
\mips_cpu|dp|wrmux|y[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[0]~3_combout\ = (\mips_cpu|c|md|aluop[0]~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11))))) # (!\mips_cpu|c|md|aluop[0]~0_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|aluop[0]~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|wrmux|y[0]~3_combout\);

-- Location: LCCOMB_X26_Y16_N20
\mips_cpu|dp|rf|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~38_combout\ = (\mips_cpu|dp|rf|Decoder0~35_combout\ & (!\mips_cpu|dp|wrmux|y[1]~1_combout\ & !\mips_cpu|dp|wrmux|y[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~35_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~38_combout\);

-- Location: FF_X22_Y18_N3
\mips_cpu|dp|rf|R12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(10));

-- Location: FF_X22_Y18_N25
\mips_cpu|dp|rf|R13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(10));

-- Location: LCCOMB_X22_Y18_N24
\mips_cpu|dp|rf|Mux53~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(10)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(10) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R12\(10),
	datac => \mips_cpu|dp|rf|R13\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux53~17_combout\);

-- Location: FF_X21_Y18_N17
\mips_cpu|dp|rf|R14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(10));

-- Location: FF_X22_Y16_N31
\mips_cpu|dp|rf|R15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(10));

-- Location: LCCOMB_X21_Y18_N16
\mips_cpu|dp|rf|Mux53~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux53~17_combout\ & ((\mips_cpu|dp|rf|R15\(10)))) # (!\mips_cpu|dp|rf|Mux53~17_combout\ & (\mips_cpu|dp|rf|R14\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux53~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux53~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(10),
	datad => \mips_cpu|dp|rf|R15\(10),
	combout => \mips_cpu|dp|rf|Mux53~18_combout\);

-- Location: FF_X19_Y21_N21
\mips_cpu|dp|rf|R26[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[10]~115_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(10));

-- Location: FF_X15_Y13_N17
\mips_cpu|dp|rf|R22[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(10));

-- Location: LCCOMB_X15_Y13_N16
\mips_cpu|dp|rf|Mux53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R22\(10)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux53~0_combout\);

-- Location: LCCOMB_X15_Y13_N28
\mips_cpu|dp|rf|Mux53~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux53~0_combout\ & (\mips_cpu|dp|rf|R30\(10))) # (!\mips_cpu|dp|rf|Mux53~0_combout\ & ((\mips_cpu|dp|rf|R26\(10)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R26\(10),
	datad => \mips_cpu|dp|rf|Mux53~0_combout\,
	combout => \mips_cpu|dp|rf|Mux53~1_combout\);

-- Location: FF_X16_Y12_N5
\mips_cpu|dp|rf|R21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(10));

-- Location: FF_X27_Y15_N15
\mips_cpu|dp|rf|R17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(10));

-- Location: FF_X27_Y15_N5
\mips_cpu|dp|rf|R25[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(10));

-- Location: LCCOMB_X27_Y15_N4
\mips_cpu|dp|rf|Mux53~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(10)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(10) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R17\(10),
	datac => \mips_cpu|dp|rf|R25\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux53~2_combout\);

-- Location: LCCOMB_X16_Y12_N4
\mips_cpu|dp|rf|Mux53~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux53~2_combout\ & (\mips_cpu|dp|rf|R29\(10))) # (!\mips_cpu|dp|rf|Mux53~2_combout\ & ((\mips_cpu|dp|rf|R21\(10)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(10),
	datad => \mips_cpu|dp|rf|Mux53~2_combout\,
	combout => \mips_cpu|dp|rf|Mux53~3_combout\);

-- Location: LCCOMB_X15_Y13_N6
\mips_cpu|dp|rf|Mux53~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # (\mips_cpu|dp|rf|Mux53~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux53~5_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux53~3_combout\,
	combout => \mips_cpu|dp|rf|Mux53~6_combout\);

-- Location: LCCOMB_X15_Y13_N8
\mips_cpu|dp|rf|Mux53~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux53~6_combout\ & (\mips_cpu|dp|rf|Mux53~8_combout\)) # (!\mips_cpu|dp|rf|Mux53~6_combout\ & ((\mips_cpu|dp|rf|Mux53~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~8_combout\,
	datab => \mips_cpu|dp|rf|Mux53~1_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux53~6_combout\,
	combout => \mips_cpu|dp|rf|Mux53~9_combout\);

-- Location: FF_X21_Y15_N21
\mips_cpu|dp|rf|R1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(10));

-- Location: LCCOMB_X17_Y14_N26
\mips_cpu|dp|rf|Mux53~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux53~13_combout\) # ((!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux63~3_combout\ & \mips_cpu|dp|rf|R1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~13_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(10),
	combout => \mips_cpu|dp|rf|Mux53~14_combout\);

-- Location: FF_X21_Y18_N31
\mips_cpu|dp|rf|R3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(10));

-- Location: LCCOMB_X21_Y18_N30
\mips_cpu|dp|rf|Mux53~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~15_combout\ = (\mips_cpu|dp|rf|Mux53~14_combout\ & (((\mips_cpu|dp|rf|R3\(10)) # (!\mips_cpu|dp|rf|Mux63~2_combout\)))) # (!\mips_cpu|dp|rf|Mux53~14_combout\ & (\mips_cpu|dp|rf|R2\(10) & ((\mips_cpu|dp|rf|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(10),
	datab => \mips_cpu|dp|rf|Mux53~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(10),
	datad => \mips_cpu|dp|rf|Mux63~2_combout\,
	combout => \mips_cpu|dp|rf|Mux53~15_combout\);

-- Location: LCCOMB_X15_Y13_N18
\mips_cpu|dp|rf|Mux53~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux53~11_combout\) # ((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux53~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~11_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux53~15_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux53~16_combout\);

-- Location: LCCOMB_X15_Y13_N4
\mips_cpu|dp|rf|Mux53~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux53~16_combout\ & (\mips_cpu|dp|rf|Mux53~18_combout\)) # (!\mips_cpu|dp|rf|Mux53~16_combout\ & ((\mips_cpu|dp|rf|Mux53~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux53~18_combout\,
	datac => \mips_cpu|dp|rf|Mux53~9_combout\,
	datad => \mips_cpu|dp|rf|Mux53~16_combout\,
	combout => \mips_cpu|dp|rf|Mux53~19_combout\);

-- Location: LCCOMB_X21_Y15_N28
\mips_cpu|dp|srcbmux|y[10]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[10]~33_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10) & (!\mips_cpu|c|md|Decoder0~2_combout\))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux21~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10),
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux21~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[10]~33_combout\);

-- Location: LCCOMB_X15_Y13_N12
\mips_cpu|dp|alu|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|srcbmux|y[10]~33_combout\) # (\mips_cpu|dp|rf|Mux53~19_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[10]~33_combout\ & \mips_cpu|dp|rf|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[10]~33_combout\,
	datac => \mips_cpu|dp|rf|Mux53~19_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux21~0_combout\);

-- Location: LCCOMB_X15_Y13_N14
\mips_cpu|dp|alu|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~1_combout\ = (\mips_cpu|dp|alu|Mux21~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~22_combout\,
	datad => \mips_cpu|dp|alu|Mux21~0_combout\,
	combout => \mips_cpu|dp|alu|Mux21~1_combout\);

-- Location: FF_X24_Y16_N7
\mips_cpu|dp|rf|R14[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(27));

-- Location: LCCOMB_X21_Y20_N28
\mips_cpu|dp|rf|Mux36~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R14\(27)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|R14\(27),
	combout => \mips_cpu|dp|rf|Mux36~17_combout\);

-- Location: LCCOMB_X22_Y16_N10
\mips_cpu|dp|rf|Mux36~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux36~17_combout\ & ((\mips_cpu|dp|rf|R15\(27)))) # (!\mips_cpu|dp|rf|Mux36~17_combout\ & (\mips_cpu|dp|rf|R13\(27))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux36~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux36~17_combout\,
	datac => \mips_cpu|dp|rf|R13\(27),
	datad => \mips_cpu|dp|rf|R15\(27),
	combout => \mips_cpu|dp|rf|Mux36~18_combout\);

-- Location: FF_X21_Y17_N11
\mips_cpu|dp|rf|R3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(27));

-- Location: FF_X23_Y13_N29
\mips_cpu|dp|rf|R6[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(27));

-- Location: LCCOMB_X23_Y13_N28
\mips_cpu|dp|rf|Mux36~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(27)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(27) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(27),
	datac => \mips_cpu|dp|rf|R6\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux36~12_combout\);

-- Location: LCCOMB_X17_Y16_N20
\mips_cpu|dp|rf|Mux36~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux36~12_combout\ & (\mips_cpu|dp|rf|R7\(27))) # (!\mips_cpu|dp|rf|Mux36~12_combout\ & ((\mips_cpu|dp|rf|R5\(27)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(27),
	datad => \mips_cpu|dp|rf|Mux36~12_combout\,
	combout => \mips_cpu|dp|rf|Mux36~13_combout\);

-- Location: LCCOMB_X17_Y14_N20
\mips_cpu|dp|rf|Mux36~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux36~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(27) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(27),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux36~13_combout\,
	combout => \mips_cpu|dp|rf|Mux36~14_combout\);

-- Location: LCCOMB_X21_Y17_N10
\mips_cpu|dp|rf|Mux36~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux36~14_combout\ & ((\mips_cpu|dp|rf|R3\(27)))) # (!\mips_cpu|dp|rf|Mux36~14_combout\ & (\mips_cpu|dp|rf|R2\(27))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(27),
	datac => \mips_cpu|dp|rf|R3\(27),
	datad => \mips_cpu|dp|rf|Mux36~14_combout\,
	combout => \mips_cpu|dp|rf|Mux36~15_combout\);

-- Location: FF_X17_Y22_N11
\mips_cpu|dp|rf|R31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(27));

-- Location: FF_X16_Y22_N17
\mips_cpu|dp|rf|R27[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(27));

-- Location: LCCOMB_X16_Y22_N16
\mips_cpu|dp|rf|Mux36~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~10_combout\ = (\mips_cpu|dp|rf|Mux36~9_combout\ & ((\mips_cpu|dp|rf|R31\(27)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux36~9_combout\ & (((\mips_cpu|dp|rf|R27\(27) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~9_combout\,
	datab => \mips_cpu|dp|rf|R31\(27),
	datac => \mips_cpu|dp|rf|R27\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux36~10_combout\);

-- Location: FF_X15_Y14_N1
\mips_cpu|dp|rf|R20[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(27));

-- Location: FF_X15_Y18_N17
\mips_cpu|dp|rf|R24[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(27));

-- Location: LCCOMB_X15_Y18_N16
\mips_cpu|dp|rf|Mux36~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(27)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux36~6_combout\);

-- Location: LCCOMB_X15_Y14_N0
\mips_cpu|dp|rf|Mux36~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux36~6_combout\ & (\mips_cpu|dp|rf|R28\(27))) # (!\mips_cpu|dp|rf|Mux36~6_combout\ & ((\mips_cpu|dp|rf|R20\(27)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(27),
	datad => \mips_cpu|dp|rf|Mux36~6_combout\,
	combout => \mips_cpu|dp|rf|Mux36~7_combout\);

-- Location: FF_X20_Y21_N17
\mips_cpu|dp|rf|R26[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(27));

-- Location: FF_X20_Y21_N3
\mips_cpu|dp|rf|R30[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~47_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(27));

-- Location: LCCOMB_X20_Y21_N16
\mips_cpu|dp|rf|Mux36~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~5_combout\ = (\mips_cpu|dp|rf|Mux36~4_combout\ & (((\mips_cpu|dp|rf|R30\(27))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))) # (!\mips_cpu|dp|rf|Mux36~4_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R26\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~4_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R26\(27),
	datad => \mips_cpu|dp|rf|R30\(27),
	combout => \mips_cpu|dp|rf|Mux36~5_combout\);

-- Location: LCCOMB_X21_Y14_N8
\mips_cpu|dp|rf|Mux36~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|Mux36~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux36~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux36~7_combout\,
	datad => \mips_cpu|dp|rf|Mux36~5_combout\,
	combout => \mips_cpu|dp|rf|Mux36~8_combout\);

-- Location: LCCOMB_X21_Y14_N2
\mips_cpu|dp|rf|Mux36~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~11_combout\ = (\mips_cpu|dp|rf|Mux36~8_combout\ & (((\mips_cpu|dp|rf|Mux36~10_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux36~8_combout\ & (\mips_cpu|dp|rf|Mux36~3_combout\ & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~3_combout\,
	datab => \mips_cpu|dp|rf|Mux36~10_combout\,
	datac => \mips_cpu|dp|rf|Mux36~8_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux36~11_combout\);

-- Location: LCCOMB_X21_Y14_N28
\mips_cpu|dp|rf|Mux36~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux36~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux36~15_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux36~11_combout\,
	combout => \mips_cpu|dp|rf|Mux36~16_combout\);

-- Location: LCCOMB_X21_Y14_N30
\mips_cpu|dp|rf|Mux36~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux36~16_combout\ & ((\mips_cpu|dp|rf|Mux36~18_combout\))) # (!\mips_cpu|dp|rf|Mux36~16_combout\ & (\mips_cpu|dp|rf|Mux36~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~1_combout\,
	datab => \mips_cpu|dp|rf|Mux36~18_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux36~16_combout\,
	combout => \mips_cpu|dp|rf|Mux36~19_combout\);

-- Location: LCCOMB_X21_Y14_N0
\mips_cpu|dp|alu|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux36~19_combout\) # (\mips_cpu|dp|srcbmux|y[27]~12_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux36~19_combout\ & \mips_cpu|dp|srcbmux|y[27]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|Mux36~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[27]~12_combout\,
	combout => \mips_cpu|dp|alu|Mux4~0_combout\);

-- Location: LCCOMB_X21_Y14_N18
\mips_cpu|dp|alu|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~1_combout\ = (\mips_cpu|dp|alu|Mux4~0_combout\) # ((\mips_cpu|dp|alu|Add0~56_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~56_combout\,
	datab => \mips_cpu|dp|alu|Mux4~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux4~1_combout\);

-- Location: LCCOMB_X22_Y14_N0
\mips_cpu|dp|alu|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~1_combout\ = (\mips_cpu|dp|alu|Mux15~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~34_combout\ & !\mips_cpu|c|ad|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux15~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~34_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux15~1_combout\);

-- Location: LCCOMB_X22_Y17_N10
\mips_cpu|dp|srcbmux|y[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[15]~28_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (!\mips_cpu|c|md|Decoder0~2_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15),
	datad => \mips_cpu|dp|rf|Mux16~24_combout\,
	combout => \mips_cpu|dp|srcbmux|y[15]~28_combout\);

-- Location: LCCOMB_X22_Y17_N28
\mips_cpu|dp|alu|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux48~19_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|srcbmux|y[15]~28_combout\))) # (!\mips_cpu|dp|rf|Mux48~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|srcbmux|y[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|rf|Mux48~19_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[15]~28_combout\,
	combout => \mips_cpu|dp|alu|Mux16~0_combout\);

-- Location: LCCOMB_X19_Y18_N30
\mips_cpu|dp|alu|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~1_combout\ = (\mips_cpu|dp|alu|Mux16~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~32_combout\ & !\mips_cpu|c|ad|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~32_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|alu|Mux16~0_combout\,
	combout => \mips_cpu|dp|alu|Mux16~1_combout\);

-- Location: LCCOMB_X23_Y18_N28
\mips_cpu|dp|alu|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~1_combout\ = (\mips_cpu|dp|alu|Mux17~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~30_combout\ & !\mips_cpu|c|ad|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux17~0_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~30_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux17~1_combout\);

-- Location: LCCOMB_X19_Y18_N24
\Decoder|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~3_combout\ = (!\mips_cpu|dp|alu|Mux16~1_combout\ & !\mips_cpu|dp|alu|Mux17~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|alu|Mux16~1_combout\,
	datad => \mips_cpu|dp|alu|Mux17~1_combout\,
	combout => \Decoder|Equal1~3_combout\);

-- Location: LCCOMB_X19_Y18_N18
\Decoder|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~4_combout\ = (\mips_cpu|dp|alu|Mux14~1_combout\ & (\mips_cpu|dp|alu|Mux4~1_combout\ & (\mips_cpu|dp|alu|Mux15~1_combout\ & \Decoder|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux14~1_combout\,
	datab => \mips_cpu|dp|alu|Mux4~1_combout\,
	datac => \mips_cpu|dp|alu|Mux15~1_combout\,
	datad => \Decoder|Equal1~3_combout\,
	combout => \Decoder|Equal1~4_combout\);

-- Location: LCCOMB_X20_Y15_N12
\mips_cpu|dp|alu|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~1_combout\ = (\mips_cpu|dp|alu|Mux13~0_combout\) # ((\mips_cpu|dp|alu|Add0~38_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux13~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~38_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux13~1_combout\);

-- Location: FF_X22_Y15_N7
\mips_cpu|dp|rf|R13[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(20));

-- Location: LCCOMB_X22_Y15_N6
\mips_cpu|dp|rf|Mux43~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R13\(20)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(20),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R13\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux43~17_combout\);

-- Location: LCCOMB_X23_Y15_N20
\mips_cpu|dp|rf|Mux43~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux43~17_combout\ & ((\mips_cpu|dp|rf|R15\(20)))) # (!\mips_cpu|dp|rf|Mux43~17_combout\ & (\mips_cpu|dp|rf|R14\(20))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(20),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R15\(20),
	datad => \mips_cpu|dp|rf|Mux43~17_combout\,
	combout => \mips_cpu|dp|rf|Mux43~18_combout\);

-- Location: FF_X24_Y13_N17
\mips_cpu|dp|rf|R11[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(20));

-- Location: FF_X24_Y13_N15
\mips_cpu|dp|rf|R9[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(20));

-- Location: FF_X27_Y13_N21
\mips_cpu|dp|rf|R10[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(20));

-- Location: FF_X26_Y13_N15
\mips_cpu|dp|rf|R8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(20));

-- Location: LCCOMB_X27_Y13_N20
\mips_cpu|dp|rf|Mux43~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|R10\(20))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R10\(20),
	datad => \mips_cpu|dp|rf|R8\(20),
	combout => \mips_cpu|dp|rf|Mux43~10_combout\);

-- Location: LCCOMB_X24_Y13_N14
\mips_cpu|dp|rf|Mux43~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux43~10_combout\ & (\mips_cpu|dp|rf|R11\(20))) # (!\mips_cpu|dp|rf|Mux43~10_combout\ & ((\mips_cpu|dp|rf|R9\(20)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R11\(20),
	datac => \mips_cpu|dp|rf|R9\(20),
	datad => \mips_cpu|dp|rf|Mux43~10_combout\,
	combout => \mips_cpu|dp|rf|Mux43~11_combout\);

-- Location: FF_X23_Y15_N9
\mips_cpu|dp|rf|R3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(20));

-- Location: FF_X26_Y17_N17
\mips_cpu|dp|rf|R5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(20));

-- Location: LCCOMB_X26_Y17_N16
\mips_cpu|dp|rf|Mux43~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R5\(20)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(20),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R5\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux43~12_combout\);

-- Location: FF_X27_Y16_N23
\mips_cpu|dp|rf|R6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(20));

-- Location: FF_X27_Y16_N17
\mips_cpu|dp|rf|R7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(20));

-- Location: LCCOMB_X27_Y16_N22
\mips_cpu|dp|rf|Mux43~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux43~12_combout\ & ((\mips_cpu|dp|rf|R7\(20)))) # (!\mips_cpu|dp|rf|Mux43~12_combout\ & (\mips_cpu|dp|rf|R6\(20))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux43~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux43~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(20),
	datad => \mips_cpu|dp|rf|R7\(20),
	combout => \mips_cpu|dp|rf|Mux43~13_combout\);

-- Location: FF_X23_Y16_N5
\mips_cpu|dp|rf|R1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(20));

-- Location: LCCOMB_X27_Y16_N2
\mips_cpu|dp|rf|Mux43~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|Mux43~13_combout\)) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|R1\(20)))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~3_combout\,
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux43~13_combout\,
	datad => \mips_cpu|dp|rf|R1\(20),
	combout => \mips_cpu|dp|rf|Mux43~14_combout\);

-- Location: LCCOMB_X23_Y15_N8
\mips_cpu|dp|rf|Mux43~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux43~14_combout\ & ((\mips_cpu|dp|rf|R3\(20)))) # (!\mips_cpu|dp|rf|Mux43~14_combout\ & (\mips_cpu|dp|rf|R2\(20))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux43~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(20),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(20),
	datad => \mips_cpu|dp|rf|Mux43~14_combout\,
	combout => \mips_cpu|dp|rf|Mux43~15_combout\);

-- Location: LCCOMB_X16_Y13_N30
\mips_cpu|dp|rf|Mux43~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\) # ((\mips_cpu|dp|rf|Mux43~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (!\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux43~11_combout\,
	datad => \mips_cpu|dp|rf|Mux43~15_combout\,
	combout => \mips_cpu|dp|rf|Mux43~16_combout\);

-- Location: FF_X19_Y13_N9
\mips_cpu|dp|rf|R20[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(20));

-- Location: FF_X15_Y11_N9
\mips_cpu|dp|rf|R24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(20));

-- Location: LCCOMB_X15_Y11_N8
\mips_cpu|dp|rf|Mux43~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(20)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(20),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux43~4_combout\);

-- Location: LCCOMB_X19_Y13_N8
\mips_cpu|dp|rf|Mux43~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux43~4_combout\ & (\mips_cpu|dp|rf|R28\(20))) # (!\mips_cpu|dp|rf|Mux43~4_combout\ & ((\mips_cpu|dp|rf|R20\(20)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(20),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(20),
	datad => \mips_cpu|dp|rf|Mux43~4_combout\,
	combout => \mips_cpu|dp|rf|Mux43~5_combout\);

-- Location: FF_X27_Y15_N3
\mips_cpu|dp|rf|R17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(20));

-- Location: FF_X27_Y15_N25
\mips_cpu|dp|rf|R25[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(20));

-- Location: LCCOMB_X27_Y15_N24
\mips_cpu|dp|rf|Mux43~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(20)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(20),
	datac => \mips_cpu|dp|rf|R25\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux43~2_combout\);

-- Location: FF_X27_Y13_N19
\mips_cpu|dp|rf|R21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(20));

-- Location: FF_X27_Y11_N3
\mips_cpu|dp|rf|R29[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(20));

-- Location: LCCOMB_X27_Y13_N18
\mips_cpu|dp|rf|Mux43~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux43~2_combout\ & ((\mips_cpu|dp|rf|R29\(20)))) # (!\mips_cpu|dp|rf|Mux43~2_combout\ & (\mips_cpu|dp|rf|R21\(20))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|Mux43~2_combout\,
	datac => \mips_cpu|dp|rf|R21\(20),
	datad => \mips_cpu|dp|rf|R29\(20),
	combout => \mips_cpu|dp|rf|Mux43~3_combout\);

-- Location: LCCOMB_X16_Y13_N26
\mips_cpu|dp|rf|Mux43~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux43~3_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux43~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux43~5_combout\,
	datad => \mips_cpu|dp|rf|Mux43~3_combout\,
	combout => \mips_cpu|dp|rf|Mux43~6_combout\);

-- Location: FF_X22_Y13_N19
\mips_cpu|dp|rf|R31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(20));

-- Location: FF_X22_Y13_N25
\mips_cpu|dp|rf|R27[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(20));

-- Location: LCCOMB_X22_Y13_N18
\mips_cpu|dp|rf|Mux43~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~8_combout\ = (\mips_cpu|dp|rf|Mux43~7_combout\ & (((\mips_cpu|dp|rf|R31\(20))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))) # (!\mips_cpu|dp|rf|Mux43~7_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R27\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R31\(20),
	datad => \mips_cpu|dp|rf|R27\(20),
	combout => \mips_cpu|dp|rf|Mux43~8_combout\);

-- Location: LCCOMB_X16_Y13_N12
\mips_cpu|dp|rf|Mux43~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux43~6_combout\ & ((\mips_cpu|dp|rf|Mux43~8_combout\))) # (!\mips_cpu|dp|rf|Mux43~6_combout\ & (\mips_cpu|dp|rf|Mux43~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~1_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux43~6_combout\,
	datad => \mips_cpu|dp|rf|Mux43~8_combout\,
	combout => \mips_cpu|dp|rf|Mux43~9_combout\);

-- Location: LCCOMB_X16_Y13_N16
\mips_cpu|dp|rf|Mux43~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux43~16_combout\ & (\mips_cpu|dp|rf|Mux43~18_combout\)) # (!\mips_cpu|dp|rf|Mux43~16_combout\ & ((\mips_cpu|dp|rf|Mux43~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux43~18_combout\,
	datac => \mips_cpu|dp|rf|Mux43~16_combout\,
	datad => \mips_cpu|dp|rf|Mux43~9_combout\,
	combout => \mips_cpu|dp|rf|Mux43~19_combout\);

-- Location: LCCOMB_X20_Y15_N28
\mips_cpu|dp|alu|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[20]~50_combout\ & ((\mips_cpu|dp|rf|Mux43~19_combout\) # (\mips_cpu|c|ad|Mux2~3_combout\))) # (!\mips_cpu|dp|srcbmux|y[20]~50_combout\ & 
-- (\mips_cpu|dp|rf|Mux43~19_combout\ & \mips_cpu|c|ad|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[20]~50_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|Mux43~19_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux11~0_combout\);

-- Location: LCCOMB_X20_Y15_N14
\mips_cpu|dp|alu|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~1_combout\ = (\mips_cpu|dp|alu|Mux11~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Mux11~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|alu|Add0~42_combout\,
	combout => \mips_cpu|dp|alu|Mux11~1_combout\);

-- Location: LCCOMB_X19_Y18_N12
\Decoder|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~2_combout\ = (\mips_cpu|dp|alu|Mux12~1_combout\ & (\mips_cpu|dp|alu|Mux10~1_combout\ & (\mips_cpu|dp|alu|Mux13~1_combout\ & \mips_cpu|dp|alu|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux12~1_combout\,
	datab => \mips_cpu|dp|alu|Mux10~1_combout\,
	datac => \mips_cpu|dp|alu|Mux13~1_combout\,
	datad => \mips_cpu|dp|alu|Mux11~1_combout\,
	combout => \Decoder|Equal1~2_combout\);

-- Location: LCCOMB_X19_Y18_N4
\Decoder|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~5_combout\ = (!\mips_cpu|dp|alu|Mux19~1_combout\ & (\Decoder|Equal1~4_combout\ & (\mips_cpu|dp|alu|Mux0~1_combout\ & \Decoder|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux19~1_combout\,
	datab => \Decoder|Equal1~4_combout\,
	datac => \mips_cpu|dp|alu|Mux0~1_combout\,
	datad => \Decoder|Equal1~2_combout\,
	combout => \Decoder|Equal1~5_combout\);

-- Location: LCCOMB_X20_Y17_N18
\mips_cpu|dp|alu|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[30]~8_combout\ & ((\mips_cpu|dp|rf|Mux33~19_combout\) # (\mips_cpu|c|ad|Mux2~3_combout\))) # (!\mips_cpu|dp|srcbmux|y[30]~8_combout\ & 
-- (\mips_cpu|dp|rf|Mux33~19_combout\ & \mips_cpu|c|ad|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[30]~8_combout\,
	datab => \mips_cpu|dp|rf|Mux33~19_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux1~0_combout\);

-- Location: LCCOMB_X20_Y17_N20
\mips_cpu|dp|alu|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~1_combout\ = (\mips_cpu|dp|alu|Mux1~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~62_combout\,
	datad => \mips_cpu|dp|alu|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux1~1_combout\);

-- Location: LCCOMB_X19_Y18_N0
\Decoder|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~0_combout\ = (\mips_cpu|dp|alu|Mux3~1_combout\ & (\mips_cpu|dp|alu|Mux5~1_combout\ & (\mips_cpu|dp|alu|Mux1~1_combout\ & \mips_cpu|dp|alu|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux3~1_combout\,
	datab => \mips_cpu|dp|alu|Mux5~1_combout\,
	datac => \mips_cpu|dp|alu|Mux1~1_combout\,
	datad => \mips_cpu|dp|alu|Mux2~1_combout\,
	combout => \Decoder|Equal1~0_combout\);

-- Location: LCCOMB_X19_Y18_N22
\Decoder|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal3~0_combout\ = (((!\Decoder|Equal1~0_combout\) # (!\Decoder|Equal1~5_combout\)) # (!\mips_cpu|dp|alu|Mux18~1_combout\)) # (!\Decoder|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~1_combout\,
	datab => \mips_cpu|dp|alu|Mux18~1_combout\,
	datac => \Decoder|Equal1~5_combout\,
	datad => \Decoder|Equal1~0_combout\,
	combout => \Decoder|Equal3~0_combout\);

-- Location: LCCOMB_X16_Y21_N8
\mips_cpu|dp|resmux|y[9]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[9]~118_combout\ = (\Decoder|Equal1~6_combout\ & (\uGPIO|Equal0~5_combout\)) # (!\Decoder|Equal1~6_combout\ & ((\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|Equal0~5_combout\,
	datac => \Decoder|Equal1~6_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|resmux|y[9]~118_combout\);

-- Location: LCCOMB_X15_Y22_N28
\uGPIO|SW_StatusR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~5_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|sw6|c_state.S14~q\) # (\uGPIO|SW_StatusR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S14~q\,
	datac => \uGPIO|SW_StatusR\(6),
	datad => \uGPIO|DataOut[0]~0_combout\,
	combout => \uGPIO|SW_StatusR~5_combout\);

-- Location: FF_X15_Y22_N29
\uGPIO|SW_StatusR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~5_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(6));

-- Location: LCCOMB_X14_Y21_N2
\mips_cpu|dp|resmux|y[6]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[6]~130_combout\ = (\uGPIO|Equal1~0_combout\ & (!\Decoder|Equal3~0_combout\ & (\uGPIO|SW_StatusR\(6) & !\mips_cpu|c|md|WideOr9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal1~0_combout\,
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|SW_StatusR\(6),
	datad => \mips_cpu|c|md|WideOr9~1_combout\,
	combout => \mips_cpu|dp|resmux|y[6]~130_combout\);

-- Location: LCCOMB_X16_Y21_N20
\mips_cpu|dp|resmux|y[6]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[6]~131_combout\ = (\Decoder|Equal1~6_combout\ & (((\mips_cpu|dp|resmux|y[9]~118_combout\)))) # (!\Decoder|Equal1~6_combout\ & ((\mips_cpu|dp|resmux|y[9]~118_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6))) # 
-- (!\mips_cpu|dp|resmux|y[9]~118_combout\ & ((\mips_cpu|dp|resmux|y[6]~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6),
	datab => \Decoder|Equal1~6_combout\,
	datac => \mips_cpu|dp|resmux|y[9]~118_combout\,
	datad => \mips_cpu|dp|resmux|y[6]~130_combout\,
	combout => \mips_cpu|dp|resmux|y[6]~131_combout\);

-- Location: LCCOMB_X23_Y22_N14
\uGPIO|HEX3_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~8_combout\ = (\mips_cpu|dp|rf|Mux25~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux25~19_combout\,
	combout => \uGPIO|HEX3_R~8_combout\);

-- Location: FF_X14_Y21_N1
\Timer|CompareR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~8_combout\,
	sload => VCC,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(6));

-- Location: LCCOMB_X14_Y19_N0
\mips_cpu|dp|resmux|y[6]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[6]~132_combout\ = (\mips_cpu|dp|resmux|y[6]~131_combout\ & (((\Timer|CompareR\(6)) # (!\mips_cpu|dp|resmux|y[9]~116_combout\)))) # (!\mips_cpu|dp|resmux|y[6]~131_combout\ & (\Timer|CounterR\(6) & 
-- ((\mips_cpu|dp|resmux|y[9]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datab => \mips_cpu|dp|resmux|y[6]~131_combout\,
	datac => \Timer|CompareR\(6),
	datad => \mips_cpu|dp|resmux|y[9]~116_combout\,
	combout => \mips_cpu|dp|resmux|y[6]~132_combout\);

-- Location: LCCOMB_X14_Y19_N10
\mips_cpu|dp|resmux|y[6]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[6]~133_combout\ = (\mips_cpu|dp|resmux|y[3]~155_combout\ & ((\mips_cpu|dp|resmux|y[6]~132_combout\) # ((\mips_cpu|dp|alu|Mux25~1_combout\ & !\mips_cpu|c|md|Decoder0~4_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~155_combout\ & 
-- (\mips_cpu|dp|alu|Mux25~1_combout\ & ((!\mips_cpu|c|md|Decoder0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[3]~155_combout\,
	datab => \mips_cpu|dp|alu|Mux25~1_combout\,
	datac => \mips_cpu|dp|resmux|y[6]~132_combout\,
	datad => \mips_cpu|c|md|Decoder0~4_combout\,
	combout => \mips_cpu|dp|resmux|y[6]~133_combout\);

-- Location: FF_X22_Y11_N29
\mips_cpu|dp|rf|R20[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(6));

-- Location: FF_X22_Y11_N15
\mips_cpu|dp|rf|R28[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(6));

-- Location: LCCOMB_X22_Y11_N14
\mips_cpu|dp|rf|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~5_combout\ = (\mips_cpu|dp|rf|Mux25~4_combout\ & (((\mips_cpu|dp|rf|R28\(6)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux25~4_combout\ & (\mips_cpu|dp|rf|R20\(6) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~4_combout\,
	datab => \mips_cpu|dp|rf|R20\(6),
	datac => \mips_cpu|dp|rf|R28\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux25~5_combout\);

-- Location: FF_X26_Y14_N9
\mips_cpu|dp|rf|R29[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(6));

-- Location: FF_X27_Y14_N5
\mips_cpu|dp|rf|R17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(6));

-- Location: LCCOMB_X27_Y14_N4
\mips_cpu|dp|rf|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(6)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(6) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R17\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux25~2_combout\);

-- Location: LCCOMB_X26_Y14_N8
\mips_cpu|dp|rf|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux25~2_combout\ & ((\mips_cpu|dp|rf|R29\(6)))) # (!\mips_cpu|dp|rf|Mux25~2_combout\ & (\mips_cpu|dp|rf|R21\(6))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R29\(6),
	datad => \mips_cpu|dp|rf|Mux25~2_combout\,
	combout => \mips_cpu|dp|rf|Mux25~3_combout\);

-- Location: LCCOMB_X21_Y19_N14
\mips_cpu|dp|rf|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux25~3_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|Mux25~5_combout\,
	datad => \mips_cpu|dp|rf|Mux25~3_combout\,
	combout => \mips_cpu|dp|rf|Mux25~6_combout\);

-- Location: FF_X14_Y15_N17
\mips_cpu|dp|rf|R26[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(6));

-- Location: FF_X14_Y15_N3
\mips_cpu|dp|rf|R30[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(6));

-- Location: LCCOMB_X14_Y15_N16
\mips_cpu|dp|rf|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~1_combout\ = (\mips_cpu|dp|rf|Mux25~0_combout\ & (((\mips_cpu|dp|rf|R30\(6))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)))) # (!\mips_cpu|dp|rf|Mux25~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R26\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R26\(6),
	datad => \mips_cpu|dp|rf|R30\(6),
	combout => \mips_cpu|dp|rf|Mux25~1_combout\);

-- Location: FF_X17_Y11_N13
\mips_cpu|dp|rf|R27[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(6));

-- Location: FF_X17_Y10_N23
\mips_cpu|dp|rf|R19[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(6));

-- Location: LCCOMB_X17_Y10_N22
\mips_cpu|dp|rf|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(6))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux25~7_combout\);

-- Location: LCCOMB_X17_Y11_N12
\mips_cpu|dp|rf|Mux25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux25~7_combout\ & (\mips_cpu|dp|rf|R31\(6))) # (!\mips_cpu|dp|rf|Mux25~7_combout\ & ((\mips_cpu|dp|rf|R27\(6)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(6),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(6),
	datad => \mips_cpu|dp|rf|Mux25~7_combout\,
	combout => \mips_cpu|dp|rf|Mux25~8_combout\);

-- Location: LCCOMB_X21_Y19_N8
\mips_cpu|dp|rf|Mux25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux25~6_combout\ & ((\mips_cpu|dp|rf|Mux25~8_combout\))) # (!\mips_cpu|dp|rf|Mux25~6_combout\ & (\mips_cpu|dp|rf|Mux25~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux25~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux25~6_combout\,
	datac => \mips_cpu|dp|rf|Mux25~1_combout\,
	datad => \mips_cpu|dp|rf|Mux25~8_combout\,
	combout => \mips_cpu|dp|rf|Mux25~9_combout\);

-- Location: FF_X14_Y19_N11
\mips_cpu|dp|rf|R15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[6]~133_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(6));

-- Location: FF_X26_Y18_N31
\mips_cpu|dp|rf|R14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(6));

-- Location: FF_X22_Y18_N1
\mips_cpu|dp|rf|R13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(6));

-- Location: FF_X22_Y18_N11
\mips_cpu|dp|rf|R12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(6));

-- Location: LCCOMB_X22_Y18_N10
\mips_cpu|dp|rf|Mux25~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(6)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(6) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(6),
	datac => \mips_cpu|dp|rf|R12\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux25~17_combout\);

-- Location: LCCOMB_X26_Y18_N30
\mips_cpu|dp|rf|Mux25~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux25~17_combout\ & (\mips_cpu|dp|rf|R15\(6))) # (!\mips_cpu|dp|rf|Mux25~17_combout\ & ((\mips_cpu|dp|rf|R14\(6)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R15\(6),
	datac => \mips_cpu|dp|rf|R14\(6),
	datad => \mips_cpu|dp|rf|Mux25~17_combout\,
	combout => \mips_cpu|dp|rf|Mux25~18_combout\);

-- Location: FF_X22_Y19_N9
\mips_cpu|dp|rf|R9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(6));

-- Location: FF_X26_Y12_N27
\mips_cpu|dp|rf|R11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(6));

-- Location: LCCOMB_X26_Y12_N26
\mips_cpu|dp|rf|Mux25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~11_combout\ = (\mips_cpu|dp|rf|Mux25~10_combout\ & (((\mips_cpu|dp|rf|R11\(6)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux25~10_combout\ & (\mips_cpu|dp|rf|R9\(6) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~10_combout\,
	datab => \mips_cpu|dp|rf|R9\(6),
	datac => \mips_cpu|dp|rf|R11\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux25~11_combout\);

-- Location: FF_X23_Y17_N7
\mips_cpu|dp|rf|R6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(6));

-- Location: FF_X23_Y17_N25
\mips_cpu|dp|rf|R7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(6));

-- Location: FF_X22_Y17_N9
\mips_cpu|dp|rf|R5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(6));

-- Location: FF_X22_Y17_N3
\mips_cpu|dp|rf|R4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(6));

-- Location: LCCOMB_X22_Y17_N2
\mips_cpu|dp|rf|Mux25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R5\(6)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R4\(6) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(6),
	datac => \mips_cpu|dp|rf|R4\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux25~12_combout\);

-- Location: LCCOMB_X23_Y17_N24
\mips_cpu|dp|rf|Mux25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux25~12_combout\ & ((\mips_cpu|dp|rf|R7\(6)))) # (!\mips_cpu|dp|rf|Mux25~12_combout\ & (\mips_cpu|dp|rf|R6\(6))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(6),
	datac => \mips_cpu|dp|rf|R7\(6),
	datad => \mips_cpu|dp|rf|Mux25~12_combout\,
	combout => \mips_cpu|dp|rf|Mux25~13_combout\);

-- Location: FF_X21_Y19_N5
\mips_cpu|dp|rf|R1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(6));

-- Location: LCCOMB_X21_Y19_N4
\mips_cpu|dp|rf|Mux25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux25~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(6)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux25~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(6),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux25~14_combout\);

-- Location: FF_X21_Y19_N11
\mips_cpu|dp|rf|R2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(6));

-- Location: FF_X22_Y19_N27
\mips_cpu|dp|rf|R3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(6));

-- Location: LCCOMB_X21_Y19_N10
\mips_cpu|dp|rf|Mux25~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux25~14_combout\ & ((\mips_cpu|dp|rf|R3\(6)))) # (!\mips_cpu|dp|rf|Mux25~14_combout\ & (\mips_cpu|dp|rf|R2\(6))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux25~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|Mux25~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(6),
	datad => \mips_cpu|dp|rf|R3\(6),
	combout => \mips_cpu|dp|rf|Mux25~15_combout\);

-- Location: LCCOMB_X21_Y19_N2
\mips_cpu|dp|rf|Mux25~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux25~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux25~11_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux25~15_combout\,
	combout => \mips_cpu|dp|rf|Mux25~16_combout\);

-- Location: LCCOMB_X21_Y19_N12
\mips_cpu|dp|rf|Mux25~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux25~16_combout\ & ((\mips_cpu|dp|rf|Mux25~18_combout\))) # (!\mips_cpu|dp|rf|Mux25~16_combout\ & (\mips_cpu|dp|rf|Mux25~9_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux25~9_combout\,
	datac => \mips_cpu|dp|rf|Mux25~18_combout\,
	datad => \mips_cpu|dp|rf|Mux25~16_combout\,
	combout => \mips_cpu|dp|rf|Mux25~19_combout\);

-- Location: FF_X21_Y15_N25
\mips_cpu|dp|rf|R2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(8));

-- Location: FF_X21_Y15_N19
\mips_cpu|dp|rf|R1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(8));

-- Location: LCCOMB_X21_Y15_N18
\mips_cpu|dp|rf|Mux23~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux23~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(8)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(8),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux23~14_combout\);

-- Location: LCCOMB_X21_Y15_N24
\mips_cpu|dp|rf|Mux23~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux23~14_combout\ & (\mips_cpu|dp|rf|R3\(8))) # (!\mips_cpu|dp|rf|Mux23~14_combout\ & ((\mips_cpu|dp|rf|R2\(8)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(8),
	datab => \mips_cpu|dp|rf|Mux16~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(8),
	datad => \mips_cpu|dp|rf|Mux23~14_combout\,
	combout => \mips_cpu|dp|rf|Mux23~15_combout\);

-- Location: FF_X24_Y21_N15
\mips_cpu|dp|rf|R8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(8));

-- Location: FF_X24_Y21_N29
\mips_cpu|dp|rf|R10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(8));

-- Location: LCCOMB_X24_Y21_N14
\mips_cpu|dp|rf|Mux23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R10\(8))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R8\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(8),
	datad => \mips_cpu|dp|rf|R10\(8),
	combout => \mips_cpu|dp|rf|Mux23~10_combout\);

-- Location: FF_X23_Y21_N3
\mips_cpu|dp|rf|R11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(8));

-- Location: FF_X23_Y21_N1
\mips_cpu|dp|rf|R9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(8));

-- Location: LCCOMB_X23_Y21_N2
\mips_cpu|dp|rf|Mux23~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux23~10_combout\ & (\mips_cpu|dp|rf|R11\(8))) # (!\mips_cpu|dp|rf|Mux23~10_combout\ & ((\mips_cpu|dp|rf|R9\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux23~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux23~10_combout\,
	datac => \mips_cpu|dp|rf|R11\(8),
	datad => \mips_cpu|dp|rf|R9\(8),
	combout => \mips_cpu|dp|rf|Mux23~11_combout\);

-- Location: LCCOMB_X21_Y15_N8
\mips_cpu|dp|rf|Mux23~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux23~11_combout\) # (\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux23~15_combout\ & 
-- ((!\mips_cpu|dp|rf|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux23~15_combout\,
	datac => \mips_cpu|dp|rf|Mux23~11_combout\,
	datad => \mips_cpu|dp|rf|Mux16~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~16_combout\);

-- Location: FF_X21_Y10_N3
\mips_cpu|dp|rf|R31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(8));

-- Location: FF_X21_Y10_N1
\mips_cpu|dp|rf|R27[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(8));

-- Location: FF_X17_Y10_N31
\mips_cpu|dp|rf|R19[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(8));

-- Location: FF_X17_Y10_N29
\mips_cpu|dp|rf|R23[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(8));

-- Location: LCCOMB_X17_Y10_N30
\mips_cpu|dp|rf|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(8))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(8),
	datad => \mips_cpu|dp|rf|R23\(8),
	combout => \mips_cpu|dp|rf|Mux23~7_combout\);

-- Location: LCCOMB_X21_Y10_N0
\mips_cpu|dp|rf|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux23~7_combout\ & (\mips_cpu|dp|rf|R31\(8))) # (!\mips_cpu|dp|rf|Mux23~7_combout\ & ((\mips_cpu|dp|rf|R27\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R31\(8),
	datac => \mips_cpu|dp|rf|R27\(8),
	datad => \mips_cpu|dp|rf|Mux23~7_combout\,
	combout => \mips_cpu|dp|rf|Mux23~8_combout\);

-- Location: FF_X19_Y11_N9
\mips_cpu|dp|rf|R24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(8));

-- Location: FF_X19_Y11_N3
\mips_cpu|dp|rf|R16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(8));

-- Location: LCCOMB_X19_Y11_N2
\mips_cpu|dp|rf|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(8)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(8) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(8),
	datac => \mips_cpu|dp|rf|R16\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux23~4_combout\);

-- Location: FF_X21_Y20_N1
\mips_cpu|dp|rf|R28[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(8));

-- Location: FF_X21_Y20_N23
\mips_cpu|dp|rf|R20[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(8));

-- Location: LCCOMB_X21_Y20_N0
\mips_cpu|dp|rf|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux23~4_combout\ & (\mips_cpu|dp|rf|R28\(8))) # (!\mips_cpu|dp|rf|Mux23~4_combout\ & ((\mips_cpu|dp|rf|R20\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|Mux23~4_combout\,
	datac => \mips_cpu|dp|rf|R28\(8),
	datad => \mips_cpu|dp|rf|R20\(8),
	combout => \mips_cpu|dp|rf|Mux23~5_combout\);

-- Location: LCCOMB_X21_Y15_N4
\mips_cpu|dp|rf|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux23~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & \mips_cpu|dp|rf|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux23~5_combout\,
	combout => \mips_cpu|dp|rf|Mux23~6_combout\);

-- Location: FF_X14_Y15_N13
\mips_cpu|dp|rf|R26[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(8));

-- Location: FF_X15_Y13_N1
\mips_cpu|dp|rf|R18[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(8));

-- Location: LCCOMB_X15_Y13_N0
\mips_cpu|dp|rf|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(8))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux23~0_combout\);

-- Location: LCCOMB_X14_Y15_N12
\mips_cpu|dp|rf|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux23~0_combout\ & (\mips_cpu|dp|rf|R30\(8))) # (!\mips_cpu|dp|rf|Mux23~0_combout\ & ((\mips_cpu|dp|rf|R26\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R26\(8),
	datad => \mips_cpu|dp|rf|Mux23~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~1_combout\);

-- Location: LCCOMB_X21_Y15_N14
\mips_cpu|dp|rf|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux23~6_combout\ & (\mips_cpu|dp|rf|Mux23~8_combout\)) # (!\mips_cpu|dp|rf|Mux23~6_combout\ & ((\mips_cpu|dp|rf|Mux23~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux23~8_combout\,
	datac => \mips_cpu|dp|rf|Mux23~6_combout\,
	datad => \mips_cpu|dp|rf|Mux23~1_combout\,
	combout => \mips_cpu|dp|rf|Mux23~9_combout\);

-- Location: LCCOMB_X21_Y15_N26
\mips_cpu|dp|rf|Mux23~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~19_combout\ = (\mips_cpu|dp|rf|Mux23~16_combout\ & ((\mips_cpu|dp|rf|Mux23~18_combout\) # ((!\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux23~16_combout\ & (((\mips_cpu|dp|rf|Mux23~9_combout\ & 
-- \mips_cpu|dp|rf|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~18_combout\,
	datab => \mips_cpu|dp|rf|Mux23~16_combout\,
	datac => \mips_cpu|dp|rf|Mux23~9_combout\,
	datad => \mips_cpu|dp|rf|Mux16~0_combout\,
	combout => \mips_cpu|dp|rf|Mux23~19_combout\);

-- Location: LCCOMB_X15_Y22_N8
\uGPIO|SW_StatusR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~3_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|sw8|c_state.S14~q\) # (\uGPIO|SW_StatusR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw8|c_state.S14~q\,
	datac => \uGPIO|SW_StatusR\(8),
	datad => \uGPIO|DataOut[0]~0_combout\,
	combout => \uGPIO|SW_StatusR~3_combout\);

-- Location: FF_X15_Y22_N9
\uGPIO|SW_StatusR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~3_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(8));

-- Location: LCCOMB_X14_Y21_N10
\mips_cpu|dp|resmux|y[8]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[8]~122_combout\ = (\uGPIO|Equal1~0_combout\ & (!\Decoder|Equal3~0_combout\ & (!\mips_cpu|c|md|WideOr9~1_combout\ & \uGPIO|SW_StatusR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal1~0_combout\,
	datab => \Decoder|Equal3~0_combout\,
	datac => \mips_cpu|c|md|WideOr9~1_combout\,
	datad => \uGPIO|SW_StatusR\(8),
	combout => \mips_cpu|dp|resmux|y[8]~122_combout\);

-- Location: LCCOMB_X16_Y21_N6
\mips_cpu|dp|resmux|y[8]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[8]~123_combout\ = (\Decoder|Equal1~6_combout\ & (((\mips_cpu|dp|resmux|y[9]~118_combout\)))) # (!\Decoder|Equal1~6_combout\ & ((\mips_cpu|dp|resmux|y[9]~118_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8))) # 
-- (!\mips_cpu|dp|resmux|y[9]~118_combout\ & ((\mips_cpu|dp|resmux|y[8]~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8),
	datac => \mips_cpu|dp|resmux|y[9]~118_combout\,
	datad => \mips_cpu|dp|resmux|y[8]~122_combout\,
	combout => \mips_cpu|dp|resmux|y[8]~123_combout\);

-- Location: LCCOMB_X19_Y22_N2
\uGPIO|LEDG_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~8_combout\ = (\mips_cpu|dp|rf|Mux23~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux23~19_combout\,
	combout => \uGPIO|LEDG_R~8_combout\);

-- Location: FF_X19_Y22_N3
\Timer|CompareR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~8_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(8));

-- Location: LCCOMB_X16_Y21_N0
\mips_cpu|dp|resmux|y[8]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[8]~124_combout\ = (\mips_cpu|dp|resmux|y[8]~123_combout\ & (((\Timer|CompareR\(8)) # (!\mips_cpu|dp|resmux|y[9]~116_combout\)))) # (!\mips_cpu|dp|resmux|y[8]~123_combout\ & (\Timer|CounterR\(8) & 
-- ((\mips_cpu|dp|resmux|y[9]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(8),
	datab => \mips_cpu|dp|resmux|y[8]~123_combout\,
	datac => \Timer|CompareR\(8),
	datad => \mips_cpu|dp|resmux|y[9]~116_combout\,
	combout => \mips_cpu|dp|resmux|y[8]~124_combout\);

-- Location: LCCOMB_X16_Y21_N24
\mips_cpu|dp|resmux|y[8]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[8]~125_combout\ = (\mips_cpu|dp|resmux|y[3]~155_combout\ & ((\mips_cpu|dp|resmux|y[8]~124_combout\) # ((!\mips_cpu|c|md|Decoder0~4_combout\ & \mips_cpu|dp|alu|Mux23~2_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~155_combout\ & 
-- (!\mips_cpu|c|md|Decoder0~4_combout\ & (\mips_cpu|dp|alu|Mux23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[3]~155_combout\,
	datab => \mips_cpu|c|md|Decoder0~4_combout\,
	datac => \mips_cpu|dp|alu|Mux23~2_combout\,
	datad => \mips_cpu|dp|resmux|y[8]~124_combout\,
	combout => \mips_cpu|dp|resmux|y[8]~125_combout\);

-- Location: FF_X23_Y15_N13
\mips_cpu|dp|rf|R14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(8));

-- Location: FF_X22_Y15_N29
\mips_cpu|dp|rf|R13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(8));

-- Location: LCCOMB_X22_Y15_N28
\mips_cpu|dp|rf|Mux55~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R13\(8)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R13\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux55~17_combout\);

-- Location: LCCOMB_X21_Y20_N16
\mips_cpu|dp|rf|Mux55~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux55~17_combout\ & (\mips_cpu|dp|rf|R15\(8))) # (!\mips_cpu|dp|rf|Mux55~17_combout\ & ((\mips_cpu|dp|rf|R14\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(8),
	datab => \mips_cpu|dp|rf|R14\(8),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux55~17_combout\,
	combout => \mips_cpu|dp|rf|Mux55~18_combout\);

-- Location: FF_X23_Y15_N11
\mips_cpu|dp|rf|R3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(8));

-- Location: FF_X20_Y19_N11
\mips_cpu|dp|rf|R5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(8));

-- Location: FF_X20_Y19_N13
\mips_cpu|dp|rf|R4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(8));

-- Location: LCCOMB_X20_Y19_N10
\mips_cpu|dp|rf|Mux55~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R5\(8))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R4\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(8),
	datad => \mips_cpu|dp|rf|R4\(8),
	combout => \mips_cpu|dp|rf|Mux55~12_combout\);

-- Location: FF_X16_Y17_N13
\mips_cpu|dp|rf|R6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(8));

-- Location: LCCOMB_X16_Y17_N12
\mips_cpu|dp|rf|Mux55~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~13_combout\ = (\mips_cpu|dp|rf|Mux55~12_combout\ & ((\mips_cpu|dp|rf|R7\(8)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux55~12_combout\ & (((\mips_cpu|dp|rf|R6\(8) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(8),
	datab => \mips_cpu|dp|rf|Mux55~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux55~13_combout\);

-- Location: LCCOMB_X16_Y17_N0
\mips_cpu|dp|rf|Mux55~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux55~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(8) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(8),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux55~13_combout\,
	combout => \mips_cpu|dp|rf|Mux55~14_combout\);

-- Location: LCCOMB_X23_Y15_N10
\mips_cpu|dp|rf|Mux55~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux55~14_combout\ & ((\mips_cpu|dp|rf|R3\(8)))) # (!\mips_cpu|dp|rf|Mux55~14_combout\ & (\mips_cpu|dp|rf|R2\(8))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(8),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(8),
	datad => \mips_cpu|dp|rf|Mux55~14_combout\,
	combout => \mips_cpu|dp|rf|Mux55~15_combout\);

-- Location: LCCOMB_X24_Y21_N28
\mips_cpu|dp|rf|Mux55~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R10\(8)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(8) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R8\(8),
	datac => \mips_cpu|dp|rf|R10\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux55~10_combout\);

-- Location: LCCOMB_X23_Y21_N0
\mips_cpu|dp|rf|Mux55~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux55~10_combout\ & (\mips_cpu|dp|rf|R11\(8))) # (!\mips_cpu|dp|rf|Mux55~10_combout\ & ((\mips_cpu|dp|rf|R9\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R11\(8),
	datac => \mips_cpu|dp|rf|R9\(8),
	datad => \mips_cpu|dp|rf|Mux55~10_combout\,
	combout => \mips_cpu|dp|rf|Mux55~11_combout\);

-- Location: LCCOMB_X21_Y20_N14
\mips_cpu|dp|rf|Mux55~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux63~0_combout\)) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux55~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux55~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux55~15_combout\,
	datad => \mips_cpu|dp|rf|Mux55~11_combout\,
	combout => \mips_cpu|dp|rf|Mux55~16_combout\);

-- Location: LCCOMB_X17_Y10_N28
\mips_cpu|dp|rf|Mux55~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(8)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(8) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R23\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux55~7_combout\);

-- Location: LCCOMB_X21_Y10_N2
\mips_cpu|dp|rf|Mux55~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~8_combout\ = (\mips_cpu|dp|rf|Mux55~7_combout\ & (((\mips_cpu|dp|rf|R31\(8)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux55~7_combout\ & (\mips_cpu|dp|rf|R27\(8) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(8),
	datab => \mips_cpu|dp|rf|Mux55~7_combout\,
	datac => \mips_cpu|dp|rf|R31\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux55~8_combout\);

-- Location: FF_X14_Y16_N3
\mips_cpu|dp|rf|R21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(8));

-- Location: FF_X15_Y12_N5
\mips_cpu|dp|rf|R25[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~125_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(8));

-- Location: LCCOMB_X15_Y12_N4
\mips_cpu|dp|rf|Mux55~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(8)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R25\(8),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux55~2_combout\);

-- Location: LCCOMB_X14_Y16_N2
\mips_cpu|dp|rf|Mux55~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux55~2_combout\ & (\mips_cpu|dp|rf|R29\(8))) # (!\mips_cpu|dp|rf|Mux55~2_combout\ & ((\mips_cpu|dp|rf|R21\(8)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(8),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(8),
	datad => \mips_cpu|dp|rf|Mux55~2_combout\,
	combout => \mips_cpu|dp|rf|Mux55~3_combout\);

-- Location: LCCOMB_X21_Y20_N2
\mips_cpu|dp|rf|Mux55~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux55~3_combout\))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~5_combout\,
	datab => \mips_cpu|dp|rf|Mux55~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux55~6_combout\);

-- Location: LCCOMB_X21_Y20_N12
\mips_cpu|dp|rf|Mux55~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux55~6_combout\ & ((\mips_cpu|dp|rf|Mux55~8_combout\))) # (!\mips_cpu|dp|rf|Mux55~6_combout\ & (\mips_cpu|dp|rf|Mux55~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~1_combout\,
	datab => \mips_cpu|dp|rf|Mux55~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datad => \mips_cpu|dp|rf|Mux55~6_combout\,
	combout => \mips_cpu|dp|rf|Mux55~9_combout\);

-- Location: LCCOMB_X21_Y20_N10
\mips_cpu|dp|rf|Mux55~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux55~16_combout\ & (\mips_cpu|dp|rf|Mux55~18_combout\)) # (!\mips_cpu|dp|rf|Mux55~16_combout\ & ((\mips_cpu|dp|rf|Mux55~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux55~18_combout\,
	datac => \mips_cpu|dp|rf|Mux55~16_combout\,
	datad => \mips_cpu|dp|rf|Mux55~9_combout\,
	combout => \mips_cpu|dp|rf|Mux55~19_combout\);

-- Location: LCCOMB_X21_Y20_N8
\mips_cpu|dp|alu|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~2_combout\ = (\mips_cpu|dp|alu|Mux23~1_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~1_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|alu|Add0~18_combout\,
	combout => \mips_cpu|dp|alu|Mux23~2_combout\);

-- Location: LCCOMB_X15_Y22_N2
\uGPIO|LEDG_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~7_combout\ = (\mips_cpu|dp|rf|Mux24~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux24~19_combout\,
	combout => \uGPIO|LEDG_R~7_combout\);

-- Location: FF_X14_Y21_N29
\Timer|CompareR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~7_combout\,
	sload => VCC,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(7));

-- Location: LCCOMB_X14_Y21_N28
\mips_cpu|dp|resmux|y[7]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[7]~128_combout\ = (\mips_cpu|dp|resmux|y[7]~127_combout\ & (((\Timer|CompareR\(7)) # (!\mips_cpu|dp|resmux|y[9]~116_combout\)))) # (!\mips_cpu|dp|resmux|y[7]~127_combout\ & (\Timer|CounterR\(7) & 
-- ((\mips_cpu|dp|resmux|y[9]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[7]~127_combout\,
	datab => \Timer|CounterR\(7),
	datac => \Timer|CompareR\(7),
	datad => \mips_cpu|dp|resmux|y[9]~116_combout\,
	combout => \mips_cpu|dp|resmux|y[7]~128_combout\);

-- Location: LCCOMB_X14_Y19_N16
\mips_cpu|dp|resmux|y[7]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[7]~129_combout\ = (\mips_cpu|dp|resmux|y[3]~155_combout\ & ((\mips_cpu|dp|resmux|y[7]~128_combout\) # ((!\mips_cpu|c|md|Decoder0~4_combout\ & \mips_cpu|dp|alu|Mux24~1_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~155_combout\ & 
-- (!\mips_cpu|c|md|Decoder0~4_combout\ & (\mips_cpu|dp|alu|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[3]~155_combout\,
	datab => \mips_cpu|c|md|Decoder0~4_combout\,
	datac => \mips_cpu|dp|alu|Mux24~1_combout\,
	datad => \mips_cpu|dp|resmux|y[7]~128_combout\,
	combout => \mips_cpu|dp|resmux|y[7]~129_combout\);

-- Location: FF_X26_Y16_N5
\mips_cpu|dp|rf|R10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(7));

-- Location: FF_X26_Y12_N1
\mips_cpu|dp|rf|R11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(7));

-- Location: LCCOMB_X26_Y16_N4
\mips_cpu|dp|rf|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~1_combout\ = (\mips_cpu|dp|rf|Mux24~0_combout\ & (((\mips_cpu|dp|rf|R11\(7))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))) # (!\mips_cpu|dp|rf|Mux24~0_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R10\(7),
	datad => \mips_cpu|dp|rf|R11\(7),
	combout => \mips_cpu|dp|rf|Mux24~1_combout\);

-- Location: FF_X14_Y19_N17
\mips_cpu|dp|rf|R15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[7]~129_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(7));

-- Location: FF_X22_Y18_N5
\mips_cpu|dp|rf|R13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(7));

-- Location: FF_X26_Y18_N13
\mips_cpu|dp|rf|R14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(7));

-- Location: FF_X22_Y18_N7
\mips_cpu|dp|rf|R12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(7));

-- Location: LCCOMB_X22_Y18_N6
\mips_cpu|dp|rf|Mux24~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R14\(7)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R12\(7) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R14\(7),
	datac => \mips_cpu|dp|rf|R12\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux24~17_combout\);

-- Location: LCCOMB_X22_Y18_N4
\mips_cpu|dp|rf|Mux24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux24~17_combout\ & (\mips_cpu|dp|rf|R15\(7))) # (!\mips_cpu|dp|rf|Mux24~17_combout\ & ((\mips_cpu|dp|rf|R13\(7)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R15\(7),
	datac => \mips_cpu|dp|rf|R13\(7),
	datad => \mips_cpu|dp|rf|Mux24~17_combout\,
	combout => \mips_cpu|dp|rf|Mux24~18_combout\);

-- Location: LCCOMB_X23_Y19_N12
\mips_cpu|dp|rf|Mux24~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~19_combout\ = (\mips_cpu|dp|rf|Mux24~16_combout\ & (((\mips_cpu|dp|rf|Mux24~18_combout\) # (!\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux24~16_combout\ & (\mips_cpu|dp|rf|Mux24~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~16_combout\,
	datab => \mips_cpu|dp|rf|Mux24~1_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux24~18_combout\,
	combout => \mips_cpu|dp|rf|Mux24~19_combout\);

-- Location: LCCOMB_X23_Y19_N4
\mips_cpu|dp|srcbmux|y[7]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[7]~43_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) & (!\mips_cpu|c|md|Decoder0~2_combout\))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \mips_cpu|dp|rf|Mux24~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[7]~43_combout\);

-- Location: FF_X23_Y11_N21
\mips_cpu|dp|rf|R8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(7));

-- Location: FF_X24_Y11_N7
\mips_cpu|dp|rf|R9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(7));

-- Location: LCCOMB_X24_Y11_N6
\mips_cpu|dp|rf|Mux56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R9\(7)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) 
-- & (\mips_cpu|dp|rf|R8\(7) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R8\(7),
	datac => \mips_cpu|dp|rf|R9\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux56~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\mips_cpu|dp|rf|Mux56~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux56~0_combout\ & ((\mips_cpu|dp|rf|R11\(7)))) # (!\mips_cpu|dp|rf|Mux56~0_combout\ & (\mips_cpu|dp|rf|R10\(7))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R11\(7),
	datad => \mips_cpu|dp|rf|Mux56~0_combout\,
	combout => \mips_cpu|dp|rf|Mux56~1_combout\);

-- Location: FF_X23_Y12_N9
\mips_cpu|dp|rf|R3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(7));

-- Location: FF_X23_Y16_N7
\mips_cpu|dp|rf|R7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(7));

-- Location: FF_X26_Y16_N7
\mips_cpu|dp|rf|R5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(7));

-- Location: FF_X23_Y13_N1
\mips_cpu|dp|rf|R6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~129_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(7));

-- Location: LCCOMB_X23_Y13_N0
\mips_cpu|dp|rf|Mux56~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R6\(7)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R4\(7) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(7),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(7),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux56~12_combout\);

-- Location: LCCOMB_X26_Y16_N6
\mips_cpu|dp|rf|Mux56~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux56~12_combout\ & (\mips_cpu|dp|rf|R7\(7))) # (!\mips_cpu|dp|rf|Mux56~12_combout\ & ((\mips_cpu|dp|rf|R5\(7)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R7\(7),
	datac => \mips_cpu|dp|rf|R5\(7),
	datad => \mips_cpu|dp|rf|Mux56~12_combout\,
	combout => \mips_cpu|dp|rf|Mux56~13_combout\);

-- Location: LCCOMB_X23_Y17_N4
\mips_cpu|dp|rf|Mux56~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux56~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(7) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(7),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux56~13_combout\,
	combout => \mips_cpu|dp|rf|Mux56~14_combout\);

-- Location: LCCOMB_X23_Y12_N8
\mips_cpu|dp|rf|Mux56~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux56~14_combout\ & ((\mips_cpu|dp|rf|R3\(7)))) # (!\mips_cpu|dp|rf|Mux56~14_combout\ & (\mips_cpu|dp|rf|R2\(7))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(7),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(7),
	datad => \mips_cpu|dp|rf|Mux56~14_combout\,
	combout => \mips_cpu|dp|rf|Mux56~15_combout\);

-- Location: LCCOMB_X16_Y18_N0
\mips_cpu|dp|rf|Mux56~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux56~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux56~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~11_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux56~15_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux56~16_combout\);

-- Location: LCCOMB_X16_Y18_N4
\mips_cpu|dp|rf|Mux56~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux56~16_combout\ & (\mips_cpu|dp|rf|Mux56~18_combout\)) # (!\mips_cpu|dp|rf|Mux56~16_combout\ & ((\mips_cpu|dp|rf|Mux56~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~18_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux56~1_combout\,
	datad => \mips_cpu|dp|rf|Mux56~16_combout\,
	combout => \mips_cpu|dp|rf|Mux56~19_combout\);

-- Location: LCCOMB_X23_Y19_N22
\mips_cpu|dp|alu|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|srcbmux|y[7]~43_combout\) # (\mips_cpu|dp|rf|Mux56~19_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[7]~43_combout\ & \mips_cpu|dp|rf|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[7]~43_combout\,
	datad => \mips_cpu|dp|rf|Mux56~19_combout\,
	combout => \mips_cpu|dp|alu|Mux24~0_combout\);

-- Location: LCCOMB_X22_Y19_N24
\mips_cpu|dp|alu|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~1_combout\ = (\mips_cpu|dp|alu|Mux24~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|dp|alu|Add0~16_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|alu|Mux24~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~16_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux24~1_combout\);

-- Location: LCCOMB_X16_Y19_N30
\mips_cpu|dp|wrmux|y[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[4]~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & 
-- ((\mips_cpu|c|md|aluop[0]~0_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15))) # (!\mips_cpu|c|md|aluop[0]~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datac => \mips_cpu|c|md|aluop[0]~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20),
	combout => \mips_cpu|dp|wrmux|y[4]~2_combout\);

-- Location: LCCOMB_X22_Y12_N4
\mips_cpu|dp|rf|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~28_combout\ = (\mips_cpu|dp|wrmux|y[1]~1_combout\ & (!\mips_cpu|dp|wrmux|y[4]~2_combout\ & (!\mips_cpu|dp|wrmux|y[3]~0_combout\ & \mips_cpu|dp|rf|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datab => \mips_cpu|dp|wrmux|y[4]~2_combout\,
	datac => \mips_cpu|dp|wrmux|y[3]~0_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~21_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~28_combout\);

-- Location: FF_X21_Y18_N3
\mips_cpu|dp|rf|R3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(9));

-- Location: FF_X17_Y20_N31
\mips_cpu|dp|rf|R2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(9));

-- Location: FF_X17_Y20_N17
\mips_cpu|dp|rf|R1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(9));

-- Location: LCCOMB_X17_Y20_N16
\mips_cpu|dp|rf|Mux22~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux22~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(9)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(9),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux22~14_combout\);

-- Location: LCCOMB_X17_Y20_N30
\mips_cpu|dp|rf|Mux22~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux22~14_combout\ & (\mips_cpu|dp|rf|R3\(9))) # (!\mips_cpu|dp|rf|Mux22~14_combout\ & ((\mips_cpu|dp|rf|R2\(9)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(9),
	datac => \mips_cpu|dp|rf|R2\(9),
	datad => \mips_cpu|dp|rf|Mux22~14_combout\,
	combout => \mips_cpu|dp|rf|Mux22~15_combout\);

-- Location: LCCOMB_X22_Y20_N0
\mips_cpu|dp|rf|Mux22~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux22~11_combout\) # ((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((!\mips_cpu|dp|rf|Mux16~1_combout\ & 
-- \mips_cpu|dp|rf|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~11_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux22~15_combout\,
	combout => \mips_cpu|dp|rf|Mux22~16_combout\);

-- Location: FF_X26_Y12_N31
\mips_cpu|dp|rf|R11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(9));

-- Location: LCCOMB_X23_Y11_N24
\mips_cpu|dp|rf|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~1_combout\ = (\mips_cpu|dp|rf|Mux22~0_combout\ & ((\mips_cpu|dp|rf|R11\(9)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux22~0_combout\ & (((\mips_cpu|dp|rf|R10\(9) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~0_combout\,
	datab => \mips_cpu|dp|rf|R11\(9),
	datac => \mips_cpu|dp|rf|R10\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux22~1_combout\);

-- Location: FF_X21_Y18_N13
\mips_cpu|dp|rf|R14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(9));

-- Location: LCCOMB_X21_Y18_N12
\mips_cpu|dp|rf|Mux22~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R14\(9)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R12\(9) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(9),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R14\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux22~17_combout\);

-- Location: FF_X20_Y16_N1
\mips_cpu|dp|rf|R15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(9));

-- Location: FF_X20_Y16_N23
\mips_cpu|dp|rf|R13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(9));

-- Location: LCCOMB_X20_Y16_N0
\mips_cpu|dp|rf|Mux22~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux22~17_combout\ & (\mips_cpu|dp|rf|R15\(9))) # (!\mips_cpu|dp|rf|Mux22~17_combout\ & ((\mips_cpu|dp|rf|R13\(9)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux22~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(9),
	datad => \mips_cpu|dp|rf|R13\(9),
	combout => \mips_cpu|dp|rf|Mux22~18_combout\);

-- Location: LCCOMB_X22_Y20_N2
\mips_cpu|dp|rf|Mux22~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux22~16_combout\ & ((\mips_cpu|dp|rf|Mux22~18_combout\))) # (!\mips_cpu|dp|rf|Mux22~16_combout\ & (\mips_cpu|dp|rf|Mux22~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux22~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux22~16_combout\,
	datac => \mips_cpu|dp|rf|Mux22~1_combout\,
	datad => \mips_cpu|dp|rf|Mux22~18_combout\,
	combout => \mips_cpu|dp|rf|Mux22~19_combout\);

-- Location: LCCOMB_X15_Y22_N14
\uGPIO|LEDG_R~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~9_combout\ = (\mips_cpu|dp|rf|Mux22~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux22~19_combout\,
	combout => \uGPIO|LEDG_R~9_combout\);

-- Location: FF_X19_Y22_N17
\Timer|CompareR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~9_combout\,
	sload => VCC,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(9));

-- Location: LCCOMB_X16_Y21_N28
\mips_cpu|dp|resmux|y[9]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[9]~120_combout\ = (\mips_cpu|dp|resmux|y[9]~119_combout\ & (((\Timer|CompareR\(9)) # (!\mips_cpu|dp|resmux|y[9]~116_combout\)))) # (!\mips_cpu|dp|resmux|y[9]~119_combout\ & (\Timer|CounterR\(9) & 
-- ((\mips_cpu|dp|resmux|y[9]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[9]~119_combout\,
	datab => \Timer|CounterR\(9),
	datac => \Timer|CompareR\(9),
	datad => \mips_cpu|dp|resmux|y[9]~116_combout\,
	combout => \mips_cpu|dp|resmux|y[9]~120_combout\);

-- Location: LCCOMB_X19_Y19_N16
\mips_cpu|dp|resmux|y[9]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[9]~121_combout\ = (\mips_cpu|dp|resmux|y[3]~155_combout\ & ((\mips_cpu|dp|resmux|y[9]~120_combout\) # ((\mips_cpu|dp|alu|Mux22~1_combout\ & !\mips_cpu|c|md|Decoder0~4_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~155_combout\ & 
-- (\mips_cpu|dp|alu|Mux22~1_combout\ & ((!\mips_cpu|c|md|Decoder0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[3]~155_combout\,
	datab => \mips_cpu|dp|alu|Mux22~1_combout\,
	datac => \mips_cpu|dp|resmux|y[9]~120_combout\,
	datad => \mips_cpu|c|md|Decoder0~4_combout\,
	combout => \mips_cpu|dp|resmux|y[9]~121_combout\);

-- Location: FF_X23_Y11_N25
\mips_cpu|dp|rf|R10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(9));

-- Location: FF_X24_Y11_N5
\mips_cpu|dp|rf|R9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(9));

-- Location: LCCOMB_X24_Y11_N4
\mips_cpu|dp|rf|Mux54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R9\(9)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(9),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R9\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux54~0_combout\);

-- Location: LCCOMB_X26_Y12_N30
\mips_cpu|dp|rf|Mux54~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux54~0_combout\ & ((\mips_cpu|dp|rf|R11\(9)))) # (!\mips_cpu|dp|rf|Mux54~0_combout\ & (\mips_cpu|dp|rf|R10\(9))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R10\(9),
	datac => \mips_cpu|dp|rf|R11\(9),
	datad => \mips_cpu|dp|rf|Mux54~0_combout\,
	combout => \mips_cpu|dp|rf|Mux54~1_combout\);

-- Location: FF_X19_Y19_N17
\mips_cpu|dp|rf|R12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[9]~121_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(9));

-- Location: LCCOMB_X20_Y12_N18
\mips_cpu|dp|rf|Mux54~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R14\(9)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R12\(9),
	datad => \mips_cpu|dp|rf|R14\(9),
	combout => \mips_cpu|dp|rf|Mux54~17_combout\);

-- Location: LCCOMB_X20_Y16_N22
\mips_cpu|dp|rf|Mux54~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux54~17_combout\ & ((\mips_cpu|dp|rf|R15\(9)))) # (!\mips_cpu|dp|rf|Mux54~17_combout\ & (\mips_cpu|dp|rf|R13\(9))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux54~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux54~17_combout\,
	datac => \mips_cpu|dp|rf|R13\(9),
	datad => \mips_cpu|dp|rf|R15\(9),
	combout => \mips_cpu|dp|rf|Mux54~18_combout\);

-- Location: LCCOMB_X21_Y18_N2
\mips_cpu|dp|rf|Mux54~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~15_combout\ = (\mips_cpu|dp|rf|Mux54~14_combout\ & (((\mips_cpu|dp|rf|R3\(9)) # (!\mips_cpu|dp|rf|Mux63~2_combout\)))) # (!\mips_cpu|dp|rf|Mux54~14_combout\ & (\mips_cpu|dp|rf|R2\(9) & ((\mips_cpu|dp|rf|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~14_combout\,
	datab => \mips_cpu|dp|rf|R2\(9),
	datac => \mips_cpu|dp|rf|R3\(9),
	datad => \mips_cpu|dp|rf|Mux63~2_combout\,
	combout => \mips_cpu|dp|rf|Mux54~15_combout\);

-- Location: FF_X22_Y22_N13
\mips_cpu|dp|rf|R30[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(9));

-- Location: FF_X22_Y22_N27
\mips_cpu|dp|rf|R26[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(9));

-- Location: FF_X21_Y22_N5
\mips_cpu|dp|rf|R22[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(9));

-- Location: LCCOMB_X21_Y22_N4
\mips_cpu|dp|rf|Mux54~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(9)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(9) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(9),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R22\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux54~4_combout\);

-- Location: LCCOMB_X22_Y22_N26
\mips_cpu|dp|rf|Mux54~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux54~4_combout\ & (\mips_cpu|dp|rf|R30\(9))) # (!\mips_cpu|dp|rf|Mux54~4_combout\ & ((\mips_cpu|dp|rf|R26\(9)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R30\(9),
	datac => \mips_cpu|dp|rf|R26\(9),
	datad => \mips_cpu|dp|rf|Mux54~4_combout\,
	combout => \mips_cpu|dp|rf|Mux54~5_combout\);

-- Location: FF_X22_Y20_N29
\mips_cpu|dp|rf|R28[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(9));

-- Location: FF_X22_Y20_N11
\mips_cpu|dp|rf|R20[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(9));

-- Location: LCCOMB_X22_Y20_N10
\mips_cpu|dp|rf|Mux54~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~7_combout\ = (\mips_cpu|dp|rf|Mux54~6_combout\ & ((\mips_cpu|dp|rf|R28\(9)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux54~6_combout\ & (((\mips_cpu|dp|rf|R20\(9) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~6_combout\,
	datab => \mips_cpu|dp|rf|R28\(9),
	datac => \mips_cpu|dp|rf|R20\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux54~7_combout\);

-- Location: LCCOMB_X22_Y20_N14
\mips_cpu|dp|rf|Mux54~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux54~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & \mips_cpu|dp|rf|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux54~5_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux54~7_combout\,
	combout => \mips_cpu|dp|rf|Mux54~8_combout\);

-- Location: FF_X23_Y14_N7
\mips_cpu|dp|rf|R21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(9));

-- Location: FF_X26_Y14_N13
\mips_cpu|dp|rf|R29[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(9));

-- Location: FF_X23_Y14_N25
\mips_cpu|dp|rf|R17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(9));

-- Location: FF_X24_Y14_N9
\mips_cpu|dp|rf|R25[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~121_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(9));

-- Location: LCCOMB_X24_Y14_N8
\mips_cpu|dp|rf|Mux54~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(9)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(9),
	datac => \mips_cpu|dp|rf|R25\(9),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux54~2_combout\);

-- Location: LCCOMB_X26_Y14_N12
\mips_cpu|dp|rf|Mux54~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux54~2_combout\ & ((\mips_cpu|dp|rf|R29\(9)))) # (!\mips_cpu|dp|rf|Mux54~2_combout\ & (\mips_cpu|dp|rf|R21\(9))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R21\(9),
	datac => \mips_cpu|dp|rf|R29\(9),
	datad => \mips_cpu|dp|rf|Mux54~2_combout\,
	combout => \mips_cpu|dp|rf|Mux54~3_combout\);

-- Location: LCCOMB_X22_Y20_N24
\mips_cpu|dp|rf|Mux54~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~11_combout\ = (\mips_cpu|dp|rf|Mux54~8_combout\ & ((\mips_cpu|dp|rf|Mux54~10_combout\) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux54~8_combout\ & 
-- (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & \mips_cpu|dp|rf|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~10_combout\,
	datab => \mips_cpu|dp|rf|Mux54~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux54~3_combout\,
	combout => \mips_cpu|dp|rf|Mux54~11_combout\);

-- Location: LCCOMB_X22_Y20_N18
\mips_cpu|dp|rf|Mux54~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\) # (\mips_cpu|dp|rf|Mux54~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux54~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux54~15_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux54~11_combout\,
	combout => \mips_cpu|dp|rf|Mux54~16_combout\);

-- Location: LCCOMB_X20_Y16_N26
\mips_cpu|dp|rf|Mux54~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux54~16_combout\ & ((\mips_cpu|dp|rf|Mux54~18_combout\))) # (!\mips_cpu|dp|rf|Mux54~16_combout\ & (\mips_cpu|dp|rf|Mux54~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux54~1_combout\,
	datac => \mips_cpu|dp|rf|Mux54~18_combout\,
	datad => \mips_cpu|dp|rf|Mux54~16_combout\,
	combout => \mips_cpu|dp|rf|Mux54~19_combout\);

-- Location: LCCOMB_X22_Y19_N20
\mips_cpu|dp|alu|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~1_combout\ = (\mips_cpu|dp|alu|Mux22~0_combout\) # ((\mips_cpu|dp|alu|Add0~20_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux22~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~20_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux22~1_combout\);

-- Location: LCCOMB_X21_Y20_N20
\mips_cpu|dp|alu|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~0_combout\ = (\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|alu|Add0~18_combout\,
	combout => \mips_cpu|dp|alu|Mux23~0_combout\);

-- Location: LCCOMB_X15_Y19_N20
\Timer|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~0_combout\ = (!\mips_cpu|dp|alu|Mux28~1_combout\ & (!\mips_cpu|dp|alu|Mux29~1_combout\ & !\mips_cpu|dp|alu|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~1_combout\,
	datac => \mips_cpu|dp|alu|Mux29~1_combout\,
	datad => \mips_cpu|dp|alu|Mux27~1_combout\,
	combout => \Timer|Equal2~0_combout\);

-- Location: LCCOMB_X12_Y15_N0
\uGPIO|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~2_combout\ = (!\mips_cpu|dp|alu|Mux24~1_combout\ & !\mips_cpu|dp|alu|Mux21~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux24~1_combout\,
	datac => \mips_cpu|dp|alu|Mux21~1_combout\,
	combout => \uGPIO|Equal0~2_combout\);

-- Location: LCCOMB_X15_Y19_N22
\Timer|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~1_combout\ = (\uGPIO|Equal0~0_combout\ & (\Timer|Equal2~0_combout\ & (\uGPIO|Equal0~2_combout\ & \uGPIO|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~0_combout\,
	datab => \Timer|Equal2~0_combout\,
	datac => \uGPIO|Equal0~2_combout\,
	datad => \uGPIO|Equal0~1_combout\,
	combout => \Timer|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y19_N2
\Timer|Equal2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~2_combout\ = (!\mips_cpu|dp|alu|Mux22~1_combout\ & (\Timer|Equal2~1_combout\ & ((\mips_cpu|dp|alu|Mux23~1_combout\) # (\mips_cpu|dp|alu|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~1_combout\,
	datab => \mips_cpu|dp|alu|Mux22~1_combout\,
	datac => \mips_cpu|dp|alu|Mux23~0_combout\,
	datad => \Timer|Equal2~1_combout\,
	combout => \Timer|Equal2~2_combout\);

-- Location: LCCOMB_X15_Y19_N4
\mips_cpu|dp|resmux|y[9]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[9]~116_combout\ = (\Decoder|Equal1~6_combout\ & ((\uGPIO|Equal0~5_combout\) # (\Timer|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~6_combout\,
	datab => \uGPIO|Equal0~5_combout\,
	datac => \Timer|Equal2~2_combout\,
	combout => \mips_cpu|dp|resmux|y[9]~116_combout\);

-- Location: LCCOMB_X14_Y21_N30
\uGPIO|LEDG_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~6_combout\ = (\mips_cpu|dp|rf|Mux26~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux26~19_combout\,
	combout => \uGPIO|LEDG_R~6_combout\);

-- Location: FF_X14_Y21_N13
\Timer|CompareR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~6_combout\,
	sload => VCC,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(5));

-- Location: LCCOMB_X14_Y21_N16
\mips_cpu|dp|resmux|y[5]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[5]~135_combout\ = (\mips_cpu|dp|resmux|y[9]~118_combout\ & (((\Decoder|Equal1~6_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5))))) # (!\mips_cpu|dp|resmux|y[9]~118_combout\ & 
-- (\mips_cpu|dp|resmux|y[5]~134_combout\ & (!\Decoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[5]~134_combout\,
	datab => \mips_cpu|dp|resmux|y[9]~118_combout\,
	datac => \Decoder|Equal1~6_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5),
	combout => \mips_cpu|dp|resmux|y[5]~135_combout\);

-- Location: LCCOMB_X14_Y21_N12
\mips_cpu|dp|resmux|y[5]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[5]~136_combout\ = (\mips_cpu|dp|resmux|y[9]~116_combout\ & ((\mips_cpu|dp|resmux|y[5]~135_combout\ & ((\Timer|CompareR\(5)))) # (!\mips_cpu|dp|resmux|y[5]~135_combout\ & (\Timer|CounterR\(5))))) # 
-- (!\mips_cpu|dp|resmux|y[9]~116_combout\ & (((\mips_cpu|dp|resmux|y[5]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datab => \mips_cpu|dp|resmux|y[9]~116_combout\,
	datac => \Timer|CompareR\(5),
	datad => \mips_cpu|dp|resmux|y[5]~135_combout\,
	combout => \mips_cpu|dp|resmux|y[5]~136_combout\);

-- Location: LCCOMB_X14_Y19_N4
\mips_cpu|dp|resmux|y[5]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[5]~137_combout\ = (\mips_cpu|dp|resmux|y[3]~155_combout\ & ((\mips_cpu|dp|resmux|y[5]~136_combout\) # ((!\mips_cpu|c|md|Decoder0~4_combout\ & \mips_cpu|dp|alu|Mux26~1_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~155_combout\ & 
-- (!\mips_cpu|c|md|Decoder0~4_combout\ & ((\mips_cpu|dp|alu|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[3]~155_combout\,
	datab => \mips_cpu|c|md|Decoder0~4_combout\,
	datac => \mips_cpu|dp|resmux|y[5]~136_combout\,
	datad => \mips_cpu|dp|alu|Mux26~1_combout\,
	combout => \mips_cpu|dp|resmux|y[5]~137_combout\);

-- Location: FF_X21_Y17_N9
\mips_cpu|dp|rf|R10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(5));

-- Location: FF_X23_Y11_N11
\mips_cpu|dp|rf|R8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(5));

-- Location: FF_X24_Y11_N19
\mips_cpu|dp|rf|R9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(5));

-- Location: LCCOMB_X24_Y11_N18
\mips_cpu|dp|rf|Mux58~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R9\(5)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) 
-- & (\mips_cpu|dp|rf|R8\(5) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R8\(5),
	datac => \mips_cpu|dp|rf|R9\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux58~0_combout\);

-- Location: LCCOMB_X21_Y17_N8
\mips_cpu|dp|rf|Mux58~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux58~0_combout\ & (\mips_cpu|dp|rf|R11\(5))) # (!\mips_cpu|dp|rf|Mux58~0_combout\ & ((\mips_cpu|dp|rf|R10\(5)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(5),
	datad => \mips_cpu|dp|rf|Mux58~0_combout\,
	combout => \mips_cpu|dp|rf|Mux58~1_combout\);

-- Location: FF_X21_Y12_N27
\mips_cpu|dp|rf|R14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~137_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(5));

-- Location: LCCOMB_X21_Y12_N26
\mips_cpu|dp|rf|Mux58~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R14\(5)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R14\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux58~17_combout\);

-- Location: LCCOMB_X21_Y11_N28
\mips_cpu|dp|rf|Mux58~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux58~17_combout\ & (\mips_cpu|dp|rf|R15\(5))) # (!\mips_cpu|dp|rf|Mux58~17_combout\ & ((\mips_cpu|dp|rf|R13\(5)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R15\(5),
	datac => \mips_cpu|dp|rf|R13\(5),
	datad => \mips_cpu|dp|rf|Mux58~17_combout\,
	combout => \mips_cpu|dp|rf|Mux58~18_combout\);

-- Location: LCCOMB_X21_Y11_N14
\mips_cpu|dp|rf|Mux58~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~19_combout\ = (\mips_cpu|dp|rf|Mux58~16_combout\ & (((\mips_cpu|dp|rf|Mux58~18_combout\) # (!\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux58~16_combout\ & (\mips_cpu|dp|rf|Mux58~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~16_combout\,
	datab => \mips_cpu|dp|rf|Mux58~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux58~18_combout\,
	combout => \mips_cpu|dp|rf|Mux58~19_combout\);

-- Location: LCCOMB_X21_Y19_N6
\mips_cpu|dp|srcbmux|y[5]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[5]~41_combout\ = (\mips_cpu|dp|srcbmux|y[5]~37_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[5]~37_combout\,
	datab => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux26~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[5]~41_combout\);

-- Location: LCCOMB_X21_Y11_N4
\mips_cpu|dp|alu|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux58~19_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|srcbmux|y[5]~41_combout\))) # (!\mips_cpu|dp|rf|Mux58~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|srcbmux|y[5]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|rf|Mux58~19_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[5]~41_combout\,
	combout => \mips_cpu|dp|alu|Mux26~0_combout\);

-- Location: LCCOMB_X21_Y11_N22
\mips_cpu|dp|alu|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~1_combout\ = (\mips_cpu|dp|alu|Mux26~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Mux26~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|alu|Add0~12_combout\,
	combout => \mips_cpu|dp|alu|Mux26~1_combout\);

-- Location: FF_X17_Y11_N5
\mips_cpu|dp|rf|R27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(4));

-- Location: FF_X17_Y11_N31
\mips_cpu|dp|rf|R31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(4));

-- Location: FF_X17_Y10_N15
\mips_cpu|dp|rf|R19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(4));

-- Location: FF_X17_Y10_N21
\mips_cpu|dp|rf|R23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(4));

-- Location: LCCOMB_X17_Y10_N20
\mips_cpu|dp|rf|Mux59~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(4)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(4) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(4),
	datac => \mips_cpu|dp|rf|R23\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux59~7_combout\);

-- Location: LCCOMB_X17_Y11_N30
\mips_cpu|dp|rf|Mux59~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux59~7_combout\ & ((\mips_cpu|dp|rf|R31\(4)))) # (!\mips_cpu|dp|rf|Mux59~7_combout\ & (\mips_cpu|dp|rf|R27\(4))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R27\(4),
	datac => \mips_cpu|dp|rf|R31\(4),
	datad => \mips_cpu|dp|rf|Mux59~7_combout\,
	combout => \mips_cpu|dp|rf|Mux59~8_combout\);

-- Location: FF_X20_Y12_N5
\mips_cpu|dp|rf|R20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(4));

-- Location: FF_X19_Y12_N9
\mips_cpu|dp|rf|R24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(4));

-- Location: FF_X19_Y12_N11
\mips_cpu|dp|rf|R16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(4));

-- Location: LCCOMB_X19_Y12_N8
\mips_cpu|dp|rf|Mux59~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)) # ((\mips_cpu|dp|rf|R24\(4))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|R16\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(4),
	datad => \mips_cpu|dp|rf|R16\(4),
	combout => \mips_cpu|dp|rf|Mux59~4_combout\);

-- Location: LCCOMB_X20_Y12_N4
\mips_cpu|dp|rf|Mux59~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux59~4_combout\ & (\mips_cpu|dp|rf|R28\(4))) # (!\mips_cpu|dp|rf|Mux59~4_combout\ & ((\mips_cpu|dp|rf|R20\(4)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(4),
	datad => \mips_cpu|dp|rf|Mux59~4_combout\,
	combout => \mips_cpu|dp|rf|Mux59~5_combout\);

-- Location: FF_X27_Y11_N19
\mips_cpu|dp|rf|R29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(4));

-- Location: FF_X24_Y11_N23
\mips_cpu|dp|rf|R21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(4));

-- Location: FF_X27_Y11_N25
\mips_cpu|dp|rf|R17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(4));

-- Location: FF_X26_Y11_N23
\mips_cpu|dp|rf|R25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(4));

-- Location: LCCOMB_X26_Y11_N22
\mips_cpu|dp|rf|Mux59~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|R25\(4)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(4) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R17\(4),
	datac => \mips_cpu|dp|rf|R25\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux59~2_combout\);

-- Location: LCCOMB_X24_Y11_N22
\mips_cpu|dp|rf|Mux59~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux59~2_combout\ & (\mips_cpu|dp|rf|R29\(4))) # (!\mips_cpu|dp|rf|Mux59~2_combout\ & ((\mips_cpu|dp|rf|R21\(4)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R29\(4),
	datac => \mips_cpu|dp|rf|R21\(4),
	datad => \mips_cpu|dp|rf|Mux59~2_combout\,
	combout => \mips_cpu|dp|rf|Mux59~3_combout\);

-- Location: LCCOMB_X20_Y12_N0
\mips_cpu|dp|rf|Mux59~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|Mux59~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux59~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux59~5_combout\,
	datad => \mips_cpu|dp|rf|Mux59~3_combout\,
	combout => \mips_cpu|dp|rf|Mux59~6_combout\);

-- Location: LCCOMB_X20_Y12_N26
\mips_cpu|dp|rf|Mux59~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux59~6_combout\ & ((\mips_cpu|dp|rf|Mux59~8_combout\))) # (!\mips_cpu|dp|rf|Mux59~6_combout\ & (\mips_cpu|dp|rf|Mux59~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~1_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux59~8_combout\,
	datad => \mips_cpu|dp|rf|Mux59~6_combout\,
	combout => \mips_cpu|dp|rf|Mux59~9_combout\);

-- Location: FF_X16_Y11_N1
\mips_cpu|dp|rf|R13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(4));

-- Location: LCCOMB_X16_Y11_N0
\mips_cpu|dp|rf|Mux59~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(4)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(4) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R13\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux59~17_combout\);

-- Location: LCCOMB_X20_Y12_N20
\mips_cpu|dp|rf|Mux59~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~18_combout\ = (\mips_cpu|dp|rf|Mux59~17_combout\ & (((\mips_cpu|dp|rf|R15\(4)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\mips_cpu|dp|rf|Mux59~17_combout\ & (\mips_cpu|dp|rf|R14\(4) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(4),
	datab => \mips_cpu|dp|rf|Mux59~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux59~18_combout\);

-- Location: FF_X23_Y11_N13
\mips_cpu|dp|rf|R10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(4));

-- Location: LCCOMB_X23_Y11_N12
\mips_cpu|dp|rf|Mux59~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|R10\(4)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R8\(4) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux59~10_combout\);

-- Location: LCCOMB_X24_Y11_N0
\mips_cpu|dp|rf|Mux59~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux59~10_combout\ & (\mips_cpu|dp|rf|R11\(4))) # (!\mips_cpu|dp|rf|Mux59~10_combout\ & ((\mips_cpu|dp|rf|R9\(4)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(4),
	datad => \mips_cpu|dp|rf|Mux59~10_combout\,
	combout => \mips_cpu|dp|rf|Mux59~11_combout\);

-- Location: FF_X14_Y19_N31
\mips_cpu|dp|rf|R3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(4));

-- Location: FF_X24_Y19_N17
\mips_cpu|dp|rf|R6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(4));

-- Location: FF_X26_Y17_N29
\mips_cpu|dp|rf|R4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(4));

-- Location: FF_X26_Y17_N11
\mips_cpu|dp|rf|R5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~141_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(4));

-- Location: LCCOMB_X26_Y17_N10
\mips_cpu|dp|rf|Mux59~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R5\(4)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R4\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R4\(4),
	datac => \mips_cpu|dp|rf|R5\(4),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux59~12_combout\);

-- Location: LCCOMB_X24_Y19_N16
\mips_cpu|dp|rf|Mux59~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux59~12_combout\ & (\mips_cpu|dp|rf|R7\(4))) # (!\mips_cpu|dp|rf|Mux59~12_combout\ & ((\mips_cpu|dp|rf|R6\(4)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(4),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R6\(4),
	datad => \mips_cpu|dp|rf|Mux59~12_combout\,
	combout => \mips_cpu|dp|rf|Mux59~13_combout\);

-- Location: LCCOMB_X24_Y19_N12
\mips_cpu|dp|rf|Mux59~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux59~13_combout\))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(4))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~3_combout\,
	datab => \mips_cpu|dp|rf|R1\(4),
	datac => \mips_cpu|dp|rf|Mux63~4_combout\,
	datad => \mips_cpu|dp|rf|Mux59~13_combout\,
	combout => \mips_cpu|dp|rf|Mux59~14_combout\);

-- Location: LCCOMB_X14_Y19_N30
\mips_cpu|dp|rf|Mux59~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux59~14_combout\ & ((\mips_cpu|dp|rf|R3\(4)))) # (!\mips_cpu|dp|rf|Mux59~14_combout\ & (\mips_cpu|dp|rf|R2\(4))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(4),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(4),
	datad => \mips_cpu|dp|rf|Mux59~14_combout\,
	combout => \mips_cpu|dp|rf|Mux59~15_combout\);

-- Location: LCCOMB_X17_Y12_N12
\mips_cpu|dp|rf|Mux59~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|Mux59~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux59~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux59~11_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux59~15_combout\,
	combout => \mips_cpu|dp|rf|Mux59~16_combout\);

-- Location: LCCOMB_X17_Y12_N14
\mips_cpu|dp|rf|Mux59~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux59~16_combout\ & ((\mips_cpu|dp|rf|Mux59~18_combout\))) # (!\mips_cpu|dp|rf|Mux59~16_combout\ & (\mips_cpu|dp|rf|Mux59~9_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux59~9_combout\,
	datac => \mips_cpu|dp|rf|Mux59~18_combout\,
	datad => \mips_cpu|dp|rf|Mux59~16_combout\,
	combout => \mips_cpu|dp|rf|Mux59~19_combout\);

-- Location: LCCOMB_X17_Y12_N0
\mips_cpu|dp|srcbmux|y[4]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[4]~38_combout\ = (!\mips_cpu|c|md|Decoder0~2_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4) & ((\mips_cpu|c|md|WideOr7~2_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~2_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	combout => \mips_cpu|dp|srcbmux|y[4]~38_combout\);

-- Location: LCCOMB_X17_Y12_N28
\mips_cpu|dp|srcbmux|y[4]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[4]~55_combout\ = (\mips_cpu|dp|srcbmux|y[4]~38_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|rf|Mux27~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[4]~38_combout\,
	combout => \mips_cpu|dp|srcbmux|y[4]~55_combout\);

-- Location: LCCOMB_X17_Y12_N6
\mips_cpu|dp|alu|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux59~19_combout\) # (\mips_cpu|dp|srcbmux|y[4]~55_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux59~19_combout\ & \mips_cpu|dp|srcbmux|y[4]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|Mux59~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[4]~55_combout\,
	combout => \mips_cpu|dp|alu|Mux27~0_combout\);

-- Location: LCCOMB_X24_Y22_N4
\mips_cpu|dp|alu|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~1_combout\ = (\mips_cpu|dp|alu|Mux27~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|alu|Mux27~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~10_combout\,
	combout => \mips_cpu|dp|alu|Mux27~1_combout\);

-- Location: LCCOMB_X27_Y18_N22
\mips_cpu|dp|wrmux|y[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[1]~1_combout\ = (\mips_cpu|c|md|aluop[0]~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12))))) # (!\mips_cpu|c|md|aluop[0]~0_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|aluop[0]~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|wrmux|y[1]~1_combout\);

-- Location: LCCOMB_X26_Y16_N16
\mips_cpu|dp|rf|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~36_combout\ = (\mips_cpu|dp|rf|Decoder0~35_combout\ & (\mips_cpu|dp|wrmux|y[1]~1_combout\ & !\mips_cpu|dp|wrmux|y[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~35_combout\,
	datac => \mips_cpu|dp|wrmux|y[1]~1_combout\,
	datad => \mips_cpu|dp|wrmux|y[0]~3_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~36_combout\);

-- Location: FF_X24_Y16_N29
\mips_cpu|dp|rf|R14[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(28));

-- Location: LCCOMB_X22_Y16_N16
\mips_cpu|dp|rf|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~18_combout\ = (\mips_cpu|dp|rf|Mux3~17_combout\ & (((\mips_cpu|dp|rf|R15\(28)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux3~17_combout\ & (\mips_cpu|dp|rf|R14\(28) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~17_combout\,
	datab => \mips_cpu|dp|rf|R14\(28),
	datac => \mips_cpu|dp|rf|R15\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux3~18_combout\);

-- Location: FF_X16_Y18_N29
\mips_cpu|dp|rf|R20[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(28));

-- Location: FF_X16_Y18_N15
\mips_cpu|dp|rf|R28[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(28));

-- Location: FF_X15_Y18_N7
\mips_cpu|dp|rf|R16[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(28));

-- Location: LCCOMB_X15_Y18_N6
\mips_cpu|dp|rf|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(28)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(28) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux3~4_combout\);

-- Location: LCCOMB_X16_Y18_N14
\mips_cpu|dp|rf|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux3~4_combout\ & ((\mips_cpu|dp|rf|R28\(28)))) # (!\mips_cpu|dp|rf|Mux3~4_combout\ & (\mips_cpu|dp|rf|R20\(28))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(28),
	datac => \mips_cpu|dp|rf|R28\(28),
	datad => \mips_cpu|dp|rf|Mux3~4_combout\,
	combout => \mips_cpu|dp|rf|Mux3~5_combout\);

-- Location: LCCOMB_X16_Y16_N20
\mips_cpu|dp|rf|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux3~3_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & \mips_cpu|dp|rf|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux3~5_combout\,
	combout => \mips_cpu|dp|rf|Mux3~6_combout\);

-- Location: FF_X17_Y22_N7
\mips_cpu|dp|rf|R31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(28));

-- Location: FF_X17_Y22_N29
\mips_cpu|dp|rf|R19[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(28));

-- Location: FF_X16_Y22_N31
\mips_cpu|dp|rf|R23[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(28));

-- Location: LCCOMB_X17_Y22_N28
\mips_cpu|dp|rf|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R23\(28)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R19\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R19\(28),
	datad => \mips_cpu|dp|rf|R23\(28),
	combout => \mips_cpu|dp|rf|Mux3~7_combout\);

-- Location: LCCOMB_X17_Y22_N6
\mips_cpu|dp|rf|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux3~7_combout\ & ((\mips_cpu|dp|rf|R31\(28)))) # (!\mips_cpu|dp|rf|Mux3~7_combout\ & (\mips_cpu|dp|rf|R27\(28))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R31\(28),
	datad => \mips_cpu|dp|rf|Mux3~7_combout\,
	combout => \mips_cpu|dp|rf|Mux3~8_combout\);

-- Location: LCCOMB_X16_Y16_N30
\mips_cpu|dp|rf|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~9_combout\ = (\mips_cpu|dp|rf|Mux3~6_combout\ & (((\mips_cpu|dp|rf|Mux3~8_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux3~6_combout\ & (\mips_cpu|dp|rf|Mux3~1_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~1_combout\,
	datab => \mips_cpu|dp|rf|Mux3~6_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux3~8_combout\,
	combout => \mips_cpu|dp|rf|Mux3~9_combout\);

-- Location: FF_X19_Y17_N25
\mips_cpu|dp|rf|R2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(28));

-- Location: FF_X19_Y17_N19
\mips_cpu|dp|rf|R1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(28));

-- Location: FF_X16_Y16_N19
\mips_cpu|dp|rf|R4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(28));

-- Location: LCCOMB_X16_Y16_N18
\mips_cpu|dp|rf|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R5\(28))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R4\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R4\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux3~12_combout\);

-- Location: FF_X16_Y17_N9
\mips_cpu|dp|rf|R7[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(28));

-- Location: LCCOMB_X16_Y17_N8
\mips_cpu|dp|rf|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~13_combout\ = (\mips_cpu|dp|rf|Mux3~12_combout\ & (((\mips_cpu|dp|rf|R7\(28)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux3~12_combout\ & (\mips_cpu|dp|rf|R6\(28) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(28),
	datab => \mips_cpu|dp|rf|Mux3~12_combout\,
	datac => \mips_cpu|dp|rf|R7\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux3~13_combout\);

-- Location: LCCOMB_X19_Y17_N18
\mips_cpu|dp|rf|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|Mux3~13_combout\))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|R1\(28))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux16~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(28),
	datad => \mips_cpu|dp|rf|Mux3~13_combout\,
	combout => \mips_cpu|dp|rf|Mux3~14_combout\);

-- Location: LCCOMB_X19_Y17_N24
\mips_cpu|dp|rf|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux3~14_combout\ & (\mips_cpu|dp|rf|R3\(28))) # (!\mips_cpu|dp|rf|Mux3~14_combout\ & ((\mips_cpu|dp|rf|R2\(28)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(28),
	datab => \mips_cpu|dp|rf|Mux16~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(28),
	datad => \mips_cpu|dp|rf|Mux3~14_combout\,
	combout => \mips_cpu|dp|rf|Mux3~15_combout\);

-- Location: FF_X23_Y21_N9
\mips_cpu|dp|rf|R9[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(28));

-- Location: FF_X23_Y21_N19
\mips_cpu|dp|rf|R11[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(28));

-- Location: FF_X24_Y21_N25
\mips_cpu|dp|rf|R8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~43_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(28));

-- Location: LCCOMB_X24_Y21_N24
\mips_cpu|dp|rf|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R10\(28))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R8\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux3~10_combout\);

-- Location: LCCOMB_X23_Y21_N18
\mips_cpu|dp|rf|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux3~10_combout\ & ((\mips_cpu|dp|rf|R11\(28)))) # (!\mips_cpu|dp|rf|Mux3~10_combout\ & (\mips_cpu|dp|rf|R9\(28))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(28),
	datac => \mips_cpu|dp|rf|R11\(28),
	datad => \mips_cpu|dp|rf|Mux3~10_combout\,
	combout => \mips_cpu|dp|rf|Mux3~11_combout\);

-- Location: LCCOMB_X16_Y16_N24
\mips_cpu|dp|rf|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux16~1_combout\)) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux3~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux3~15_combout\,
	datad => \mips_cpu|dp|rf|Mux3~11_combout\,
	combout => \mips_cpu|dp|rf|Mux3~16_combout\);

-- Location: LCCOMB_X16_Y16_N2
\mips_cpu|dp|rf|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux3~16_combout\ & (\mips_cpu|dp|rf|Mux3~18_combout\)) # (!\mips_cpu|dp|rf|Mux3~16_combout\ & ((\mips_cpu|dp|rf|Mux3~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux3~18_combout\,
	datac => \mips_cpu|dp|rf|Mux3~9_combout\,
	datad => \mips_cpu|dp|rf|Mux3~16_combout\,
	combout => \mips_cpu|dp|rf|Mux3~19_combout\);

-- Location: LCCOMB_X17_Y21_N26
\mips_cpu|c|md|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~4_combout\ = (\mips_cpu|c|md|Decoder0~3_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	combout => \mips_cpu|c|md|Decoder0~4_combout\);

-- Location: LCCOMB_X19_Y22_N24
\uGPIO|LEDG_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~4_combout\ = (\mips_cpu|dp|rf|Mux28~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux28~19_combout\,
	combout => \uGPIO|LEDG_R~4_combout\);

-- Location: FF_X19_Y22_N25
\Timer|CompareR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~4_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(3));

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X7_Y23_N2
\uGPIO|sw3|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~23_combout\ = (\uGPIO|sw3|c_state.S12~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S12~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~23_combout\);

-- Location: FF_X7_Y23_N3
\uGPIO|sw3|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S13~q\);

-- Location: LCCOMB_X7_Y23_N8
\uGPIO|sw3|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~22_combout\ = (\uGPIO|sw3|c_state.S13~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw3|c_state.S13~q\,
	datac => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~22_combout\);

-- Location: FF_X7_Y23_N9
\uGPIO|sw3|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S14~q\);

-- Location: LCCOMB_X14_Y18_N4
\uGPIO|SW_StatusR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~8_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|sw3|c_state.S14~q\) # (\uGPIO|SW_StatusR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|DataOut[0]~0_combout\,
	datab => \uGPIO|sw3|c_state.S14~q\,
	datac => \uGPIO|SW_StatusR\(3),
	combout => \uGPIO|SW_StatusR~8_combout\);

-- Location: FF_X14_Y18_N5
\uGPIO|SW_StatusR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~8_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(3));

-- Location: LCCOMB_X14_Y19_N24
\mips_cpu|dp|resmux|y[3]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[3]~142_combout\ = (!\Decoder|Equal3~0_combout\ & (\uGPIO|Equal1~0_combout\ & (!\mips_cpu|c|md|WideOr9~1_combout\ & \uGPIO|SW_StatusR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \uGPIO|Equal1~0_combout\,
	datac => \mips_cpu|c|md|WideOr9~1_combout\,
	datad => \uGPIO|SW_StatusR\(3),
	combout => \mips_cpu|dp|resmux|y[3]~142_combout\);

-- Location: LCCOMB_X14_Y19_N26
\mips_cpu|dp|resmux|y[3]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[3]~143_combout\ = (\Decoder|Equal1~6_combout\ & (((\mips_cpu|dp|resmux|y[9]~118_combout\)))) # (!\Decoder|Equal1~6_combout\ & ((\mips_cpu|dp|resmux|y[9]~118_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3))) # 
-- (!\mips_cpu|dp|resmux|y[9]~118_combout\ & ((\mips_cpu|dp|resmux|y[3]~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3),
	datac => \mips_cpu|dp|resmux|y[9]~118_combout\,
	datad => \mips_cpu|dp|resmux|y[3]~142_combout\,
	combout => \mips_cpu|dp|resmux|y[3]~143_combout\);

-- Location: LCCOMB_X14_Y19_N28
\mips_cpu|dp|resmux|y[3]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[3]~144_combout\ = (\mips_cpu|dp|resmux|y[3]~143_combout\ & (((\Timer|CompareR\(3)) # (!\mips_cpu|dp|resmux|y[9]~116_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~143_combout\ & (\Timer|CounterR\(3) & 
-- ((\mips_cpu|dp|resmux|y[9]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datab => \Timer|CompareR\(3),
	datac => \mips_cpu|dp|resmux|y[3]~143_combout\,
	datad => \mips_cpu|dp|resmux|y[9]~116_combout\,
	combout => \mips_cpu|dp|resmux|y[3]~144_combout\);

-- Location: LCCOMB_X14_Y19_N18
\mips_cpu|dp|resmux|y[3]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[3]~145_combout\ = (\mips_cpu|dp|resmux|y[3]~155_combout\ & ((\mips_cpu|dp|resmux|y[3]~144_combout\) # ((!\mips_cpu|c|md|Decoder0~4_combout\ & \mips_cpu|dp|alu|Mux28~1_combout\)))) # (!\mips_cpu|dp|resmux|y[3]~155_combout\ & 
-- (!\mips_cpu|c|md|Decoder0~4_combout\ & (\mips_cpu|dp|alu|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[3]~155_combout\,
	datab => \mips_cpu|c|md|Decoder0~4_combout\,
	datac => \mips_cpu|dp|alu|Mux28~1_combout\,
	datad => \mips_cpu|dp|resmux|y[3]~144_combout\,
	combout => \mips_cpu|dp|resmux|y[3]~145_combout\);

-- Location: FF_X14_Y19_N19
\mips_cpu|dp|rf|R15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[3]~145_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(3));

-- Location: FF_X16_Y11_N3
\mips_cpu|dp|rf|R13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(3));

-- Location: FF_X21_Y12_N19
\mips_cpu|dp|rf|R14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(3));

-- Location: FF_X19_Y19_N13
\mips_cpu|dp|rf|R12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(3));

-- Location: LCCOMB_X19_Y19_N12
\mips_cpu|dp|rf|Mux28~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R14\(3))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R12\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R14\(3),
	datac => \mips_cpu|dp|rf|R12\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux28~17_combout\);

-- Location: LCCOMB_X16_Y11_N2
\mips_cpu|dp|rf|Mux28~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux28~17_combout\ & (\mips_cpu|dp|rf|R15\(3))) # (!\mips_cpu|dp|rf|Mux28~17_combout\ & ((\mips_cpu|dp|rf|R13\(3)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R15\(3),
	datac => \mips_cpu|dp|rf|R13\(3),
	datad => \mips_cpu|dp|rf|Mux28~17_combout\,
	combout => \mips_cpu|dp|rf|Mux28~18_combout\);

-- Location: FF_X24_Y19_N1
\mips_cpu|dp|rf|R7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(3));

-- Location: FF_X24_Y20_N13
\mips_cpu|dp|rf|R4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(3));

-- Location: LCCOMB_X24_Y20_N12
\mips_cpu|dp|rf|Mux28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|R6\(3))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R4\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R4\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux28~12_combout\);

-- Location: LCCOMB_X24_Y19_N0
\mips_cpu|dp|rf|Mux28~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux28~12_combout\ & ((\mips_cpu|dp|rf|R7\(3)))) # (!\mips_cpu|dp|rf|Mux28~12_combout\ & (\mips_cpu|dp|rf|R5\(3))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R7\(3),
	datad => \mips_cpu|dp|rf|Mux28~12_combout\,
	combout => \mips_cpu|dp|rf|Mux28~13_combout\);

-- Location: FF_X21_Y19_N29
\mips_cpu|dp|rf|R1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(3));

-- Location: LCCOMB_X21_Y19_N28
\mips_cpu|dp|rf|Mux28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux28~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(3)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux28~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(3),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux28~14_combout\);

-- Location: FF_X21_Y19_N27
\mips_cpu|dp|rf|R2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(3));

-- Location: FF_X24_Y12_N25
\mips_cpu|dp|rf|R3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(3));

-- Location: LCCOMB_X21_Y19_N26
\mips_cpu|dp|rf|Mux28~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux28~14_combout\ & ((\mips_cpu|dp|rf|R3\(3)))) # (!\mips_cpu|dp|rf|Mux28~14_combout\ & (\mips_cpu|dp|rf|R2\(3))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux28~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|Mux28~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(3),
	datad => \mips_cpu|dp|rf|R3\(3),
	combout => \mips_cpu|dp|rf|Mux28~15_combout\);

-- Location: LCCOMB_X20_Y11_N8
\mips_cpu|dp|rf|Mux28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux28~11_combout\) # ((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux28~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~11_combout\,
	datab => \mips_cpu|dp|rf|Mux28~15_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux16~1_combout\,
	combout => \mips_cpu|dp|rf|Mux28~16_combout\);

-- Location: LCCOMB_X20_Y11_N26
\mips_cpu|dp|rf|Mux28~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~19_combout\ = (\mips_cpu|dp|rf|Mux28~16_combout\ & (((\mips_cpu|dp|rf|Mux28~18_combout\) # (!\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux28~16_combout\ & (\mips_cpu|dp|rf|Mux28~1_combout\ & 
-- ((\mips_cpu|dp|rf|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~1_combout\,
	datab => \mips_cpu|dp|rf|Mux28~18_combout\,
	datac => \mips_cpu|dp|rf|Mux28~16_combout\,
	datad => \mips_cpu|dp|rf|Mux16~1_combout\,
	combout => \mips_cpu|dp|rf|Mux28~19_combout\);

-- Location: LCCOMB_X20_Y11_N22
\mips_cpu|dp|alu|b2[3]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[3]~31_combout\ = \mips_cpu|c|ad|Mux0~3_combout\ $ (((\mips_cpu|dp|srcbmux|y[3]~39_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[3]~39_combout\,
	datac => \mips_cpu|dp|rf|Mux28~19_combout\,
	datad => \mips_cpu|c|ad|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|b2[3]~31_combout\);

-- Location: LCCOMB_X20_Y11_N24
\mips_cpu|dp|srcbmux|y[3]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[3]~54_combout\ = (\mips_cpu|dp|srcbmux|y[3]~39_combout\) # ((\mips_cpu|dp|rf|Mux28~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~19_combout\,
	datab => \mips_cpu|dp|srcbmux|y[3]~39_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	combout => \mips_cpu|dp|srcbmux|y[3]~54_combout\);

-- Location: FF_X24_Y12_N23
\mips_cpu|dp|rf|R10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(3));

-- Location: FF_X24_Y11_N27
\mips_cpu|dp|rf|R9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(3));

-- Location: LCCOMB_X24_Y11_N26
\mips_cpu|dp|rf|Mux60~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R9\(3)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R9\(3),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux60~0_combout\);

-- Location: LCCOMB_X24_Y12_N22
\mips_cpu|dp|rf|Mux60~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux60~0_combout\ & (\mips_cpu|dp|rf|R11\(3))) # (!\mips_cpu|dp|rf|Mux60~0_combout\ & ((\mips_cpu|dp|rf|R10\(3)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(3),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(3),
	datad => \mips_cpu|dp|rf|Mux60~0_combout\,
	combout => \mips_cpu|dp|rf|Mux60~1_combout\);

-- Location: FF_X24_Y20_N3
\mips_cpu|dp|rf|R5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~145_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(3));

-- Location: LCCOMB_X24_Y20_N2
\mips_cpu|dp|rf|Mux60~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~13_combout\ = (\mips_cpu|dp|rf|Mux60~12_combout\ & (((\mips_cpu|dp|rf|R7\(3))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))) # (!\mips_cpu|dp|rf|Mux60~12_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R5\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~12_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(3),
	datad => \mips_cpu|dp|rf|R7\(3),
	combout => \mips_cpu|dp|rf|Mux60~13_combout\);

-- Location: LCCOMB_X24_Y19_N18
\mips_cpu|dp|rf|Mux60~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~14_combout\ = (\mips_cpu|dp|rf|Mux63~3_combout\ & ((\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|Mux60~13_combout\))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(3))))) # (!\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~3_combout\,
	datab => \mips_cpu|dp|rf|R1\(3),
	datac => \mips_cpu|dp|rf|Mux63~4_combout\,
	datad => \mips_cpu|dp|rf|Mux60~13_combout\,
	combout => \mips_cpu|dp|rf|Mux60~14_combout\);

-- Location: LCCOMB_X24_Y12_N24
\mips_cpu|dp|rf|Mux60~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux60~14_combout\ & ((\mips_cpu|dp|rf|R3\(3)))) # (!\mips_cpu|dp|rf|Mux60~14_combout\ & (\mips_cpu|dp|rf|R2\(3))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~2_combout\,
	datab => \mips_cpu|dp|rf|R2\(3),
	datac => \mips_cpu|dp|rf|R3\(3),
	datad => \mips_cpu|dp|rf|Mux60~14_combout\,
	combout => \mips_cpu|dp|rf|Mux60~15_combout\);

-- Location: LCCOMB_X24_Y12_N10
\mips_cpu|dp|rf|Mux60~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux60~11_combout\) # ((\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((!\mips_cpu|dp|rf|Mux63~0_combout\ & 
-- \mips_cpu|dp|rf|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~11_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux60~15_combout\,
	combout => \mips_cpu|dp|rf|Mux60~16_combout\);

-- Location: LCCOMB_X24_Y12_N30
\mips_cpu|dp|rf|Mux60~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux60~16_combout\ & (\mips_cpu|dp|rf|Mux60~18_combout\)) # (!\mips_cpu|dp|rf|Mux60~16_combout\ & ((\mips_cpu|dp|rf|Mux60~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~18_combout\,
	datab => \mips_cpu|dp|rf|Mux60~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux60~16_combout\,
	combout => \mips_cpu|dp|rf|Mux60~19_combout\);

-- Location: LCCOMB_X16_Y19_N20
\mips_cpu|dp|alu|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[3]~54_combout\ & ((\mips_cpu|dp|rf|Mux60~19_combout\) # (\mips_cpu|c|ad|Mux2~3_combout\))) # (!\mips_cpu|dp|srcbmux|y[3]~54_combout\ & 
-- (\mips_cpu|dp|rf|Mux60~19_combout\ & \mips_cpu|c|ad|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[3]~54_combout\,
	datac => \mips_cpu|dp|rf|Mux60~19_combout\,
	datad => \mips_cpu|c|ad|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux28~0_combout\);

-- Location: LCCOMB_X24_Y22_N18
\mips_cpu|dp|alu|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~1_combout\ = (\mips_cpu|dp|alu|Mux28~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|alu|Add0~8_combout\,
	datad => \mips_cpu|dp|alu|Mux28~0_combout\,
	combout => \mips_cpu|dp|alu|Mux28~1_combout\);

-- Location: LCCOMB_X17_Y17_N28
\mips_cpu|c|md|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|c|md|Decoder0~1_combout\);

-- Location: LCCOMB_X17_Y17_N30
\mips_cpu|c|md|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & (\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|c|md|Decoder0~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|Decoder0~2_combout\);

-- Location: LCCOMB_X23_Y20_N30
\mips_cpu|dp|srcbmux|y[2]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[2]~40_combout\ = (!\mips_cpu|c|md|Decoder0~2_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) & ((\mips_cpu|c|md|WideOr7~2_combout\) # (!\mips_cpu|c|md|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~0_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	datad => \mips_cpu|c|md|WideOr7~2_combout\,
	combout => \mips_cpu|dp|srcbmux|y[2]~40_combout\);

-- Location: LCCOMB_X23_Y20_N26
\mips_cpu|dp|srcbmux|y[2]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[2]~44_combout\ = (\mips_cpu|dp|srcbmux|y[2]~40_combout\) # ((!\mips_cpu|c|md|WideOr7~3_combout\ & \mips_cpu|dp|rf|Mux29~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datac => \mips_cpu|dp|srcbmux|y[2]~40_combout\,
	datad => \mips_cpu|dp|rf|Mux29~23_combout\,
	combout => \mips_cpu|dp|srcbmux|y[2]~44_combout\);

-- Location: LCCOMB_X22_Y19_N14
\mips_cpu|dp|alu|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|srcbmux|y[2]~44_combout\) # (\mips_cpu|dp|rf|Mux61~19_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[2]~44_combout\ & \mips_cpu|dp|rf|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|srcbmux|y[2]~44_combout\,
	datac => \mips_cpu|dp|rf|Mux61~19_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux29~0_combout\);

-- Location: LCCOMB_X24_Y22_N0
\mips_cpu|dp|alu|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~1_combout\ = (\mips_cpu|dp|alu|Mux29~0_combout\) # ((\mips_cpu|dp|alu|Add0~6_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~6_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux29~0_combout\,
	combout => \mips_cpu|dp|alu|Mux29~1_combout\);

-- Location: LCCOMB_X20_Y20_N2
\mips_cpu|dp|rf|Mux63~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux63~1_combout\);

-- Location: LCCOMB_X14_Y15_N2
\mips_cpu|dp|rf|Mux57~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~1_combout\ = (\mips_cpu|dp|rf|Mux57~0_combout\ & (((\mips_cpu|dp|rf|R30\(6)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux57~0_combout\ & (\mips_cpu|dp|rf|R26\(6) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~0_combout\,
	datab => \mips_cpu|dp|rf|R26\(6),
	datac => \mips_cpu|dp|rf|R30\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux57~1_combout\);

-- Location: LCCOMB_X22_Y11_N28
\mips_cpu|dp|rf|Mux57~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~5_combout\ = (\mips_cpu|dp|rf|Mux57~4_combout\ & ((\mips_cpu|dp|rf|R28\(6)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux57~4_combout\ & (((\mips_cpu|dp|rf|R20\(6) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~4_combout\,
	datab => \mips_cpu|dp|rf|R28\(6),
	datac => \mips_cpu|dp|rf|R20\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux57~5_combout\);

-- Location: FF_X26_Y14_N23
\mips_cpu|dp|rf|R21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(6));

-- Location: FF_X26_Y11_N11
\mips_cpu|dp|rf|R25[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(6));

-- Location: LCCOMB_X26_Y11_N10
\mips_cpu|dp|rf|Mux57~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R25\(6)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R17\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R17\(6),
	datac => \mips_cpu|dp|rf|R25\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux57~2_combout\);

-- Location: LCCOMB_X26_Y14_N22
\mips_cpu|dp|rf|Mux57~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux57~2_combout\ & (\mips_cpu|dp|rf|R29\(6))) # (!\mips_cpu|dp|rf|Mux57~2_combout\ & ((\mips_cpu|dp|rf|R21\(6)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R29\(6),
	datac => \mips_cpu|dp|rf|R21\(6),
	datad => \mips_cpu|dp|rf|Mux57~2_combout\,
	combout => \mips_cpu|dp|rf|Mux57~3_combout\);

-- Location: LCCOMB_X22_Y11_N24
\mips_cpu|dp|rf|Mux57~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|Mux57~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux57~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux57~5_combout\,
	datad => \mips_cpu|dp|rf|Mux57~3_combout\,
	combout => \mips_cpu|dp|rf|Mux57~6_combout\);

-- Location: LCCOMB_X22_Y11_N18
\mips_cpu|dp|rf|Mux57~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux57~6_combout\ & (\mips_cpu|dp|rf|Mux57~8_combout\)) # (!\mips_cpu|dp|rf|Mux57~6_combout\ & ((\mips_cpu|dp|rf|Mux57~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux57~1_combout\,
	datad => \mips_cpu|dp|rf|Mux57~6_combout\,
	combout => \mips_cpu|dp|rf|Mux57~9_combout\);

-- Location: LCCOMB_X22_Y17_N8
\mips_cpu|dp|rf|Mux57~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R5\(6))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R4\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R5\(6),
	datad => \mips_cpu|dp|rf|R4\(6),
	combout => \mips_cpu|dp|rf|Mux57~12_combout\);

-- Location: LCCOMB_X23_Y17_N6
\mips_cpu|dp|rf|Mux57~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux57~12_combout\ & (\mips_cpu|dp|rf|R7\(6))) # (!\mips_cpu|dp|rf|Mux57~12_combout\ & ((\mips_cpu|dp|rf|R6\(6)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R7\(6),
	datac => \mips_cpu|dp|rf|R6\(6),
	datad => \mips_cpu|dp|rf|Mux57~12_combout\,
	combout => \mips_cpu|dp|rf|Mux57~13_combout\);

-- Location: LCCOMB_X23_Y17_N10
\mips_cpu|dp|rf|Mux57~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux57~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(6) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(6),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux57~13_combout\,
	combout => \mips_cpu|dp|rf|Mux57~14_combout\);

-- Location: LCCOMB_X22_Y19_N26
\mips_cpu|dp|rf|Mux57~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~15_combout\ = (\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|Mux57~14_combout\ & ((\mips_cpu|dp|rf|R3\(6)))) # (!\mips_cpu|dp|rf|Mux57~14_combout\ & (\mips_cpu|dp|rf|R2\(6))))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(6),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(6),
	datad => \mips_cpu|dp|rf|Mux57~14_combout\,
	combout => \mips_cpu|dp|rf|Mux57~15_combout\);

-- Location: FF_X23_Y11_N23
\mips_cpu|dp|rf|R10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(6));

-- Location: FF_X23_Y11_N1
\mips_cpu|dp|rf|R8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~133_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(6));

-- Location: LCCOMB_X23_Y11_N22
\mips_cpu|dp|rf|Mux57~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|R10\(6))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|R8\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R10\(6),
	datad => \mips_cpu|dp|rf|R8\(6),
	combout => \mips_cpu|dp|rf|Mux57~10_combout\);

-- Location: LCCOMB_X22_Y19_N8
\mips_cpu|dp|rf|Mux57~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~11_combout\ = (\mips_cpu|dp|rf|Mux57~10_combout\ & ((\mips_cpu|dp|rf|R11\(6)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux57~10_combout\ & (((\mips_cpu|dp|rf|R9\(6) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(6),
	datab => \mips_cpu|dp|rf|Mux57~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(6),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux57~11_combout\);

-- Location: LCCOMB_X22_Y19_N12
\mips_cpu|dp|rf|Mux57~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\) # ((\mips_cpu|dp|rf|Mux57~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (!\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux57~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux57~15_combout\,
	datad => \mips_cpu|dp|rf|Mux57~11_combout\,
	combout => \mips_cpu|dp|rf|Mux57~16_combout\);

-- Location: LCCOMB_X22_Y19_N16
\mips_cpu|dp|rf|Mux57~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~19_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux57~16_combout\ & (\mips_cpu|dp|rf|Mux57~18_combout\)) # (!\mips_cpu|dp|rf|Mux57~16_combout\ & ((\mips_cpu|dp|rf|Mux57~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~18_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux57~9_combout\,
	datad => \mips_cpu|dp|rf|Mux57~16_combout\,
	combout => \mips_cpu|dp|rf|Mux57~19_combout\);

-- Location: LCCOMB_X22_Y19_N18
\mips_cpu|dp|srcbmux|y[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[6]~42_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (!\mips_cpu|c|md|Decoder0~2_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6)))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux25~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr7~3_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	datad => \mips_cpu|dp|rf|Mux25~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[6]~42_combout\);

-- Location: LCCOMB_X22_Y19_N28
\mips_cpu|dp|alu|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux57~19_combout\) # (\mips_cpu|dp|srcbmux|y[6]~42_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux57~19_combout\ & \mips_cpu|dp|srcbmux|y[6]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|rf|Mux57~19_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[6]~42_combout\,
	combout => \mips_cpu|dp|alu|Mux25~0_combout\);

-- Location: LCCOMB_X22_Y19_N30
\mips_cpu|dp|alu|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~1_combout\ = (\mips_cpu|dp|alu|Mux25~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|dp|alu|Add0~14_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|dp|alu|Mux25~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~14_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux25~1_combout\);

-- Location: LCCOMB_X14_Y19_N20
\uGPIO|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~1_combout\ = (!\mips_cpu|dp|alu|Mux25~1_combout\ & !\mips_cpu|dp|alu|Mux26~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|Mux25~1_combout\,
	datad => \mips_cpu|dp|alu|Mux26~1_combout\,
	combout => \uGPIO|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y15_N12
\mips_cpu|dp|srcbmux|y[8]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[8]~35_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (((!\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8))))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux23~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~19_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8),
	combout => \mips_cpu|dp|srcbmux|y[8]~35_combout\);

-- Location: LCCOMB_X21_Y20_N6
\mips_cpu|dp|alu|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~1_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux55~19_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|srcbmux|y[8]~35_combout\))) # (!\mips_cpu|dp|rf|Mux55~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|srcbmux|y[8]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~19_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[8]~35_combout\,
	combout => \mips_cpu|dp|alu|Mux23~1_combout\);

-- Location: LCCOMB_X19_Y19_N22
\uGPIO|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~3_combout\ = (!\mips_cpu|dp|alu|Mux23~0_combout\ & (!\mips_cpu|dp|alu|Mux23~1_combout\ & !\mips_cpu|dp|alu|Mux22~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~0_combout\,
	datac => \mips_cpu|dp|alu|Mux23~1_combout\,
	datad => \mips_cpu|dp|alu|Mux22~1_combout\,
	combout => \uGPIO|Equal0~3_combout\);

-- Location: LCCOMB_X15_Y19_N16
\uGPIO|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~4_combout\ = (\uGPIO|Equal0~0_combout\ & (\uGPIO|Equal0~1_combout\ & (\uGPIO|Equal0~2_combout\ & \uGPIO|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~0_combout\,
	datab => \uGPIO|Equal0~1_combout\,
	datac => \uGPIO|Equal0~2_combout\,
	datad => \uGPIO|Equal0~3_combout\,
	combout => \uGPIO|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y19_N8
\uGPIO|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~5_combout\ = (!\mips_cpu|dp|alu|Mux28~1_combout\ & (\uGPIO|Equal0~4_combout\ & (!\mips_cpu|dp|alu|Mux29~1_combout\ & !\mips_cpu|dp|alu|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~1_combout\,
	datab => \uGPIO|Equal0~4_combout\,
	datac => \mips_cpu|dp|alu|Mux29~1_combout\,
	datad => \mips_cpu|dp|alu|Mux27~1_combout\,
	combout => \uGPIO|Equal0~5_combout\);

-- Location: LCCOMB_X16_Y21_N16
\Timer|CompareR[29]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR[29]~0_combout\ = ((\Decoder|Equal1~6_combout\ & (\uGPIO|Equal0~5_combout\ & \mips_cpu|c|md|WideOr9~1_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|Equal0~5_combout\,
	datad => \mips_cpu|c|md|WideOr9~1_combout\,
	combout => \Timer|CompareR[29]~0_combout\);

-- Location: FF_X14_Y18_N23
\Timer|CompareR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~9_combout\,
	ena => \Timer|CompareR[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(23));

-- Location: LCCOMB_X14_Y16_N28
\mips_cpu|dp|resmux|y[23]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[23]~60_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(23),
	combout => \mips_cpu|dp|resmux|y[23]~60_combout\);

-- Location: LCCOMB_X14_Y16_N14
\mips_cpu|dp|resmux|y[23]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[23]~61_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux8~1_combout\) # ((\mips_cpu|dp|resmux|y[31]~27_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (((!\mips_cpu|dp|resmux|y[31]~27_combout\ & 
-- \mips_cpu|dp|resmux|y[23]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux8~1_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~27_combout\,
	datad => \mips_cpu|dp|resmux|y[23]~60_combout\,
	combout => \mips_cpu|dp|resmux|y[23]~61_combout\);

-- Location: LCCOMB_X14_Y16_N16
\mips_cpu|dp|resmux|y[23]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[23]~62_combout\ = (\mips_cpu|dp|resmux|y[23]~61_combout\ & (((\Timer|CompareR\(23)) # (!\mips_cpu|dp|resmux|y[31]~25_combout\)))) # (!\mips_cpu|dp|resmux|y[23]~61_combout\ & (\Timer|CounterR\(23) & 
-- ((\mips_cpu|dp|resmux|y[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(23),
	datab => \Timer|CompareR\(23),
	datac => \mips_cpu|dp|resmux|y[23]~61_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~25_combout\,
	combout => \mips_cpu|dp|resmux|y[23]~62_combout\);

-- Location: LCCOMB_X15_Y17_N26
\mips_cpu|dp|resmux|y[23]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[23]~63_combout\ = (\mips_cpu|dp|resmux|y[23]~62_combout\ & \mips_cpu|dp|resmux|y[31]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|resmux|y[23]~62_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~154_combout\,
	combout => \mips_cpu|dp|resmux|y[23]~63_combout\);

-- Location: FF_X21_Y16_N9
\mips_cpu|dp|rf|R13[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(23));

-- Location: FF_X21_Y16_N27
\mips_cpu|dp|rf|R12[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(23));

-- Location: FF_X24_Y16_N31
\mips_cpu|dp|rf|R14[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(23));

-- Location: LCCOMB_X21_Y16_N26
\mips_cpu|dp|rf|Mux8~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R14\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R12\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(23),
	datad => \mips_cpu|dp|rf|R14\(23),
	combout => \mips_cpu|dp|rf|Mux8~17_combout\);

-- Location: LCCOMB_X21_Y16_N8
\mips_cpu|dp|rf|Mux8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux8~17_combout\ & (\mips_cpu|dp|rf|R15\(23))) # (!\mips_cpu|dp|rf|Mux8~17_combout\ & ((\mips_cpu|dp|rf|R13\(23)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R13\(23),
	datad => \mips_cpu|dp|rf|Mux8~17_combout\,
	combout => \mips_cpu|dp|rf|Mux8~18_combout\);

-- Location: FF_X27_Y13_N9
\mips_cpu|dp|rf|R10[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(23));

-- Location: FF_X24_Y17_N27
\mips_cpu|dp|rf|R9[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(23));

-- Location: FF_X26_Y13_N25
\mips_cpu|dp|rf|R8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(23));

-- Location: LCCOMB_X26_Y13_N24
\mips_cpu|dp|rf|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R9\(23))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R8\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R9\(23),
	datac => \mips_cpu|dp|rf|R8\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y13_N8
\mips_cpu|dp|rf|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux8~0_combout\ & (\mips_cpu|dp|rf|R11\(23))) # (!\mips_cpu|dp|rf|Mux8~0_combout\ & ((\mips_cpu|dp|rf|R10\(23)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R10\(23),
	datad => \mips_cpu|dp|rf|Mux8~0_combout\,
	combout => \mips_cpu|dp|rf|Mux8~1_combout\);

-- Location: FF_X22_Y13_N21
\mips_cpu|dp|rf|R27[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(23));

-- Location: FF_X22_Y13_N7
\mips_cpu|dp|rf|R31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(23));

-- Location: FF_X21_Y13_N15
\mips_cpu|dp|rf|R19[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(23));

-- Location: FF_X21_Y13_N29
\mips_cpu|dp|rf|R23[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(23));

-- Location: LCCOMB_X21_Y13_N14
\mips_cpu|dp|rf|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R23\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R19\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R19\(23),
	datad => \mips_cpu|dp|rf|R23\(23),
	combout => \mips_cpu|dp|rf|Mux8~9_combout\);

-- Location: LCCOMB_X22_Y13_N6
\mips_cpu|dp|rf|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux8~9_combout\ & ((\mips_cpu|dp|rf|R31\(23)))) # (!\mips_cpu|dp|rf|Mux8~9_combout\ & (\mips_cpu|dp|rf|R27\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R27\(23),
	datac => \mips_cpu|dp|rf|R31\(23),
	datad => \mips_cpu|dp|rf|Mux8~9_combout\,
	combout => \mips_cpu|dp|rf|Mux8~10_combout\);

-- Location: FF_X16_Y13_N9
\mips_cpu|dp|rf|R26[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(23));

-- Location: FF_X16_Y13_N3
\mips_cpu|dp|rf|R30[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(23));

-- Location: FF_X17_Y13_N17
\mips_cpu|dp|rf|R22[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(23));

-- Location: FF_X17_Y13_N19
\mips_cpu|dp|rf|R18[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(23));

-- Location: LCCOMB_X17_Y13_N18
\mips_cpu|dp|rf|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(23))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(23),
	datac => \mips_cpu|dp|rf|R18\(23),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux8~4_combout\);

-- Location: LCCOMB_X16_Y13_N2
\mips_cpu|dp|rf|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux8~4_combout\ & ((\mips_cpu|dp|rf|R30\(23)))) # (!\mips_cpu|dp|rf|Mux8~4_combout\ & (\mips_cpu|dp|rf|R26\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R26\(23),
	datac => \mips_cpu|dp|rf|R30\(23),
	datad => \mips_cpu|dp|rf|Mux8~4_combout\,
	combout => \mips_cpu|dp|rf|Mux8~5_combout\);

-- Location: LCCOMB_X17_Y15_N2
\mips_cpu|dp|rf|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # (\mips_cpu|dp|rf|Mux8~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux8~7_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~7_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \mips_cpu|dp|rf|Mux8~5_combout\,
	combout => \mips_cpu|dp|rf|Mux8~8_combout\);

-- Location: LCCOMB_X17_Y15_N20
\mips_cpu|dp|rf|Mux8~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux8~8_combout\ & ((\mips_cpu|dp|rf|Mux8~10_combout\))) # (!\mips_cpu|dp|rf|Mux8~8_combout\ & (\mips_cpu|dp|rf|Mux8~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~3_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|Mux8~10_combout\,
	datad => \mips_cpu|dp|rf|Mux8~8_combout\,
	combout => \mips_cpu|dp|rf|Mux8~11_combout\);

-- Location: FF_X21_Y17_N15
\mips_cpu|dp|rf|R3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(23));

-- Location: FF_X24_Y15_N21
\mips_cpu|dp|rf|R2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(23));

-- Location: LCCOMB_X24_Y15_N20
\mips_cpu|dp|rf|Mux8~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~15_combout\ = (\mips_cpu|dp|rf|Mux8~14_combout\ & ((\mips_cpu|dp|rf|R3\(23)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux8~14_combout\ & (((\mips_cpu|dp|rf|R2\(23) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(23),
	datac => \mips_cpu|dp|rf|R2\(23),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux8~15_combout\);

-- Location: LCCOMB_X17_Y15_N6
\mips_cpu|dp|rf|Mux8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~16_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux8~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux8~11_combout\,
	datac => \mips_cpu|dp|rf|Mux16~0_combout\,
	datad => \mips_cpu|dp|rf|Mux8~15_combout\,
	combout => \mips_cpu|dp|rf|Mux8~16_combout\);

-- Location: LCCOMB_X17_Y15_N8
\mips_cpu|dp|rf|Mux8~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~19_combout\ = (\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux8~16_combout\ & (\mips_cpu|dp|rf|Mux8~18_combout\)) # (!\mips_cpu|dp|rf|Mux8~16_combout\ & ((\mips_cpu|dp|rf|Mux8~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & (((\mips_cpu|dp|rf|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~1_combout\,
	datab => \mips_cpu|dp|rf|Mux8~18_combout\,
	datac => \mips_cpu|dp|rf|Mux8~1_combout\,
	datad => \mips_cpu|dp|rf|Mux8~16_combout\,
	combout => \mips_cpu|dp|rf|Mux8~19_combout\);

-- Location: LCCOMB_X20_Y20_N20
\mips_cpu|dp|rf|Mux63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux63~0_combout\);

-- Location: FF_X26_Y12_N3
\mips_cpu|dp|rf|R11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(13));

-- Location: FF_X24_Y17_N5
\mips_cpu|dp|rf|R9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(13));

-- Location: LCCOMB_X24_Y17_N4
\mips_cpu|dp|rf|Mux50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R9\(13)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R8\(13) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(13),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux50~0_combout\);

-- Location: LCCOMB_X26_Y12_N2
\mips_cpu|dp|rf|Mux50~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux50~0_combout\ & ((\mips_cpu|dp|rf|R11\(13)))) # (!\mips_cpu|dp|rf|Mux50~0_combout\ & (\mips_cpu|dp|rf|R10\(13))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R10\(13),
	datac => \mips_cpu|dp|rf|R11\(13),
	datad => \mips_cpu|dp|rf|Mux50~0_combout\,
	combout => \mips_cpu|dp|rf|Mux50~1_combout\);

-- Location: FF_X23_Y16_N27
\mips_cpu|dp|rf|R7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(13));

-- Location: FF_X26_Y16_N11
\mips_cpu|dp|rf|R5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(13));

-- Location: LCCOMB_X26_Y16_N10
\mips_cpu|dp|rf|Mux50~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~13_combout\ = (\mips_cpu|dp|rf|Mux50~12_combout\ & ((\mips_cpu|dp|rf|R7\(13)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux50~12_combout\ & (((\mips_cpu|dp|rf|R5\(13) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~12_combout\,
	datab => \mips_cpu|dp|rf|R7\(13),
	datac => \mips_cpu|dp|rf|R5\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux50~13_combout\);

-- Location: LCCOMB_X23_Y17_N8
\mips_cpu|dp|rf|Mux50~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~14_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|Mux50~13_combout\) # (!\mips_cpu|dp|rf|Mux63~3_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R1\(13) & (\mips_cpu|dp|rf|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(13),
	datab => \mips_cpu|dp|rf|Mux63~4_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|rf|Mux50~13_combout\,
	combout => \mips_cpu|dp|rf|Mux50~14_combout\);

-- Location: FF_X15_Y19_N1
\mips_cpu|dp|rf|R2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(13));

-- Location: LCCOMB_X23_Y17_N2
\mips_cpu|dp|rf|Mux50~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~15_combout\ = (\mips_cpu|dp|rf|Mux50~14_combout\ & ((\mips_cpu|dp|rf|R3\(13)) # ((!\mips_cpu|dp|rf|Mux63~2_combout\)))) # (!\mips_cpu|dp|rf|Mux50~14_combout\ & (((\mips_cpu|dp|rf|Mux63~2_combout\ & \mips_cpu|dp|rf|R2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(13),
	datab => \mips_cpu|dp|rf|Mux50~14_combout\,
	datac => \mips_cpu|dp|rf|Mux63~2_combout\,
	datad => \mips_cpu|dp|rf|R2\(13),
	combout => \mips_cpu|dp|rf|Mux50~15_combout\);

-- Location: FF_X19_Y15_N27
\mips_cpu|dp|rf|R20[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(13));

-- Location: FF_X19_Y15_N5
\mips_cpu|dp|rf|R28[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(13));

-- Location: LCCOMB_X19_Y15_N26
\mips_cpu|dp|rf|Mux50~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~7_combout\ = (\mips_cpu|dp|rf|Mux50~6_combout\ & (((\mips_cpu|dp|rf|R28\(13))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux50~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(13),
	datad => \mips_cpu|dp|rf|R28\(13),
	combout => \mips_cpu|dp|rf|Mux50~7_combout\);

-- Location: LCCOMB_X20_Y22_N2
\mips_cpu|dp|rf|Mux50~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\mips_cpu|dp|rf|Mux50~5_combout\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux50~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~5_combout\,
	datab => \mips_cpu|dp|rf|Mux50~7_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux50~8_combout\);

-- Location: FF_X22_Y13_N15
\mips_cpu|dp|rf|R31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(13));

-- Location: FF_X22_Y13_N13
\mips_cpu|dp|rf|R27[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~103_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(13));

-- Location: LCCOMB_X22_Y13_N12
\mips_cpu|dp|rf|Mux50~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~10_combout\ = (\mips_cpu|dp|rf|Mux50~9_combout\ & ((\mips_cpu|dp|rf|R31\(13)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux50~9_combout\ & (((\mips_cpu|dp|rf|R27\(13) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~9_combout\,
	datab => \mips_cpu|dp|rf|R31\(13),
	datac => \mips_cpu|dp|rf|R27\(13),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux50~10_combout\);

-- Location: LCCOMB_X20_Y22_N28
\mips_cpu|dp|rf|Mux50~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~11_combout\ = (\mips_cpu|dp|rf|Mux50~8_combout\ & (((\mips_cpu|dp|rf|Mux50~10_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux50~8_combout\ & (\mips_cpu|dp|rf|Mux50~3_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~3_combout\,
	datab => \mips_cpu|dp|rf|Mux50~8_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datad => \mips_cpu|dp|rf|Mux50~10_combout\,
	combout => \mips_cpu|dp|rf|Mux50~11_combout\);

-- Location: LCCOMB_X19_Y15_N6
\mips_cpu|dp|rf|Mux50~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux63~0_combout\) # ((\mips_cpu|dp|rf|Mux50~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (!\mips_cpu|dp|rf|Mux63~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux50~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux50~15_combout\,
	datad => \mips_cpu|dp|rf|Mux50~11_combout\,
	combout => \mips_cpu|dp|rf|Mux50~16_combout\);

-- Location: LCCOMB_X19_Y15_N16
\mips_cpu|dp|rf|Mux50~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux50~16_combout\ & (\mips_cpu|dp|rf|Mux50~18_combout\)) # (!\mips_cpu|dp|rf|Mux50~16_combout\ & ((\mips_cpu|dp|rf|Mux50~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~18_combout\,
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|Mux50~1_combout\,
	datad => \mips_cpu|dp|rf|Mux50~16_combout\,
	combout => \mips_cpu|dp|rf|Mux50~19_combout\);

-- Location: LCCOMB_X19_Y15_N10
\mips_cpu|dp|srcbmux|y[13]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[13]~30_combout\ = (\mips_cpu|c|md|WideOr7~3_combout\ & (((!\mips_cpu|c|md|Decoder0~2_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13))))) # (!\mips_cpu|c|md|WideOr7~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~19_combout\,
	datab => \mips_cpu|c|md|Decoder0~2_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13),
	combout => \mips_cpu|dp|srcbmux|y[13]~30_combout\);

-- Location: LCCOMB_X19_Y15_N22
\mips_cpu|dp|alu|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux50~19_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\) # (\mips_cpu|dp|srcbmux|y[13]~30_combout\))) # (!\mips_cpu|dp|rf|Mux50~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|srcbmux|y[13]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|rf|Mux50~19_combout\,
	datac => \mips_cpu|c|ad|Mux2~3_combout\,
	datad => \mips_cpu|dp|srcbmux|y[13]~30_combout\,
	combout => \mips_cpu|dp|alu|Mux18~0_combout\);

-- Location: LCCOMB_X19_Y15_N24
\mips_cpu|dp|alu|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~1_combout\ = (\mips_cpu|dp|alu|Mux18~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|alu|Mux18~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~28_combout\,
	combout => \mips_cpu|dp|alu|Mux18~1_combout\);

-- Location: LCCOMB_X19_Y18_N16
\Decoder|Equal1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~6_combout\ = (\Decoder|Equal1~1_combout\ & (!\mips_cpu|dp|alu|Mux18~1_combout\ & (\Decoder|Equal1~5_combout\ & \Decoder|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~1_combout\,
	datab => \mips_cpu|dp|alu|Mux18~1_combout\,
	datac => \Decoder|Equal1~5_combout\,
	datad => \Decoder|Equal1~0_combout\,
	combout => \Decoder|Equal1~6_combout\);

-- Location: LCCOMB_X19_Y21_N28
\mips_cpu|dp|resmux|y[31]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~154_combout\ = (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # (!\mips_cpu|c|md|Decoder0~3_combout\)) # (!\Decoder|Equal1~6_combout\)) # (!\mips_cpu|c|md|WideOr9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr9~1_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \mips_cpu|c|md|Decoder0~3_combout\,
	combout => \mips_cpu|dp|resmux|y[31]~154_combout\);

-- Location: LCCOMB_X15_Y17_N4
\mips_cpu|dp|resmux|y[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[20]~72_combout\ = (\Decoder|Equal3~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder|Equal3~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(20),
	combout => \mips_cpu|dp|resmux|y[20]~72_combout\);

-- Location: LCCOMB_X15_Y17_N22
\mips_cpu|dp|resmux|y[20]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[20]~73_combout\ = (\mips_cpu|dp|resmux|y[31]~28_combout\ & ((\mips_cpu|dp|alu|Mux11~1_combout\) # ((\mips_cpu|dp|resmux|y[31]~27_combout\)))) # (!\mips_cpu|dp|resmux|y[31]~28_combout\ & (((\mips_cpu|dp|resmux|y[20]~72_combout\ & 
-- !\mips_cpu|dp|resmux|y[31]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[31]~28_combout\,
	datab => \mips_cpu|dp|alu|Mux11~1_combout\,
	datac => \mips_cpu|dp|resmux|y[20]~72_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~27_combout\,
	combout => \mips_cpu|dp|resmux|y[20]~73_combout\);

-- Location: LCCOMB_X15_Y17_N0
\mips_cpu|dp|resmux|y[20]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[20]~74_combout\ = (\mips_cpu|dp|resmux|y[20]~73_combout\ & ((\Timer|CompareR\(20)) # ((!\mips_cpu|dp|resmux|y[31]~25_combout\)))) # (!\mips_cpu|dp|resmux|y[20]~73_combout\ & (((\Timer|CounterR\(20) & 
-- \mips_cpu|dp|resmux|y[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(20),
	datab => \Timer|CounterR\(20),
	datac => \mips_cpu|dp|resmux|y[20]~73_combout\,
	datad => \mips_cpu|dp|resmux|y[31]~25_combout\,
	combout => \mips_cpu|dp|resmux|y[20]~74_combout\);

-- Location: LCCOMB_X15_Y17_N8
\mips_cpu|dp|resmux|y[20]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[20]~75_combout\ = (\mips_cpu|dp|resmux|y[31]~154_combout\ & \mips_cpu|dp|resmux|y[20]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[31]~154_combout\,
	datad => \mips_cpu|dp|resmux|y[20]~74_combout\,
	combout => \mips_cpu|dp|resmux|y[20]~75_combout\);

-- Location: FF_X15_Y17_N9
\mips_cpu|dp|rf|R15[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[20]~75_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(20));

-- Location: FF_X23_Y15_N27
\mips_cpu|dp|rf|R14[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(20));

-- Location: LCCOMB_X23_Y15_N26
\mips_cpu|dp|rf|Mux11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~18_combout\ = (\mips_cpu|dp|rf|Mux11~17_combout\ & ((\mips_cpu|dp|rf|R15\(20)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux11~17_combout\ & (((\mips_cpu|dp|rf|R14\(20) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~17_combout\,
	datab => \mips_cpu|dp|rf|R15\(20),
	datac => \mips_cpu|dp|rf|R14\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux11~18_combout\);

-- Location: FF_X17_Y13_N15
\mips_cpu|dp|rf|R18[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(20));

-- Location: LCCOMB_X17_Y13_N14
\mips_cpu|dp|rf|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(20))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(20),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux11~0_combout\);

-- Location: FF_X16_Y13_N7
\mips_cpu|dp|rf|R26[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(20));

-- Location: FF_X16_Y13_N25
\mips_cpu|dp|rf|R30[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(20));

-- Location: LCCOMB_X16_Y13_N6
\mips_cpu|dp|rf|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux11~0_combout\ & ((\mips_cpu|dp|rf|R30\(20)))) # (!\mips_cpu|dp|rf|Mux11~0_combout\ & (\mips_cpu|dp|rf|R26\(20))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|Mux11~0_combout\,
	datac => \mips_cpu|dp|rf|R26\(20),
	datad => \mips_cpu|dp|rf|R30\(20),
	combout => \mips_cpu|dp|rf|Mux11~1_combout\);

-- Location: FF_X19_Y13_N11
\mips_cpu|dp|rf|R28[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(20));

-- Location: FF_X15_Y11_N11
\mips_cpu|dp|rf|R16[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(20));

-- Location: LCCOMB_X15_Y11_N10
\mips_cpu|dp|rf|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(20)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R16\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R16\(20),
	datad => \mips_cpu|dp|rf|R24\(20),
	combout => \mips_cpu|dp|rf|Mux11~4_combout\);

-- Location: LCCOMB_X19_Y13_N10
\mips_cpu|dp|rf|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux11~4_combout\ & ((\mips_cpu|dp|rf|R28\(20)))) # (!\mips_cpu|dp|rf|Mux11~4_combout\ & (\mips_cpu|dp|rf|R20\(20))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R20\(20),
	datac => \mips_cpu|dp|rf|R28\(20),
	datad => \mips_cpu|dp|rf|Mux11~4_combout\,
	combout => \mips_cpu|dp|rf|Mux11~5_combout\);

-- Location: LCCOMB_X27_Y15_N2
\mips_cpu|dp|rf|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(20)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(20) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(20),
	datac => \mips_cpu|dp|rf|R17\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux11~2_combout\);

-- Location: LCCOMB_X27_Y11_N2
\mips_cpu|dp|rf|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~3_combout\ = (\mips_cpu|dp|rf|Mux11~2_combout\ & (((\mips_cpu|dp|rf|R29\(20)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux11~2_combout\ & (\mips_cpu|dp|rf|R21\(20) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R21\(20),
	datab => \mips_cpu|dp|rf|Mux11~2_combout\,
	datac => \mips_cpu|dp|rf|R29\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux11~3_combout\);

-- Location: LCCOMB_X26_Y15_N6
\mips_cpu|dp|rf|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|Mux11~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux11~5_combout\,
	datad => \mips_cpu|dp|rf|Mux11~3_combout\,
	combout => \mips_cpu|dp|rf|Mux11~6_combout\);

-- Location: LCCOMB_X26_Y15_N8
\mips_cpu|dp|rf|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux11~6_combout\ & (\mips_cpu|dp|rf|Mux11~8_combout\)) # (!\mips_cpu|dp|rf|Mux11~6_combout\ & ((\mips_cpu|dp|rf|Mux11~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux11~1_combout\,
	datad => \mips_cpu|dp|rf|Mux11~6_combout\,
	combout => \mips_cpu|dp|rf|Mux11~9_combout\);

-- Location: LCCOMB_X26_Y13_N14
\mips_cpu|dp|rf|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|R10\(20)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|R8\(20) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R10\(20),
	datac => \mips_cpu|dp|rf|R8\(20),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux11~10_combout\);

-- Location: LCCOMB_X24_Y13_N16
\mips_cpu|dp|rf|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux11~10_combout\ & ((\mips_cpu|dp|rf|R11\(20)))) # (!\mips_cpu|dp|rf|Mux11~10_combout\ & (\mips_cpu|dp|rf|R9\(20))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R9\(20),
	datac => \mips_cpu|dp|rf|R11\(20),
	datad => \mips_cpu|dp|rf|Mux11~10_combout\,
	combout => \mips_cpu|dp|rf|Mux11~11_combout\);

-- Location: FF_X15_Y17_N15
\mips_cpu|dp|rf|R2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~75_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(20));

-- Location: LCCOMB_X15_Y17_N14
\mips_cpu|dp|rf|Mux11~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~15_combout\ = (\mips_cpu|dp|rf|Mux11~14_combout\ & ((\mips_cpu|dp|rf|R3\(20)) # ((!\mips_cpu|dp|rf|Mux16~2_combout\)))) # (!\mips_cpu|dp|rf|Mux11~14_combout\ & (((\mips_cpu|dp|rf|R2\(20) & \mips_cpu|dp|rf|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(20),
	datac => \mips_cpu|dp|rf|R2\(20),
	datad => \mips_cpu|dp|rf|Mux16~2_combout\,
	combout => \mips_cpu|dp|rf|Mux11~15_combout\);

-- Location: LCCOMB_X26_Y15_N10
\mips_cpu|dp|rf|Mux11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux16~1_combout\)) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux11~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux11~11_combout\,
	datad => \mips_cpu|dp|rf|Mux11~15_combout\,
	combout => \mips_cpu|dp|rf|Mux11~16_combout\);

-- Location: LCCOMB_X26_Y15_N20
\mips_cpu|dp|rf|Mux11~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux11~16_combout\ & (\mips_cpu|dp|rf|Mux11~18_combout\)) # (!\mips_cpu|dp|rf|Mux11~16_combout\ & ((\mips_cpu|dp|rf|Mux11~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux11~18_combout\,
	datac => \mips_cpu|dp|rf|Mux11~9_combout\,
	datad => \mips_cpu|dp|rf|Mux11~16_combout\,
	combout => \mips_cpu|dp|rf|Mux11~19_combout\);

-- Location: LCCOMB_X22_Y20_N26
\mips_cpu|dp|rf|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20),
	combout => \mips_cpu|dp|rf|Mux16~1_combout\);

-- Location: LCCOMB_X26_Y12_N10
\mips_cpu|dp|rf|Mux15~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~11_combout\ = (\mips_cpu|dp|rf|Mux15~10_combout\ & (((\mips_cpu|dp|rf|R11\(16)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16))))) # (!\mips_cpu|dp|rf|Mux15~10_combout\ & (\mips_cpu|dp|rf|R9\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~10_combout\,
	datab => \mips_cpu|dp|rf|R9\(16),
	datac => \mips_cpu|dp|rf|R11\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \mips_cpu|dp|rf|Mux15~11_combout\);

-- Location: FF_X23_Y17_N27
\mips_cpu|dp|rf|R6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(16));

-- Location: FF_X23_Y17_N13
\mips_cpu|dp|rf|R7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(16));

-- Location: FF_X22_Y17_N21
\mips_cpu|dp|rf|R5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(16));

-- Location: FF_X22_Y17_N31
\mips_cpu|dp|rf|R4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(16));

-- Location: LCCOMB_X22_Y17_N30
\mips_cpu|dp|rf|Mux15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~12_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R5\(16)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R4\(16) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R5\(16),
	datac => \mips_cpu|dp|rf|R4\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux15~12_combout\);

-- Location: LCCOMB_X23_Y17_N12
\mips_cpu|dp|rf|Mux15~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~13_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux15~12_combout\ & ((\mips_cpu|dp|rf|R7\(16)))) # (!\mips_cpu|dp|rf|Mux15~12_combout\ & (\mips_cpu|dp|rf|R6\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R6\(16),
	datac => \mips_cpu|dp|rf|R7\(16),
	datad => \mips_cpu|dp|rf|Mux15~12_combout\,
	combout => \mips_cpu|dp|rf|Mux15~13_combout\);

-- Location: FF_X23_Y16_N19
\mips_cpu|dp|rf|R1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(16));

-- Location: LCCOMB_X23_Y16_N18
\mips_cpu|dp|rf|Mux15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux15~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(16)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~3_combout\,
	datab => \mips_cpu|dp|rf|Mux15~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(16),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux15~14_combout\);

-- Location: LCCOMB_X24_Y14_N20
\mips_cpu|dp|rf|Mux15~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux15~14_combout\ & (\mips_cpu|dp|rf|R3\(16))) # (!\mips_cpu|dp|rf|Mux15~14_combout\ & ((\mips_cpu|dp|rf|R2\(16)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(16),
	datac => \mips_cpu|dp|rf|R2\(16),
	datad => \mips_cpu|dp|rf|Mux15~14_combout\,
	combout => \mips_cpu|dp|rf|Mux15~15_combout\);

-- Location: LCCOMB_X22_Y14_N28
\mips_cpu|dp|rf|Mux15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux16~1_combout\)) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux15~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux16~1_combout\,
	datac => \mips_cpu|dp|rf|Mux15~11_combout\,
	datad => \mips_cpu|dp|rf|Mux15~15_combout\,
	combout => \mips_cpu|dp|rf|Mux15~16_combout\);

-- Location: FF_X22_Y15_N9
\mips_cpu|dp|rf|R12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(16));

-- Location: LCCOMB_X22_Y15_N8
\mips_cpu|dp|rf|Mux15~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(16)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(16) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R12\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux15~17_combout\);

-- Location: LCCOMB_X22_Y14_N4
\mips_cpu|dp|rf|Mux15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux15~17_combout\ & (\mips_cpu|dp|rf|R15\(16))) # (!\mips_cpu|dp|rf|Mux15~17_combout\ & ((\mips_cpu|dp|rf|R14\(16)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|R15\(16),
	datac => \mips_cpu|dp|rf|R14\(16),
	datad => \mips_cpu|dp|rf|Mux15~17_combout\,
	combout => \mips_cpu|dp|rf|Mux15~18_combout\);

-- Location: FF_X21_Y10_N13
\mips_cpu|dp|rf|R27[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(16));

-- Location: LCCOMB_X22_Y10_N28
\mips_cpu|dp|rf|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R23\(16)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R19\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R19\(16),
	datac => \mips_cpu|dp|rf|R23\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux15~7_combout\);

-- Location: LCCOMB_X21_Y10_N12
\mips_cpu|dp|rf|Mux15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux15~7_combout\ & (\mips_cpu|dp|rf|R31\(16))) # (!\mips_cpu|dp|rf|Mux15~7_combout\ & ((\mips_cpu|dp|rf|R27\(16)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(16),
	datad => \mips_cpu|dp|rf|Mux15~7_combout\,
	combout => \mips_cpu|dp|rf|Mux15~8_combout\);

-- Location: FF_X27_Y14_N27
\mips_cpu|dp|rf|R29[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(16));

-- Location: LCCOMB_X27_Y14_N24
\mips_cpu|dp|rf|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)) # ((\mips_cpu|dp|rf|R25\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R17\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R17\(16),
	datad => \mips_cpu|dp|rf|R25\(16),
	combout => \mips_cpu|dp|rf|Mux15~2_combout\);

-- Location: LCCOMB_X27_Y14_N26
\mips_cpu|dp|rf|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux15~2_combout\ & ((\mips_cpu|dp|rf|R29\(16)))) # (!\mips_cpu|dp|rf|Mux15~2_combout\ & (\mips_cpu|dp|rf|R21\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R21\(16),
	datac => \mips_cpu|dp|rf|R29\(16),
	datad => \mips_cpu|dp|rf|Mux15~2_combout\,
	combout => \mips_cpu|dp|rf|Mux15~3_combout\);

-- Location: FF_X19_Y11_N29
\mips_cpu|dp|rf|R24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(16));

-- Location: FF_X19_Y11_N7
\mips_cpu|dp|rf|R16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~91_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(16));

-- Location: LCCOMB_X19_Y11_N6
\mips_cpu|dp|rf|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R24\(16)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R16\(16) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(16),
	datac => \mips_cpu|dp|rf|R16\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux15~4_combout\);

-- Location: LCCOMB_X22_Y11_N2
\mips_cpu|dp|rf|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~5_combout\ = (\mips_cpu|dp|rf|Mux15~4_combout\ & (((\mips_cpu|dp|rf|R28\(16)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux15~4_combout\ & (\mips_cpu|dp|rf|R20\(16) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(16),
	datab => \mips_cpu|dp|rf|Mux15~4_combout\,
	datac => \mips_cpu|dp|rf|R28\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y11_N16
\mips_cpu|dp|rf|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|Mux15~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux15~3_combout\,
	datad => \mips_cpu|dp|rf|Mux15~5_combout\,
	combout => \mips_cpu|dp|rf|Mux15~6_combout\);

-- Location: LCCOMB_X21_Y21_N18
\mips_cpu|dp|rf|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R22\(16))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R18\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R22\(16),
	datac => \mips_cpu|dp|rf|R18\(16),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux15~0_combout\);

-- Location: LCCOMB_X22_Y21_N20
\mips_cpu|dp|rf|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux15~0_combout\ & ((\mips_cpu|dp|rf|R30\(16)))) # (!\mips_cpu|dp|rf|Mux15~0_combout\ & (\mips_cpu|dp|rf|R26\(16))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|Mux15~0_combout\,
	datac => \mips_cpu|dp|rf|R26\(16),
	datad => \mips_cpu|dp|rf|R30\(16),
	combout => \mips_cpu|dp|rf|Mux15~1_combout\);

-- Location: LCCOMB_X22_Y14_N2
\mips_cpu|dp|rf|Mux15~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux15~6_combout\ & (\mips_cpu|dp|rf|Mux15~8_combout\)) # (!\mips_cpu|dp|rf|Mux15~6_combout\ & ((\mips_cpu|dp|rf|Mux15~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux15~8_combout\,
	datac => \mips_cpu|dp|rf|Mux15~6_combout\,
	datad => \mips_cpu|dp|rf|Mux15~1_combout\,
	combout => \mips_cpu|dp|rf|Mux15~9_combout\);

-- Location: LCCOMB_X22_Y14_N22
\mips_cpu|dp|rf|Mux15~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux15~16_combout\ & (\mips_cpu|dp|rf|Mux15~18_combout\)) # (!\mips_cpu|dp|rf|Mux15~16_combout\ & ((\mips_cpu|dp|rf|Mux15~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux15~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux15~16_combout\,
	datac => \mips_cpu|dp|rf|Mux15~18_combout\,
	datad => \mips_cpu|dp|rf|Mux15~9_combout\,
	combout => \mips_cpu|dp|rf|Mux15~19_combout\);

-- Location: FF_X24_Y13_N25
\mips_cpu|dp|rf|R11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(10));

-- Location: FF_X26_Y13_N23
\mips_cpu|dp|rf|R8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(10));

-- Location: FF_X26_Y13_N13
\mips_cpu|dp|rf|R10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(10));

-- Location: LCCOMB_X26_Y13_N22
\mips_cpu|dp|rf|Mux21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16)) # ((\mips_cpu|dp|rf|R10\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|R8\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R8\(10),
	datad => \mips_cpu|dp|rf|R10\(10),
	combout => \mips_cpu|dp|rf|Mux21~10_combout\);

-- Location: LCCOMB_X24_Y13_N24
\mips_cpu|dp|rf|Mux21~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|Mux21~10_combout\ & ((\mips_cpu|dp|rf|R11\(10)))) # (!\mips_cpu|dp|rf|Mux21~10_combout\ & (\mips_cpu|dp|rf|R9\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \mips_cpu|dp|rf|R11\(10),
	datad => \mips_cpu|dp|rf|Mux21~10_combout\,
	combout => \mips_cpu|dp|rf|Mux21~11_combout\);

-- Location: FF_X21_Y15_N11
\mips_cpu|dp|rf|R2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(10));

-- Location: LCCOMB_X21_Y15_N20
\mips_cpu|dp|rf|Mux21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~14_combout\ = (\mips_cpu|dp|rf|Mux16~3_combout\ & ((\mips_cpu|dp|rf|Mux16~4_combout\ & (\mips_cpu|dp|rf|Mux21~13_combout\)) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R1\(10)))))) # (!\mips_cpu|dp|rf|Mux16~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~13_combout\,
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(10),
	datad => \mips_cpu|dp|rf|Mux16~4_combout\,
	combout => \mips_cpu|dp|rf|Mux21~14_combout\);

-- Location: LCCOMB_X21_Y15_N10
\mips_cpu|dp|rf|Mux21~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~15_combout\ = (\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|Mux21~14_combout\ & (\mips_cpu|dp|rf|R3\(10))) # (!\mips_cpu|dp|rf|Mux21~14_combout\ & ((\mips_cpu|dp|rf|R2\(10)))))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(10),
	datab => \mips_cpu|dp|rf|Mux16~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(10),
	datad => \mips_cpu|dp|rf|Mux21~14_combout\,
	combout => \mips_cpu|dp|rf|Mux21~15_combout\);

-- Location: LCCOMB_X21_Y15_N0
\mips_cpu|dp|rf|Mux21~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~16_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & (((\mips_cpu|dp|rf|Mux16~1_combout\)))) # (!\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux16~1_combout\ & (\mips_cpu|dp|rf|Mux21~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux16~1_combout\ & ((\mips_cpu|dp|rf|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux21~11_combout\,
	datac => \mips_cpu|dp|rf|Mux16~1_combout\,
	datad => \mips_cpu|dp|rf|Mux21~15_combout\,
	combout => \mips_cpu|dp|rf|Mux21~16_combout\);

-- Location: LCCOMB_X22_Y18_N2
\mips_cpu|dp|rf|Mux21~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(10)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(10) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(10),
	datac => \mips_cpu|dp|rf|R12\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux21~17_combout\);

-- Location: LCCOMB_X22_Y16_N30
\mips_cpu|dp|rf|Mux21~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux21~17_combout\ & (\mips_cpu|dp|rf|R15\(10))) # (!\mips_cpu|dp|rf|Mux21~17_combout\ & ((\mips_cpu|dp|rf|R14\(10)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (\mips_cpu|dp|rf|Mux21~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux21~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(10),
	datad => \mips_cpu|dp|rf|R14\(10),
	combout => \mips_cpu|dp|rf|Mux21~18_combout\);

-- Location: FF_X16_Y12_N31
\mips_cpu|dp|rf|R29[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(10));

-- Location: LCCOMB_X27_Y15_N14
\mips_cpu|dp|rf|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R25\(10)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|R17\(10) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R25\(10),
	datac => \mips_cpu|dp|rf|R17\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux21~2_combout\);

-- Location: LCCOMB_X16_Y12_N30
\mips_cpu|dp|rf|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux21~2_combout\ & ((\mips_cpu|dp|rf|R29\(10)))) # (!\mips_cpu|dp|rf|Mux21~2_combout\ & (\mips_cpu|dp|rf|R21\(10))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R21\(10),
	datac => \mips_cpu|dp|rf|R29\(10),
	datad => \mips_cpu|dp|rf|Mux21~2_combout\,
	combout => \mips_cpu|dp|rf|Mux21~3_combout\);

-- Location: FF_X15_Y14_N21
\mips_cpu|dp|rf|R20[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(10));

-- Location: FF_X15_Y14_N23
\mips_cpu|dp|rf|R28[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(10));

-- Location: LCCOMB_X15_Y14_N22
\mips_cpu|dp|rf|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~5_combout\ = (\mips_cpu|dp|rf|Mux21~4_combout\ & (((\mips_cpu|dp|rf|R28\(10)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\mips_cpu|dp|rf|Mux21~4_combout\ & (\mips_cpu|dp|rf|R20\(10) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~4_combout\,
	datab => \mips_cpu|dp|rf|R20\(10),
	datac => \mips_cpu|dp|rf|R28\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux21~5_combout\);

-- Location: LCCOMB_X23_Y19_N20
\mips_cpu|dp|rf|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)) # ((\mips_cpu|dp|rf|Mux21~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|Mux21~3_combout\,
	datad => \mips_cpu|dp|rf|Mux21~5_combout\,
	combout => \mips_cpu|dp|rf|Mux21~6_combout\);

-- Location: FF_X21_Y10_N21
\mips_cpu|dp|rf|R27[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(10));

-- Location: FF_X17_Y10_N9
\mips_cpu|dp|rf|R23[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(10));

-- Location: FF_X17_Y10_N19
\mips_cpu|dp|rf|R19[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~115_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(10));

-- Location: LCCOMB_X17_Y10_N18
\mips_cpu|dp|rf|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(10))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(10),
	datac => \mips_cpu|dp|rf|R19\(10),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux21~7_combout\);

-- Location: LCCOMB_X21_Y10_N20
\mips_cpu|dp|rf|Mux21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux21~7_combout\ & (\mips_cpu|dp|rf|R31\(10))) # (!\mips_cpu|dp|rf|Mux21~7_combout\ & ((\mips_cpu|dp|rf|R27\(10)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(10),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(10),
	datad => \mips_cpu|dp|rf|Mux21~7_combout\,
	combout => \mips_cpu|dp|rf|Mux21~8_combout\);

-- Location: LCCOMB_X21_Y15_N6
\mips_cpu|dp|rf|Mux21~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~9_combout\ = (\mips_cpu|dp|rf|Mux21~6_combout\ & (((\mips_cpu|dp|rf|Mux21~8_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # (!\mips_cpu|dp|rf|Mux21~6_combout\ & (\mips_cpu|dp|rf|Mux21~1_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~1_combout\,
	datab => \mips_cpu|dp|rf|Mux21~6_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \mips_cpu|dp|rf|Mux21~8_combout\,
	combout => \mips_cpu|dp|rf|Mux21~9_combout\);

-- Location: LCCOMB_X21_Y15_N2
\mips_cpu|dp|rf|Mux21~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~19_combout\ = (\mips_cpu|dp|rf|Mux16~0_combout\ & ((\mips_cpu|dp|rf|Mux21~16_combout\ & (\mips_cpu|dp|rf|Mux21~18_combout\)) # (!\mips_cpu|dp|rf|Mux21~16_combout\ & ((\mips_cpu|dp|rf|Mux21~9_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux16~0_combout\ & (\mips_cpu|dp|rf|Mux21~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~0_combout\,
	datab => \mips_cpu|dp|rf|Mux21~16_combout\,
	datac => \mips_cpu|dp|rf|Mux21~18_combout\,
	datad => \mips_cpu|dp|rf|Mux21~9_combout\,
	combout => \mips_cpu|dp|rf|Mux21~19_combout\);

-- Location: LCCOMB_X27_Y19_N14
\mips_cpu|dp|pcadd2|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~6_combout\ = (\mips_cpu|dp|pcadd1|Add0~6_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & (\mips_cpu|dp|pcadd2|Add0~5\ & VCC)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & 
-- (!\mips_cpu|dp|pcadd2|Add0~5\)))) # (!\mips_cpu|dp|pcadd1|Add0~6_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & (!\mips_cpu|dp|pcadd2|Add0~5\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\mips_cpu|dp|pcadd2|Add0~5\) # (GND)))))
-- \mips_cpu|dp|pcadd2|Add0~7\ = CARRY((\mips_cpu|dp|pcadd1|Add0~6_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) & !\mips_cpu|dp|pcadd2|Add0~5\)) # (!\mips_cpu|dp|pcadd1|Add0~6_combout\ & ((!\mips_cpu|dp|pcadd2|Add0~5\) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|Add0~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~5\,
	combout => \mips_cpu|dp|pcadd2|Add0~6_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~7\);

-- Location: LCCOMB_X27_Y19_N16
\mips_cpu|dp|pcadd2|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~8_combout\ = ((\mips_cpu|dp|pcadd1|Add0~8_combout\ $ (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4) $ (!\mips_cpu|dp|pcadd2|Add0~7\)))) # (GND)
-- \mips_cpu|dp|pcadd2|Add0~9\ = CARRY((\mips_cpu|dp|pcadd1|Add0~8_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4)) # (!\mips_cpu|dp|pcadd2|Add0~7\))) # (!\mips_cpu|dp|pcadd1|Add0~8_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4) & !\mips_cpu|dp|pcadd2|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|Add0~8_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~7\,
	combout => \mips_cpu|dp|pcadd2|Add0~8_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~9\);

-- Location: LCCOMB_X27_Y19_N18
\mips_cpu|dp|pcadd2|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~10_combout\ = (\mips_cpu|dp|pcadd1|Add0~10_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & (\mips_cpu|dp|pcadd2|Add0~9\ & VCC)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & 
-- (!\mips_cpu|dp|pcadd2|Add0~9\)))) # (!\mips_cpu|dp|pcadd1|Add0~10_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & (!\mips_cpu|dp|pcadd2|Add0~9\)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\mips_cpu|dp|pcadd2|Add0~9\) # (GND)))))
-- \mips_cpu|dp|pcadd2|Add0~11\ = CARRY((\mips_cpu|dp|pcadd1|Add0~10_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) & !\mips_cpu|dp|pcadd2|Add0~9\)) # (!\mips_cpu|dp|pcadd1|Add0~10_combout\ & ((!\mips_cpu|dp|pcadd2|Add0~9\) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|Add0~10_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|Add0~9\,
	combout => \mips_cpu|dp|pcadd2|Add0~10_combout\,
	cout => \mips_cpu|dp|pcadd2|Add0~11\);

-- Location: LCCOMB_X27_Y19_N28
\mips_cpu|dp|pcadd2|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|Add0~20_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10) $ (\mips_cpu|dp|pcadd2|Add0~19\ $ (!\mips_cpu|dp|pcadd1|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10),
	datad => \mips_cpu|dp|pcadd1|Add0~20_combout\,
	cin => \mips_cpu|dp|pcadd2|Add0~19\,
	combout => \mips_cpu|dp|pcadd2|Add0~20_combout\);

-- Location: LCCOMB_X27_Y19_N6
\mips_cpu|dp|pcreg|q[12]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[12]~10_combout\ = (\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd2|Add0~20_combout\))) # (!\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd1|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|pcsrc~combout\,
	datab => \mips_cpu|dp|pcadd1|Add0~20_combout\,
	datad => \mips_cpu|dp|pcadd2|Add0~20_combout\,
	combout => \mips_cpu|dp|pcreg|q[12]~10_combout\);

-- Location: LCCOMB_X16_Y19_N14
\mips_cpu|c|ad|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~4_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|c|ad|Mux2~4_combout\);

-- Location: LCCOMB_X16_Y19_N16
\mips_cpu|c|md|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~5_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (\mips_cpu|c|md|Decoder0~0_combout\ & (\mips_cpu|c|ad|Mux2~4_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \mips_cpu|c|md|Decoder0~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~4_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|c|md|Decoder0~5_combout\);

-- Location: FF_X27_Y19_N7
\mips_cpu|dp|pcreg|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[12]~10_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(12));

-- Location: FF_X27_Y19_N5
\mips_cpu|dp|pcreg|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[11]~9_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(11));

-- Location: FF_X26_Y19_N31
\mips_cpu|dp|pcreg|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[10]~8_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(10));

-- Location: FF_X26_Y19_N29
\mips_cpu|dp|pcreg|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[9]~7_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(9));

-- Location: FF_X26_Y19_N3
\mips_cpu|dp|pcreg|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[8]~6_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(8));

-- Location: LCCOMB_X27_Y18_N26
\mips_cpu|dp|pcreg|q[7]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[7]~5_combout\ = (\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd2|Add0~10_combout\))) # (!\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd1|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|Add0~10_combout\,
	datab => \mips_cpu|dp|pcadd2|Add0~10_combout\,
	datad => \mips_cpu|c|pcsrc~combout\,
	combout => \mips_cpu|dp|pcreg|q[7]~5_combout\);

-- Location: FF_X27_Y18_N27
\mips_cpu|dp|pcreg|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[7]~5_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(7));

-- Location: LCCOMB_X26_Y19_N26
\mips_cpu|dp|pcreg|q[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[6]~4_combout\ = (\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd2|Add0~8_combout\))) # (!\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd1|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|Add0~8_combout\,
	datab => \mips_cpu|c|pcsrc~combout\,
	datad => \mips_cpu|dp|pcadd2|Add0~8_combout\,
	combout => \mips_cpu|dp|pcreg|q[6]~4_combout\);

-- Location: FF_X26_Y19_N27
\mips_cpu|dp|pcreg|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[6]~4_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(6));

-- Location: LCCOMB_X27_Y18_N8
\mips_cpu|dp|pcreg|q[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[5]~3_combout\ = (\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd2|Add0~6_combout\))) # (!\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd1|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|pcsrc~combout\,
	datab => \mips_cpu|dp|pcadd1|Add0~6_combout\,
	datad => \mips_cpu|dp|pcadd2|Add0~6_combout\,
	combout => \mips_cpu|dp|pcreg|q[5]~3_combout\);

-- Location: FF_X27_Y18_N9
\mips_cpu|dp|pcreg|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[5]~3_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(5));

-- Location: FF_X26_Y19_N1
\mips_cpu|dp|pcreg|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[4]~2_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(4));

-- Location: FF_X27_Y19_N3
\mips_cpu|dp|pcreg|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[3]~1_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(3));

-- Location: LCCOMB_X17_Y19_N4
\mips_cpu|c|md|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	combout => \mips_cpu|c|md|Decoder0~0_combout\);

-- Location: LCCOMB_X17_Y19_N8
\mips_cpu|c|md|aluop[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|aluop[0]~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & (\mips_cpu|c|md|Decoder0~0_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & 
-- !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datab => \mips_cpu|c|md|Decoder0~0_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|c|md|aluop[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N6
\mips_cpu|c|ad|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~5_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & !\mips_cpu|c|md|aluop[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|md|aluop[1]~1_combout\,
	combout => \mips_cpu|c|ad|Mux2~5_combout\);

-- Location: LCCOMB_X16_Y19_N26
\mips_cpu|c|ad|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux1~0_combout\ = ((\mips_cpu|c|md|aluop[0]~0_combout\ & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2)) # (!\mips_cpu|c|ad|Mux0~2_combout\)))) # (!\mips_cpu|c|ad|Mux2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|c|md|aluop[0]~0_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	datad => \mips_cpu|c|ad|Mux2~5_combout\,
	combout => \mips_cpu|c|ad|Mux1~0_combout\);

-- Location: LCCOMB_X22_Y18_N16
\mips_cpu|dp|rf|Mux51~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|R13\(12)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R12\(12) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|R12\(12),
	datac => \mips_cpu|dp|rf|R13\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	combout => \mips_cpu|dp|rf|Mux51~17_combout\);

-- Location: LCCOMB_X21_Y18_N24
\mips_cpu|dp|rf|Mux51~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux51~17_combout\ & (\mips_cpu|dp|rf|R15\(12))) # (!\mips_cpu|dp|rf|Mux51~17_combout\ & ((\mips_cpu|dp|rf|R14\(12)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R14\(12),
	datad => \mips_cpu|dp|rf|Mux51~17_combout\,
	combout => \mips_cpu|dp|rf|Mux51~18_combout\);

-- Location: FF_X19_Y21_N1
\mips_cpu|dp|rf|R26[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[12]~107_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(12));

-- Location: FF_X15_Y15_N11
\mips_cpu|dp|rf|R22[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(12));

-- Location: LCCOMB_X15_Y15_N10
\mips_cpu|dp|rf|Mux51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R22\(12)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R18\(12) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R22\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux51~0_combout\);

-- Location: FF_X19_Y21_N27
\mips_cpu|dp|rf|R30[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(12));

-- Location: LCCOMB_X19_Y12_N18
\mips_cpu|dp|rf|Mux51~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux51~0_combout\ & ((\mips_cpu|dp|rf|R30\(12)))) # (!\mips_cpu|dp|rf|Mux51~0_combout\ & (\mips_cpu|dp|rf|R26\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R26\(12),
	datac => \mips_cpu|dp|rf|Mux51~0_combout\,
	datad => \mips_cpu|dp|rf|R30\(12),
	combout => \mips_cpu|dp|rf|Mux51~1_combout\);

-- Location: FF_X21_Y10_N27
\mips_cpu|dp|rf|R31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(12));

-- Location: LCCOMB_X21_Y10_N26
\mips_cpu|dp|rf|Mux51~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~8_combout\ = (\mips_cpu|dp|rf|Mux51~7_combout\ & (((\mips_cpu|dp|rf|R31\(12)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux51~7_combout\ & (\mips_cpu|dp|rf|R27\(12) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux51~7_combout\,
	datab => \mips_cpu|dp|rf|R27\(12),
	datac => \mips_cpu|dp|rf|R31\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux51~8_combout\);

-- Location: FF_X26_Y14_N27
\mips_cpu|dp|rf|R21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(12));

-- Location: FF_X24_Y14_N13
\mips_cpu|dp|rf|R25[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~107_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(12));

-- Location: LCCOMB_X24_Y14_N12
\mips_cpu|dp|rf|Mux51~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R25\(12))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R17\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R25\(12),
	datad => \mips_cpu|dp|rf|R17\(12),
	combout => \mips_cpu|dp|rf|Mux51~2_combout\);

-- Location: LCCOMB_X26_Y14_N26
\mips_cpu|dp|rf|Mux51~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux51~2_combout\ & (\mips_cpu|dp|rf|R29\(12))) # (!\mips_cpu|dp|rf|Mux51~2_combout\ & ((\mips_cpu|dp|rf|R21\(12)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R29\(12),
	datac => \mips_cpu|dp|rf|R21\(12),
	datad => \mips_cpu|dp|rf|Mux51~2_combout\,
	combout => \mips_cpu|dp|rf|Mux51~3_combout\);

-- Location: LCCOMB_X19_Y11_N24
\mips_cpu|dp|rf|Mux51~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R24\(12)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (\mips_cpu|dp|rf|R16\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(12),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R24\(12),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux51~4_combout\);

-- Location: LCCOMB_X19_Y13_N16
\mips_cpu|dp|rf|Mux51~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\mips_cpu|dp|rf|Mux51~4_combout\ & ((\mips_cpu|dp|rf|R28\(12)))) # (!\mips_cpu|dp|rf|Mux51~4_combout\ & (\mips_cpu|dp|rf|R20\(12))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|Mux51~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|Mux51~4_combout\,
	datac => \mips_cpu|dp|rf|R20\(12),
	datad => \mips_cpu|dp|rf|R28\(12),
	combout => \mips_cpu|dp|rf|Mux51~5_combout\);

-- Location: LCCOMB_X19_Y12_N20
\mips_cpu|dp|rf|Mux51~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22)) # ((\mips_cpu|dp|rf|Mux51~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux51~3_combout\,
	datad => \mips_cpu|dp|rf|Mux51~5_combout\,
	combout => \mips_cpu|dp|rf|Mux51~6_combout\);

-- Location: LCCOMB_X19_Y12_N14
\mips_cpu|dp|rf|Mux51~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux51~6_combout\ & ((\mips_cpu|dp|rf|Mux51~8_combout\))) # (!\mips_cpu|dp|rf|Mux51~6_combout\ & (\mips_cpu|dp|rf|Mux51~1_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|Mux51~1_combout\,
	datac => \mips_cpu|dp|rf|Mux51~8_combout\,
	datad => \mips_cpu|dp|rf|Mux51~6_combout\,
	combout => \mips_cpu|dp|rf|Mux51~9_combout\);

-- Location: LCCOMB_X20_Y14_N0
\mips_cpu|dp|rf|Mux51~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~19_combout\ = (\mips_cpu|dp|rf|Mux51~16_combout\ & ((\mips_cpu|dp|rf|Mux51~18_combout\) # ((!\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux51~16_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\ & 
-- \mips_cpu|dp|rf|Mux51~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux51~16_combout\,
	datab => \mips_cpu|dp|rf|Mux51~18_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux51~9_combout\,
	combout => \mips_cpu|dp|rf|Mux51~19_combout\);

-- Location: LCCOMB_X20_Y14_N6
\mips_cpu|dp|alu|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|srcbmux|y[12]~31_combout\) # (\mips_cpu|dp|rf|Mux51~19_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[12]~31_combout\ & \mips_cpu|dp|rf|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[12]~31_combout\,
	datad => \mips_cpu|dp|rf|Mux51~19_combout\,
	combout => \mips_cpu|dp|alu|Mux19~0_combout\);

-- Location: LCCOMB_X20_Y14_N24
\mips_cpu|dp|alu|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~1_combout\ = (\mips_cpu|dp|alu|Mux19~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~26_combout\,
	datad => \mips_cpu|dp|alu|Mux19~0_combout\,
	combout => \mips_cpu|dp|alu|Mux19~1_combout\);

-- Location: LCCOMB_X27_Y18_N2
\mips_cpu|c|pcsrc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|pcsrc~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & \mips_cpu|c|md|aluop[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datad => \mips_cpu|c|md|aluop[0]~0_combout\,
	combout => \mips_cpu|c|pcsrc~0_combout\);

-- Location: LCCOMB_X27_Y18_N12
\mips_cpu|c|pcsrc\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|pcsrc~combout\ = (\Decoder|Equal0~5_combout\ & (!\mips_cpu|dp|alu|Mux19~1_combout\ & (\uGPIO|Equal0~5_combout\ & \mips_cpu|c|pcsrc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~5_combout\,
	datab => \mips_cpu|dp|alu|Mux19~1_combout\,
	datac => \uGPIO|Equal0~5_combout\,
	datad => \mips_cpu|c|pcsrc~0_combout\,
	combout => \mips_cpu|c|pcsrc~combout\);

-- Location: LCCOMB_X27_Y19_N0
\mips_cpu|dp|pcreg|q[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[2]~0_combout\ = (\mips_cpu|c|pcsrc~combout\ & (\mips_cpu|dp|pcadd2|Add0~0_combout\)) # (!\mips_cpu|c|pcsrc~combout\ & ((\mips_cpu|dp|pcadd1|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|Add0~0_combout\,
	datab => \mips_cpu|dp|pcadd1|Add0~0_combout\,
	datad => \mips_cpu|c|pcsrc~combout\,
	combout => \mips_cpu|dp|pcreg|q[2]~0_combout\);

-- Location: FF_X27_Y19_N1
\mips_cpu|dp|pcreg|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[2]~0_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	clrn => \reset_ff~q\,
	sload => \mips_cpu|c|md|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(2));

-- Location: LCCOMB_X16_Y19_N22
\mips_cpu|c|ad|WideOr3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|WideOr3~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1)) # 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	combout => \mips_cpu|c|ad|WideOr3~0_combout\);

-- Location: LCCOMB_X16_Y19_N12
\mips_cpu|c|ad|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~2_combout\ = ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	combout => \mips_cpu|c|ad|Mux2~2_combout\);

-- Location: LCCOMB_X16_Y19_N8
\mips_cpu|c|ad|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~3_combout\ = (\mips_cpu|c|ad|Mux2~5_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # ((\mips_cpu|c|ad|WideOr3~0_combout\) # (\mips_cpu|c|ad|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datac => \mips_cpu|c|ad|WideOr3~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~2_combout\,
	combout => \mips_cpu|c|ad|Mux2~3_combout\);

-- Location: FF_X20_Y16_N3
\mips_cpu|dp|rf|R15[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(31));

-- Location: FF_X20_Y16_N25
\mips_cpu|dp|rf|R13[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(31));

-- Location: LCCOMB_X20_Y16_N24
\mips_cpu|dp|rf|Mux32~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~18_combout\ = (\mips_cpu|dp|rf|Mux32~17_combout\ & ((\mips_cpu|dp|rf|R15\(31)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux32~17_combout\ & (((\mips_cpu|dp|rf|R13\(31) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~17_combout\,
	datab => \mips_cpu|dp|rf|R15\(31),
	datac => \mips_cpu|dp|rf|R13\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux32~18_combout\);

-- Location: FF_X24_Y21_N31
\mips_cpu|dp|rf|R10[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[31]~31_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(31));

-- Location: LCCOMB_X24_Y17_N18
\mips_cpu|dp|rf|Mux32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R9\(31))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(31),
	datad => \mips_cpu|dp|rf|R8\(31),
	combout => \mips_cpu|dp|rf|Mux32~0_combout\);

-- Location: LCCOMB_X16_Y20_N22
\mips_cpu|dp|rf|Mux32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux32~0_combout\ & ((\mips_cpu|dp|rf|R11\(31)))) # (!\mips_cpu|dp|rf|Mux32~0_combout\ & (\mips_cpu|dp|rf|R10\(31))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \mips_cpu|dp|rf|R10\(31),
	datac => \mips_cpu|dp|rf|R11\(31),
	datad => \mips_cpu|dp|rf|Mux32~0_combout\,
	combout => \mips_cpu|dp|rf|Mux32~1_combout\);

-- Location: FF_X16_Y12_N13
\mips_cpu|dp|rf|R21[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(31));

-- Location: FF_X16_Y12_N7
\mips_cpu|dp|rf|R29[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(31));

-- Location: LCCOMB_X16_Y12_N12
\mips_cpu|dp|rf|Mux32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~3_combout\ = (\mips_cpu|dp|rf|Mux32~2_combout\ & (((\mips_cpu|dp|rf|R29\(31))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux32~2_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R21\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R21\(31),
	datad => \mips_cpu|dp|rf|R29\(31),
	combout => \mips_cpu|dp|rf|Mux32~3_combout\);

-- Location: FF_X17_Y22_N19
\mips_cpu|dp|rf|R31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(31));

-- Location: FF_X17_Y11_N29
\mips_cpu|dp|rf|R27[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(31));

-- Location: FF_X17_Y22_N9
\mips_cpu|dp|rf|R19[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(31));

-- Location: FF_X16_Y22_N21
\mips_cpu|dp|rf|R23[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(31));

-- Location: LCCOMB_X16_Y22_N20
\mips_cpu|dp|rf|Mux32~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (((\mips_cpu|dp|rf|R23\(31)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R19\(31) & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \mips_cpu|dp|rf|R19\(31),
	datac => \mips_cpu|dp|rf|R23\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux32~9_combout\);

-- Location: LCCOMB_X17_Y11_N28
\mips_cpu|dp|rf|Mux32~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux32~9_combout\ & (\mips_cpu|dp|rf|R31\(31))) # (!\mips_cpu|dp|rf|Mux32~9_combout\ & ((\mips_cpu|dp|rf|R27\(31)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \mips_cpu|dp|rf|R31\(31),
	datac => \mips_cpu|dp|rf|R27\(31),
	datad => \mips_cpu|dp|rf|Mux32~9_combout\,
	combout => \mips_cpu|dp|rf|Mux32~10_combout\);

-- Location: FF_X16_Y18_N3
\mips_cpu|dp|rf|R28[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(31));

-- Location: FF_X16_Y18_N9
\mips_cpu|dp|rf|R20[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(31));

-- Location: LCCOMB_X16_Y18_N8
\mips_cpu|dp|rf|Mux32~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~7_combout\ = (\mips_cpu|dp|rf|Mux32~6_combout\ & ((\mips_cpu|dp|rf|R28\(31)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23))))) # (!\mips_cpu|dp|rf|Mux32~6_combout\ & (((\mips_cpu|dp|rf|R20\(31) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~6_combout\,
	datab => \mips_cpu|dp|rf|R28\(31),
	datac => \mips_cpu|dp|rf|R20\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \mips_cpu|dp|rf|Mux32~7_combout\);

-- Location: FF_X21_Y22_N9
\mips_cpu|dp|rf|R22[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(31));

-- Location: FF_X21_Y22_N11
\mips_cpu|dp|rf|R18[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(31));

-- Location: LCCOMB_X21_Y22_N8
\mips_cpu|dp|rf|Mux32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R22\(31))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R18\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R22\(31),
	datad => \mips_cpu|dp|rf|R18\(31),
	combout => \mips_cpu|dp|rf|Mux32~4_combout\);

-- Location: FF_X22_Y22_N17
\mips_cpu|dp|rf|R26[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(31));

-- Location: LCCOMB_X22_Y22_N16
\mips_cpu|dp|rf|Mux32~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~5_combout\ = (\mips_cpu|dp|rf|Mux32~4_combout\ & ((\mips_cpu|dp|rf|R30\(31)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24))))) # (!\mips_cpu|dp|rf|Mux32~4_combout\ & (((\mips_cpu|dp|rf|R26\(31) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(31),
	datab => \mips_cpu|dp|rf|Mux32~4_combout\,
	datac => \mips_cpu|dp|rf|R26\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	combout => \mips_cpu|dp|rf|Mux32~5_combout\);

-- Location: LCCOMB_X22_Y22_N28
\mips_cpu|dp|rf|Mux32~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)) # ((\mips_cpu|dp|rf|Mux32~5_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|Mux32~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|Mux32~7_combout\,
	datad => \mips_cpu|dp|rf|Mux32~5_combout\,
	combout => \mips_cpu|dp|rf|Mux32~8_combout\);

-- Location: LCCOMB_X20_Y20_N26
\mips_cpu|dp|rf|Mux32~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~11_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|Mux32~8_combout\ & ((\mips_cpu|dp|rf|Mux32~10_combout\))) # (!\mips_cpu|dp|rf|Mux32~8_combout\ & (\mips_cpu|dp|rf|Mux32~3_combout\)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (((\mips_cpu|dp|rf|Mux32~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \mips_cpu|dp|rf|Mux32~3_combout\,
	datac => \mips_cpu|dp|rf|Mux32~10_combout\,
	datad => \mips_cpu|dp|rf|Mux32~8_combout\,
	combout => \mips_cpu|dp|rf|Mux32~11_combout\);

-- Location: FF_X16_Y20_N9
\mips_cpu|dp|rf|R3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(31));

-- Location: LCCOMB_X16_Y20_N8
\mips_cpu|dp|rf|Mux32~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~15_combout\ = (\mips_cpu|dp|rf|Mux32~14_combout\ & (((\mips_cpu|dp|rf|R3\(31)) # (!\mips_cpu|dp|rf|Mux63~2_combout\)))) # (!\mips_cpu|dp|rf|Mux32~14_combout\ & (\mips_cpu|dp|rf|R2\(31) & ((\mips_cpu|dp|rf|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~14_combout\,
	datab => \mips_cpu|dp|rf|R2\(31),
	datac => \mips_cpu|dp|rf|R3\(31),
	datad => \mips_cpu|dp|rf|Mux63~2_combout\,
	combout => \mips_cpu|dp|rf|Mux32~15_combout\);

-- Location: LCCOMB_X16_Y20_N18
\mips_cpu|dp|rf|Mux32~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~16_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux63~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux32~11_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux63~1_combout\ & ((\mips_cpu|dp|rf|Mux32~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux32~11_combout\,
	datac => \mips_cpu|dp|rf|Mux32~15_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux32~16_combout\);

-- Location: LCCOMB_X16_Y20_N4
\mips_cpu|dp|rf|Mux32~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~19_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|Mux32~16_combout\ & (\mips_cpu|dp|rf|Mux32~18_combout\)) # (!\mips_cpu|dp|rf|Mux32~16_combout\ & ((\mips_cpu|dp|rf|Mux32~1_combout\))))) # 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~0_combout\,
	datab => \mips_cpu|dp|rf|Mux32~18_combout\,
	datac => \mips_cpu|dp|rf|Mux32~1_combout\,
	datad => \mips_cpu|dp|rf|Mux32~16_combout\,
	combout => \mips_cpu|dp|rf|Mux32~19_combout\);

-- Location: LCCOMB_X16_Y20_N14
\mips_cpu|dp|alu|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux32~19_combout\) # (\mips_cpu|dp|srcbmux|y[31]~5_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux32~19_combout\ & \mips_cpu|dp|srcbmux|y[31]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|rf|Mux32~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[31]~5_combout\,
	combout => \mips_cpu|dp|alu|Mux0~0_combout\);

-- Location: LCCOMB_X16_Y20_N16
\mips_cpu|dp|alu|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~1_combout\ = (\mips_cpu|dp|alu|Mux0~0_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~3_combout\ & \mips_cpu|dp|alu|Add0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~3_combout\,
	datac => \mips_cpu|dp|alu|Mux0~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~64_combout\,
	combout => \mips_cpu|dp|alu|Mux0~1_combout\);

-- Location: LCCOMB_X19_Y18_N20
\Decoder|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~1_combout\ = (!\mips_cpu|dp|alu|Mux14~1_combout\ & (!\mips_cpu|dp|alu|Mux18~1_combout\ & (!\mips_cpu|dp|alu|Mux15~1_combout\ & \Decoder|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux14~1_combout\,
	datab => \mips_cpu|dp|alu|Mux18~1_combout\,
	datac => \mips_cpu|dp|alu|Mux15~1_combout\,
	datad => \Decoder|Equal1~3_combout\,
	combout => \Decoder|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y13_N28
\mips_cpu|dp|rf|Mux40~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24)) # ((\mips_cpu|dp|rf|R23\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|R19\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R23\(23),
	datad => \mips_cpu|dp|rf|R19\(23),
	combout => \mips_cpu|dp|rf|Mux40~9_combout\);

-- Location: LCCOMB_X22_Y13_N20
\mips_cpu|dp|rf|Mux40~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~10_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & ((\mips_cpu|dp|rf|Mux40~9_combout\ & (\mips_cpu|dp|rf|R31\(23))) # (!\mips_cpu|dp|rf|Mux40~9_combout\ & ((\mips_cpu|dp|rf|R27\(23)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) & (((\mips_cpu|dp|rf|Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	datac => \mips_cpu|dp|rf|R27\(23),
	datad => \mips_cpu|dp|rf|Mux40~9_combout\,
	combout => \mips_cpu|dp|rf|Mux40~10_combout\);

-- Location: FF_X15_Y14_N17
\mips_cpu|dp|rf|R20[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(23));

-- Location: FF_X15_Y14_N11
\mips_cpu|dp|rf|R28[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(23));

-- Location: LCCOMB_X15_Y14_N16
\mips_cpu|dp|rf|Mux40~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~7_combout\ = (\mips_cpu|dp|rf|Mux40~6_combout\ & (((\mips_cpu|dp|rf|R28\(23))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\mips_cpu|dp|rf|Mux40~6_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) & (\mips_cpu|dp|rf|R20\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~6_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	datac => \mips_cpu|dp|rf|R20\(23),
	datad => \mips_cpu|dp|rf|R28\(23),
	combout => \mips_cpu|dp|rf|Mux40~7_combout\);

-- Location: LCCOMB_X23_Y13_N8
\mips_cpu|dp|rf|Mux40~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux40~5_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux40~7_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~5_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|Mux40~7_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux40~8_combout\);

-- Location: LCCOMB_X23_Y13_N2
\mips_cpu|dp|rf|Mux40~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~11_combout\ = (\mips_cpu|dp|rf|Mux40~8_combout\ & (((\mips_cpu|dp|rf|Mux40~10_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))))) # (!\mips_cpu|dp|rf|Mux40~8_combout\ & (\mips_cpu|dp|rf|Mux40~3_combout\ & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~3_combout\,
	datab => \mips_cpu|dp|rf|Mux40~10_combout\,
	datac => \mips_cpu|dp|rf|Mux40~8_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \mips_cpu|dp|rf|Mux40~11_combout\);

-- Location: LCCOMB_X23_Y13_N20
\mips_cpu|dp|rf|Mux40~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~16_combout\ = (\mips_cpu|dp|rf|Mux63~1_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\) # (\mips_cpu|dp|rf|Mux40~11_combout\)))) # (!\mips_cpu|dp|rf|Mux63~1_combout\ & (\mips_cpu|dp|rf|Mux40~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~15_combout\,
	datab => \mips_cpu|dp|rf|Mux63~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux40~11_combout\,
	combout => \mips_cpu|dp|rf|Mux40~16_combout\);

-- Location: FF_X24_Y13_N7
\mips_cpu|dp|rf|R11[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~63_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(23));

-- Location: LCCOMB_X24_Y17_N26
\mips_cpu|dp|rf|Mux40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & (\mips_cpu|dp|rf|R9\(23))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) & ((\mips_cpu|dp|rf|R8\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	datac => \mips_cpu|dp|rf|R9\(23),
	datad => \mips_cpu|dp|rf|R8\(23),
	combout => \mips_cpu|dp|rf|Mux40~0_combout\);

-- Location: LCCOMB_X24_Y13_N6
\mips_cpu|dp|rf|Mux40~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & ((\mips_cpu|dp|rf|Mux40~0_combout\ & ((\mips_cpu|dp|rf|R11\(23)))) # (!\mips_cpu|dp|rf|Mux40~0_combout\ & (\mips_cpu|dp|rf|R10\(23))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) & (((\mips_cpu|dp|rf|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(23),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	datac => \mips_cpu|dp|rf|R11\(23),
	datad => \mips_cpu|dp|rf|Mux40~0_combout\,
	combout => \mips_cpu|dp|rf|Mux40~1_combout\);

-- Location: LCCOMB_X23_Y13_N24
\mips_cpu|dp|rf|Mux40~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~19_combout\ = (\mips_cpu|dp|rf|Mux40~16_combout\ & ((\mips_cpu|dp|rf|Mux40~18_combout\) # ((!\mips_cpu|dp|rf|Mux63~0_combout\)))) # (!\mips_cpu|dp|rf|Mux40~16_combout\ & (((\mips_cpu|dp|rf|Mux63~0_combout\ & 
-- \mips_cpu|dp|rf|Mux40~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~18_combout\,
	datab => \mips_cpu|dp|rf|Mux40~16_combout\,
	datac => \mips_cpu|dp|rf|Mux63~0_combout\,
	datad => \mips_cpu|dp|rf|Mux40~1_combout\,
	combout => \mips_cpu|dp|rf|Mux40~19_combout\);

-- Location: LCCOMB_X17_Y15_N10
\mips_cpu|dp|srcbmux|y[23]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[23]~48_combout\ = (\mips_cpu|dp|srcbmux|y[23]~18_combout\) # ((\mips_cpu|dp|rf|Mux8~19_combout\ & !\mips_cpu|c|md|WideOr7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[23]~18_combout\,
	datab => \mips_cpu|dp|rf|Mux8~19_combout\,
	datac => \mips_cpu|c|md|WideOr7~3_combout\,
	combout => \mips_cpu|dp|srcbmux|y[23]~48_combout\);

-- Location: LCCOMB_X17_Y15_N4
\mips_cpu|dp|alu|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux40~19_combout\) # (\mips_cpu|dp|srcbmux|y[23]~48_combout\))) # (!\mips_cpu|c|ad|Mux2~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux40~19_combout\ & \mips_cpu|dp|srcbmux|y[23]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|rf|Mux40~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[23]~48_combout\,
	combout => \mips_cpu|dp|alu|Mux8~0_combout\);

-- Location: LCCOMB_X17_Y15_N14
\mips_cpu|dp|alu|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~1_combout\ = (\mips_cpu|dp|alu|Mux8~0_combout\) # ((!\mips_cpu|c|ad|Mux2~3_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|alu|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~3_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux8~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~48_combout\,
	combout => \mips_cpu|dp|alu|Mux8~1_combout\);

-- Location: LCCOMB_X19_Y18_N2
\Decoder|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~0_combout\ = (!\mips_cpu|dp|alu|Mux12~1_combout\ & (!\mips_cpu|dp|alu|Mux13~1_combout\ & (!\mips_cpu|dp|alu|Mux10~1_combout\ & !\mips_cpu|dp|alu|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux12~1_combout\,
	datab => \mips_cpu|dp|alu|Mux13~1_combout\,
	datac => \mips_cpu|dp|alu|Mux10~1_combout\,
	datad => \mips_cpu|dp|alu|Mux11~1_combout\,
	combout => \Decoder|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y18_N14
\Decoder|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~2_combout\ = (!\mips_cpu|dp|alu|Mux9~1_combout\ & (\Decoder|Equal0~1_combout\ & (!\mips_cpu|dp|alu|Mux8~1_combout\ & \Decoder|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux9~1_combout\,
	datab => \Decoder|Equal0~1_combout\,
	datac => \mips_cpu|dp|alu|Mux8~1_combout\,
	datad => \Decoder|Equal0~0_combout\,
	combout => \Decoder|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y18_N8
\Decoder|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~3_combout\ = (!\mips_cpu|dp|alu|Mux6~1_combout\ & (\Decoder|Equal0~2_combout\ & (!\mips_cpu|dp|alu|Mux5~1_combout\ & !\mips_cpu|dp|alu|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~1_combout\,
	datab => \Decoder|Equal0~2_combout\,
	datac => \mips_cpu|dp|alu|Mux5~1_combout\,
	datad => \mips_cpu|dp|alu|Mux7~1_combout\,
	combout => \Decoder|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y18_N26
\Decoder|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~4_combout\ = (!\mips_cpu|dp|alu|Mux3~1_combout\ & (\Decoder|Equal0~3_combout\ & !\mips_cpu|dp|alu|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux3~1_combout\,
	datac => \Decoder|Equal0~3_combout\,
	datad => \mips_cpu|dp|alu|Mux4~1_combout\,
	combout => \Decoder|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y18_N28
\Decoder|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~5_combout\ = (!\mips_cpu|dp|alu|Mux1~1_combout\ & (!\mips_cpu|dp|alu|Mux0~1_combout\ & (\Decoder|Equal0~4_combout\ & !\mips_cpu|dp|alu|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux1~1_combout\,
	datab => \mips_cpu|dp|alu|Mux0~1_combout\,
	datac => \Decoder|Equal0~4_combout\,
	datad => \mips_cpu|dp|alu|Mux2~1_combout\,
	combout => \Decoder|Equal0~5_combout\);

-- Location: LCCOMB_X17_Y17_N22
\mips_cpu|c|md|WideOr9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr9~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|WideOr9~0_combout\);

-- Location: LCCOMB_X17_Y21_N8
\mips_cpu|c|md|WideOr9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr9~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # ((!\mips_cpu|c|md|Decoder0~3_combout\ & ((\mips_cpu|c|md|WideOr9~0_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datab => \mips_cpu|c|md|WideOr9~0_combout\,
	datac => \mips_cpu|c|md|Decoder0~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \mips_cpu|c|md|WideOr9~1_combout\);

-- Location: LCCOMB_X22_Y20_N16
\mips_cpu|dp|rf|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux16~0_combout\);

-- Location: FF_X21_Y18_N9
\mips_cpu|dp|rf|R14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(0));

-- Location: LCCOMB_X21_Y16_N24
\mips_cpu|dp|rf|Mux31~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~17_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & ((\mips_cpu|dp|rf|R13\(0)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|R12\(0) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|R13\(0),
	datac => \mips_cpu|dp|rf|R12\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux31~17_combout\);

-- Location: LCCOMB_X21_Y18_N8
\mips_cpu|dp|rf|Mux31~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~18_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux31~17_combout\ & (\mips_cpu|dp|rf|R15\(0))) # (!\mips_cpu|dp|rf|Mux31~17_combout\ & ((\mips_cpu|dp|rf|R14\(0)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(0),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datac => \mips_cpu|dp|rf|R14\(0),
	datad => \mips_cpu|dp|rf|Mux31~17_combout\,
	combout => \mips_cpu|dp|rf|Mux31~18_combout\);

-- Location: LCCOMB_X17_Y22_N24
\mips_cpu|dp|rf|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~7_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R23\(0))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R19\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R23\(0),
	datac => \mips_cpu|dp|rf|R19\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \mips_cpu|dp|rf|Mux31~7_combout\);

-- Location: LCCOMB_X17_Y11_N8
\mips_cpu|dp|rf|Mux31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~8_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux31~7_combout\ & (\mips_cpu|dp|rf|R31\(0))) # (!\mips_cpu|dp|rf|Mux31~7_combout\ & ((\mips_cpu|dp|rf|R27\(0)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(0),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R27\(0),
	datad => \mips_cpu|dp|rf|Mux31~7_combout\,
	combout => \mips_cpu|dp|rf|Mux31~8_combout\);

-- Location: LCCOMB_X20_Y20_N10
\mips_cpu|dp|rf|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~4_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|R20\(0)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (\mips_cpu|dp|rf|R16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datac => \mips_cpu|dp|rf|R16\(0),
	datad => \mips_cpu|dp|rf|R20\(0),
	combout => \mips_cpu|dp|rf|Mux31~4_combout\);

-- Location: LCCOMB_X21_Y20_N18
\mips_cpu|dp|rf|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~5_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux31~4_combout\ & ((\mips_cpu|dp|rf|R28\(0)))) # (!\mips_cpu|dp|rf|Mux31~4_combout\ & (\mips_cpu|dp|rf|R24\(0))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R24\(0),
	datac => \mips_cpu|dp|rf|R28\(0),
	datad => \mips_cpu|dp|rf|Mux31~4_combout\,
	combout => \mips_cpu|dp|rf|Mux31~5_combout\);

-- Location: FF_X14_Y16_N9
\mips_cpu|dp|rf|R29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[0]~152_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(0));

-- Location: LCCOMB_X15_Y12_N18
\mips_cpu|dp|rf|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R25\(0))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|R17\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R25\(0),
	datac => \mips_cpu|dp|rf|R17\(0),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	combout => \mips_cpu|dp|rf|Mux31~2_combout\);

-- Location: LCCOMB_X16_Y20_N24
\mips_cpu|dp|rf|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\mips_cpu|dp|rf|Mux31~2_combout\ & (\mips_cpu|dp|rf|R29\(0))) # (!\mips_cpu|dp|rf|Mux31~2_combout\ & ((\mips_cpu|dp|rf|R21\(0)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (((\mips_cpu|dp|rf|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \mips_cpu|dp|rf|R29\(0),
	datac => \mips_cpu|dp|rf|R21\(0),
	datad => \mips_cpu|dp|rf|Mux31~2_combout\,
	combout => \mips_cpu|dp|rf|Mux31~3_combout\);

-- Location: LCCOMB_X20_Y19_N8
\mips_cpu|dp|rf|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~6_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (((\mips_cpu|dp|rf|Mux31~3_combout\) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) & (\mips_cpu|dp|rf|Mux31~5_combout\ & ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	datab => \mips_cpu|dp|rf|Mux31~5_combout\,
	datac => \mips_cpu|dp|rf|Mux31~3_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	combout => \mips_cpu|dp|rf|Mux31~6_combout\);

-- Location: FF_X22_Y22_N3
\mips_cpu|dp|rf|R30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(0));

-- Location: FF_X22_Y22_N25
\mips_cpu|dp|rf|R26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(0));

-- Location: FF_X21_Y22_N3
\mips_cpu|dp|rf|R18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(0));

-- Location: FF_X21_Y22_N17
\mips_cpu|dp|rf|R22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~152_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(0));

-- Location: LCCOMB_X21_Y22_N2
\mips_cpu|dp|rf|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19)) # ((\mips_cpu|dp|rf|R22\(0))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (\mips_cpu|dp|rf|R18\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datac => \mips_cpu|dp|rf|R18\(0),
	datad => \mips_cpu|dp|rf|R22\(0),
	combout => \mips_cpu|dp|rf|Mux31~0_combout\);

-- Location: LCCOMB_X22_Y22_N24
\mips_cpu|dp|rf|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & ((\mips_cpu|dp|rf|Mux31~0_combout\ & (\mips_cpu|dp|rf|R30\(0))) # (!\mips_cpu|dp|rf|Mux31~0_combout\ & ((\mips_cpu|dp|rf|R26\(0)))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) & (((\mips_cpu|dp|rf|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \mips_cpu|dp|rf|R30\(0),
	datac => \mips_cpu|dp|rf|R26\(0),
	datad => \mips_cpu|dp|rf|Mux31~0_combout\,
	combout => \mips_cpu|dp|rf|Mux31~1_combout\);

-- Location: LCCOMB_X20_Y19_N2
\mips_cpu|dp|rf|Mux31~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~9_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & ((\mips_cpu|dp|rf|Mux31~6_combout\ & (\mips_cpu|dp|rf|Mux31~8_combout\)) # (!\mips_cpu|dp|rf|Mux31~6_combout\ & ((\mips_cpu|dp|rf|Mux31~1_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) & (((\mips_cpu|dp|rf|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \mips_cpu|dp|rf|Mux31~8_combout\,
	datac => \mips_cpu|dp|rf|Mux31~6_combout\,
	datad => \mips_cpu|dp|rf|Mux31~1_combout\,
	combout => \mips_cpu|dp|rf|Mux31~9_combout\);

-- Location: LCCOMB_X20_Y19_N4
\mips_cpu|dp|rf|Mux31~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~19_combout\ = (\mips_cpu|dp|rf|Mux31~16_combout\ & (((\mips_cpu|dp|rf|Mux31~18_combout\)) # (!\mips_cpu|dp|rf|Mux16~0_combout\))) # (!\mips_cpu|dp|rf|Mux31~16_combout\ & (\mips_cpu|dp|rf|Mux16~0_combout\ & 
-- ((\mips_cpu|dp|rf|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~16_combout\,
	datab => \mips_cpu|dp|rf|Mux16~0_combout\,
	datac => \mips_cpu|dp|rf|Mux31~18_combout\,
	datad => \mips_cpu|dp|rf|Mux31~9_combout\,
	combout => \mips_cpu|dp|rf|Mux31~19_combout\);

-- Location: LCCOMB_X23_Y22_N16
\uGPIO|HEX3_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~0_combout\ = (\reset_ff~q\ & \mips_cpu|dp|rf|Mux31~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux31~19_combout\,
	combout => \uGPIO|HEX3_R~0_combout\);

-- Location: LCCOMB_X23_Y22_N24
\uGPIO|HEX3_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[0]~feeder_combout\ = \uGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~0_combout\,
	combout => \uGPIO|HEX3_R[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N0
\uGPIO|HEX3_R[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[0]~1_combout\ = (!\Decoder|Equal3~0_combout\ & (\mips_cpu|c|md|WideOr9~1_combout\ & (!\mips_cpu|dp|alu|Mux29~1_combout\ & \uGPIO|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \mips_cpu|c|md|WideOr9~1_combout\,
	datac => \mips_cpu|dp|alu|Mux29~1_combout\,
	datad => \uGPIO|Equal0~4_combout\,
	combout => \uGPIO|HEX3_R[0]~1_combout\);

-- Location: LCCOMB_X23_Y22_N2
\uGPIO|HEX3_R[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[0]~2_combout\ = ((\mips_cpu|dp|alu|Mux27~1_combout\ & (\mips_cpu|dp|alu|Mux28~1_combout\ & \uGPIO|HEX3_R[0]~1_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux27~1_combout\,
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|alu|Mux28~1_combout\,
	datad => \uGPIO|HEX3_R[0]~1_combout\,
	combout => \uGPIO|HEX3_R[0]~2_combout\);

-- Location: FF_X23_Y22_N25
\uGPIO|HEX3_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[0]~feeder_combout\,
	ena => \uGPIO|HEX3_R[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(0));

-- Location: LCCOMB_X19_Y22_N10
\uGPIO|HEX3_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~3_combout\ = (\mips_cpu|dp|rf|Mux30~19_combout\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux30~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~3_combout\);

-- Location: LCCOMB_X23_Y22_N18
\uGPIO|HEX3_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[1]~feeder_combout\ = \uGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~3_combout\,
	combout => \uGPIO|HEX3_R[1]~feeder_combout\);

-- Location: FF_X23_Y22_N19
\uGPIO|HEX3_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[1]~feeder_combout\,
	ena => \uGPIO|HEX3_R[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(1));

-- Location: LCCOMB_X26_Y22_N26
\uGPIO|HEX3_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~4_combout\ = (\mips_cpu|dp|rf|Mux29~23_combout\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux29~23_combout\,
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~4_combout\);

-- Location: FF_X26_Y22_N17
\uGPIO|HEX3_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(2));

-- Location: LCCOMB_X19_Y22_N14
\uGPIO|HEX3_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~5_combout\ = (\reset_ff~q\ & \mips_cpu|dp|rf|Mux28~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux28~19_combout\,
	combout => \uGPIO|HEX3_R~5_combout\);

-- Location: LCCOMB_X26_Y22_N2
\uGPIO|HEX3_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[3]~feeder_combout\ = \uGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~5_combout\,
	combout => \uGPIO|HEX3_R[3]~feeder_combout\);

-- Location: FF_X26_Y22_N3
\uGPIO|HEX3_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[3]~feeder_combout\,
	ena => \uGPIO|HEX3_R[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(3));

-- Location: LCCOMB_X23_Y22_N4
\uGPIO|HEX3_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~6_combout\ = (\mips_cpu|dp|rf|Mux27~19_combout\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~6_combout\);

-- Location: FF_X23_Y22_N29
\uGPIO|HEX3_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(4));

-- Location: LCCOMB_X19_Y22_N18
\uGPIO|HEX3_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~7_combout\ = (\reset_ff~q\ & \mips_cpu|dp|rf|Mux26~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux26~19_combout\,
	combout => \uGPIO|HEX3_R~7_combout\);

-- Location: FF_X26_Y22_N5
\uGPIO|HEX3_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(5));

-- Location: FF_X23_Y22_N23
\uGPIO|HEX3_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~8_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(6));

-- Location: LCCOMB_X26_Y22_N6
\uGPIO|HEX2_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[0]~feeder_combout\ = \uGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~0_combout\,
	combout => \uGPIO|HEX2_R[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N12
\uGPIO|HEX0_R[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[6]~0_combout\ = (!\Decoder|Equal3~0_combout\ & (\mips_cpu|c|md|WideOr9~1_combout\ & (\mips_cpu|dp|alu|Mux29~1_combout\ & \uGPIO|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \mips_cpu|c|md|WideOr9~1_combout\,
	datac => \mips_cpu|dp|alu|Mux29~1_combout\,
	datad => \uGPIO|Equal0~4_combout\,
	combout => \uGPIO|HEX0_R[6]~0_combout\);

-- Location: LCCOMB_X23_Y22_N30
\uGPIO|HEX2_R[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[4]~0_combout\ = ((\mips_cpu|dp|alu|Mux27~1_combout\ & (!\mips_cpu|dp|alu|Mux28~1_combout\ & \uGPIO|HEX0_R[6]~0_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux27~1_combout\,
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|alu|Mux28~1_combout\,
	datad => \uGPIO|HEX0_R[6]~0_combout\,
	combout => \uGPIO|HEX2_R[4]~0_combout\);

-- Location: FF_X26_Y22_N7
\uGPIO|HEX2_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[0]~feeder_combout\,
	ena => \uGPIO|HEX2_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(0));

-- Location: FF_X26_Y22_N25
\uGPIO|HEX2_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~3_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(1));

-- Location: FF_X26_Y22_N27
\uGPIO|HEX2_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~4_combout\,
	ena => \uGPIO|HEX2_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(2));

-- Location: LCCOMB_X26_Y22_N28
\uGPIO|HEX2_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[3]~feeder_combout\ = \uGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~5_combout\,
	combout => \uGPIO|HEX2_R[3]~feeder_combout\);

-- Location: FF_X26_Y22_N29
\uGPIO|HEX2_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[3]~feeder_combout\,
	ena => \uGPIO|HEX2_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(3));

-- Location: FF_X26_Y22_N15
\uGPIO|HEX2_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(4));

-- Location: FF_X26_Y22_N1
\uGPIO|HEX2_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(5));

-- Location: LCCOMB_X26_Y22_N10
\uGPIO|HEX2_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[6]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX2_R[6]~feeder_combout\);

-- Location: FF_X26_Y22_N11
\uGPIO|HEX2_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[6]~feeder_combout\,
	ena => \uGPIO|HEX2_R[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(6));

-- Location: LCCOMB_X23_Y22_N8
\uGPIO|HEX1_R[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[0]~0_combout\ = ((\mips_cpu|dp|alu|Mux27~1_combout\ & (!\mips_cpu|dp|alu|Mux28~1_combout\ & \uGPIO|HEX3_R[0]~1_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux27~1_combout\,
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|alu|Mux28~1_combout\,
	datad => \uGPIO|HEX3_R[0]~1_combout\,
	combout => \uGPIO|HEX1_R[0]~0_combout\);

-- Location: FF_X23_Y22_N17
\uGPIO|HEX1_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~0_combout\,
	ena => \uGPIO|HEX1_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(0));

-- Location: LCCOMB_X23_Y22_N10
\uGPIO|HEX1_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[1]~feeder_combout\ = \uGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~3_combout\,
	combout => \uGPIO|HEX1_R[1]~feeder_combout\);

-- Location: FF_X23_Y22_N11
\uGPIO|HEX1_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[1]~feeder_combout\,
	ena => \uGPIO|HEX1_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(1));

-- Location: FF_X24_Y25_N1
\uGPIO|HEX1_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(2));

-- Location: LCCOMB_X24_Y25_N2
\uGPIO|HEX1_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[3]~feeder_combout\ = \uGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~5_combout\,
	combout => \uGPIO|HEX1_R[3]~feeder_combout\);

-- Location: FF_X24_Y25_N3
\uGPIO|HEX1_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[3]~feeder_combout\,
	ena => \uGPIO|HEX1_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(3));

-- Location: FF_X23_Y22_N5
\uGPIO|HEX1_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~6_combout\,
	ena => \uGPIO|HEX1_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(4));

-- Location: LCCOMB_X24_Y25_N4
\uGPIO|HEX1_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[5]~feeder_combout\ = \uGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~7_combout\,
	combout => \uGPIO|HEX1_R[5]~feeder_combout\);

-- Location: FF_X24_Y25_N5
\uGPIO|HEX1_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[5]~feeder_combout\,
	ena => \uGPIO|HEX1_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(5));

-- Location: FF_X23_Y22_N15
\uGPIO|HEX1_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~8_combout\,
	ena => \uGPIO|HEX1_R[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(6));

-- Location: LCCOMB_X23_Y22_N26
\uGPIO|HEX0_R[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[6]~1_combout\ = ((!\mips_cpu|dp|alu|Mux27~1_combout\ & (\mips_cpu|dp|alu|Mux28~1_combout\ & \uGPIO|HEX0_R[6]~0_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux27~1_combout\,
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|alu|Mux28~1_combout\,
	datad => \uGPIO|HEX0_R[6]~0_combout\,
	combout => \uGPIO|HEX0_R[6]~1_combout\);

-- Location: FF_X19_Y22_N9
\uGPIO|HEX0_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(0));

-- Location: FF_X19_Y22_N11
\uGPIO|HEX0_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~3_combout\,
	ena => \uGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(1));

-- Location: FF_X19_Y22_N5
\uGPIO|HEX0_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \uGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(2));

-- Location: FF_X19_Y22_N15
\uGPIO|HEX0_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~5_combout\,
	ena => \uGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(3));

-- Location: FF_X19_Y22_N1
\uGPIO|HEX0_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \uGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(4));

-- Location: FF_X19_Y22_N19
\uGPIO|HEX0_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~7_combout\,
	ena => \uGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(5));

-- Location: LCCOMB_X19_Y22_N28
\uGPIO|HEX0_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[6]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX0_R[6]~feeder_combout\);

-- Location: FF_X19_Y22_N29
\uGPIO|HEX0_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX0_R[6]~feeder_combout\,
	ena => \uGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(6));

-- Location: LCCOMB_X19_Y22_N6
\uGPIO|LEDG_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~0_combout\ = (\mips_cpu|dp|rf|Mux31~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux31~19_combout\,
	combout => \uGPIO|LEDG_R~0_combout\);

-- Location: LCCOMB_X15_Y22_N12
\uGPIO|LEDG_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[0]~feeder_combout\ = \uGPIO|LEDG_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~0_combout\,
	combout => \uGPIO|LEDG_R[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N20
\uGPIO|LEDG_R[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[0]~1_combout\ = ((!\mips_cpu|dp|alu|Mux27~1_combout\ & (\mips_cpu|dp|alu|Mux28~1_combout\ & \uGPIO|HEX3_R[0]~1_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux27~1_combout\,
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|alu|Mux28~1_combout\,
	datad => \uGPIO|HEX3_R[0]~1_combout\,
	combout => \uGPIO|LEDG_R[0]~1_combout\);

-- Location: FF_X15_Y22_N13
\uGPIO|LEDG_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[0]~feeder_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(0));

-- Location: LCCOMB_X14_Y21_N8
\uGPIO|LEDG_R~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~2_combout\ = (\mips_cpu|dp|rf|Mux30~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux30~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~2_combout\);

-- Location: FF_X14_Y21_N9
\uGPIO|LEDG_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~2_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(1));

-- Location: LCCOMB_X14_Y21_N26
\uGPIO|LEDG_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~3_combout\ = (\mips_cpu|dp|rf|Mux29~23_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux29~23_combout\,
	combout => \uGPIO|LEDG_R~3_combout\);

-- Location: FF_X14_Y21_N27
\uGPIO|LEDG_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~3_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(2));

-- Location: LCCOMB_X15_Y22_N6
\uGPIO|LEDG_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[3]~feeder_combout\ = \uGPIO|LEDG_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~4_combout\,
	combout => \uGPIO|LEDG_R[3]~feeder_combout\);

-- Location: FF_X15_Y22_N7
\uGPIO|LEDG_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[3]~feeder_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(3));

-- Location: FF_X14_Y21_N5
\uGPIO|LEDG_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~5_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(4));

-- Location: FF_X14_Y21_N31
\uGPIO|LEDG_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~6_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(5));

-- Location: LCCOMB_X15_Y22_N0
\uGPIO|LEDG_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[6]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|LEDG_R[6]~feeder_combout\);

-- Location: FF_X15_Y22_N1
\uGPIO|LEDG_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[6]~feeder_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(6));

-- Location: FF_X15_Y22_N3
\uGPIO|LEDG_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~7_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(7));

-- Location: LCCOMB_X15_Y22_N4
\uGPIO|LEDG_R[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[8]~feeder_combout\ = \uGPIO|LEDG_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uGPIO|LEDG_R~8_combout\,
	combout => \uGPIO|LEDG_R[8]~feeder_combout\);

-- Location: FF_X15_Y22_N5
\uGPIO|LEDG_R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[8]~feeder_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(8));

-- Location: FF_X15_Y22_N15
\uGPIO|LEDG_R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~9_combout\,
	ena => \uGPIO|LEDG_R[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(9));
END structure;


