Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_0/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_0.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_0
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4307
Number of terminals:      128
Number of snets:          2
Number of nets:           1479

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 372.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 72315.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 14219.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 665.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 697.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1399 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 366 unique inst patterns.
[INFO DRT-0084]   Complete 1320 groups.
#scanned instances     = 4307
#unique  instances     = 372
#stdCellGenAp          = 12511
#stdCellValidPlanarAp  = 396
#stdCellValidViaAp     = 8857
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5003
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:05, memory = 137.30 (MB), peak = 137.30 (MB)

Number of guides:     16010

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5219.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4679.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2552.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 185.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 14.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7785 vertical wires in 1 frboxes and 4864 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 584 vertical wires in 1 frboxes and 1585 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.55 (MB), peak = 167.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 154.50 (MB), peak = 167.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 212.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 219.53 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 272.73 (MB).
    Completing 40% with 218 violations.
    elapsed time = 00:00:02, memory = 300.88 (MB).
    Completing 50% with 218 violations.
    elapsed time = 00:00:03, memory = 340.06 (MB).
    Completing 60% with 422 violations.
    elapsed time = 00:00:03, memory = 348.19 (MB).
    Completing 70% with 422 violations.
    elapsed time = 00:00:03, memory = 357.33 (MB).
    Completing 80% with 422 violations.
    elapsed time = 00:00:04, memory = 363.19 (MB).
    Completing 90% with 668 violations.
    elapsed time = 00:00:05, memory = 416.00 (MB).
    Completing 100% with 901 violations.
    elapsed time = 00:00:06, memory = 414.34 (MB).
[INFO DRT-0199]   Number of violations = 1472.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      1      0      1      0      0
Metal Spacing        6      0    179      0     56      7
Min Hole             0      0      3      0      0      0
NS Metal             1      0      0      0      0      0
Recheck              1      0    394      0    166     10
Short                0      0    611      0     36      0
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:06, memory = 429.66 (MB), peak = 661.75 (MB)
Total wire length = 85181 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41999 um.
Total wire length on LAYER met2 = 36784 um.
Total wire length on LAYER met3 = 5741 um.
Total wire length on LAYER met4 = 656 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14517.
Up-via summary (total 14517):.

------------------------
 FR_MASTERSLICE        0
            li1     6430
           met1     7736
           met2      325
           met3       26
           met4        0
------------------------
                   14517


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1472 violations.
    elapsed time = 00:00:00, memory = 453.22 (MB).
    Completing 20% with 1472 violations.
    elapsed time = 00:00:00, memory = 453.39 (MB).
    Completing 30% with 1472 violations.
    elapsed time = 00:00:00, memory = 458.23 (MB).
    Completing 40% with 1266 violations.
    elapsed time = 00:00:00, memory = 471.00 (MB).
    Completing 50% with 1266 violations.
    elapsed time = 00:00:01, memory = 489.88 (MB).
    Completing 60% with 993 violations.
    elapsed time = 00:00:01, memory = 489.97 (MB).
    Completing 70% with 993 violations.
    elapsed time = 00:00:02, memory = 504.41 (MB).
    Completing 80% with 993 violations.
    elapsed time = 00:00:03, memory = 504.55 (MB).
    Completing 90% with 676 violations.
    elapsed time = 00:00:03, memory = 519.62 (MB).
    Completing 100% with 372 violations.
    elapsed time = 00:00:04, memory = 519.70 (MB).
[INFO DRT-0199]   Number of violations = 374.
Viol/Layer        met1   met2   met3
Metal Spacing       63     34      1
Min Hole             1      0      0
Recheck              2      0      0
Short              256     17      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:04, memory = 523.34 (MB), peak = 753.14 (MB)
Total wire length = 84621 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41909 um.
Total wire length on LAYER met2 = 36471 um.
Total wire length on LAYER met3 = 5588 um.
Total wire length on LAYER met4 = 651 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14516.
Up-via summary (total 14516):.

------------------------
 FR_MASTERSLICE        0
            li1     6428
           met1     7733
           met2      329
           met3       26
           met4        0
------------------------
                   14516


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 374 violations.
    elapsed time = 00:00:00, memory = 523.34 (MB).
    Completing 20% with 374 violations.
    elapsed time = 00:00:00, memory = 523.34 (MB).
    Completing 30% with 374 violations.
    elapsed time = 00:00:01, memory = 523.42 (MB).
    Completing 40% with 388 violations.
    elapsed time = 00:00:01, memory = 523.44 (MB).
    Completing 50% with 388 violations.
    elapsed time = 00:00:01, memory = 538.08 (MB).
    Completing 60% with 422 violations.
    elapsed time = 00:00:02, memory = 538.08 (MB).
    Completing 70% with 422 violations.
    elapsed time = 00:00:03, memory = 539.11 (MB).
    Completing 80% with 422 violations.
    elapsed time = 00:00:03, memory = 539.14 (MB).
    Completing 90% with 415 violations.
    elapsed time = 00:00:04, memory = 540.19 (MB).
    Completing 100% with 405 violations.
    elapsed time = 00:00:05, memory = 541.55 (MB).
[INFO DRT-0199]   Number of violations = 405.
Viol/Layer        met1   met2
Metal Spacing       67     30
Min Hole             1      0
Short              296     11
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:05, memory = 545.30 (MB), peak = 775.23 (MB)
Total wire length = 84305 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41838 um.
Total wire length on LAYER met2 = 36189 um.
Total wire length on LAYER met3 = 5613 um.
Total wire length on LAYER met4 = 665 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14417.
Up-via summary (total 14417):.

------------------------
 FR_MASTERSLICE        0
            li1     6428
           met1     7625
           met2      338
           met3       26
           met4        0
------------------------
                   14417


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 405 violations.
    elapsed time = 00:00:00, memory = 545.30 (MB).
    Completing 20% with 405 violations.
    elapsed time = 00:00:00, memory = 545.30 (MB).
    Completing 30% with 405 violations.
    elapsed time = 00:00:00, memory = 566.95 (MB).
    Completing 40% with 311 violations.
    elapsed time = 00:00:01, memory = 556.67 (MB).
    Completing 50% with 311 violations.
    elapsed time = 00:00:01, memory = 556.80 (MB).
    Completing 60% with 235 violations.
    elapsed time = 00:00:01, memory = 556.80 (MB).
    Completing 70% with 235 violations.
    elapsed time = 00:00:01, memory = 556.80 (MB).
    Completing 80% with 235 violations.
    elapsed time = 00:00:02, memory = 556.80 (MB).
    Completing 90% with 100 violations.
    elapsed time = 00:00:02, memory = 556.81 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:04, memory = 556.81 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2   met3
Metal Spacing        0      1      2
Recheck              2      4      1
Short                2      1      2
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 571.81 (MB), peak = 801.78 (MB)
Total wire length = 84226 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40716 um.
Total wire length on LAYER met2 = 36169 um.
Total wire length on LAYER met3 = 6595 um.
Total wire length on LAYER met4 = 745 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14675.
Up-via summary (total 14675):.

------------------------
 FR_MASTERSLICE        0
            li1     6428
           met1     7698
           met2      513
           met3       36
           met4        0
------------------------
                   14675


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 571.81 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 571.81 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 571.81 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 571.88 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 571.88 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 571.88 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 571.88 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 571.88 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 571.88 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 571.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 574.94 (MB), peak = 805.31 (MB)
Total wire length = 84222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40720 um.
Total wire length on LAYER met2 = 36162 um.
Total wire length on LAYER met3 = 6593 um.
Total wire length on LAYER met4 = 746 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14667.
Up-via summary (total 14667):.

------------------------
 FR_MASTERSLICE        0
            li1     6428
           met1     7693
           met2      512
           met3       34
           met4        0
------------------------
                   14667


[INFO DRT-0198] Complete detail routing.
Total wire length = 84222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40720 um.
Total wire length on LAYER met2 = 36162 um.
Total wire length on LAYER met3 = 6593 um.
Total wire length on LAYER met4 = 746 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14667.
Up-via summary (total 14667):.

------------------------
 FR_MASTERSLICE        0
            li1     6428
           met1     7693
           met2      512
           met3       34
           met4        0
------------------------
                   14667


[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:00:21, memory = 574.94 (MB), peak = 805.31 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.sdc'…
