
ubuntu-preinstalled/gettext:     file format elf32-littlearm


Disassembly of section .init:

00000d20 <.init>:
 d20:	push	{r3, lr}
 d24:	bl	154c <__assert_fail@plt+0x534>
 d28:	pop	{r3, pc}

Disassembly of section .plt:

00000d2c <fdopen@plt-0x14>:
     d2c:	push	{lr}		; (str lr, [sp, #-4]!)
     d30:	ldr	lr, [pc, #4]	; d3c <fdopen@plt-0x4>
     d34:	add	lr, pc, lr
     d38:	ldr	pc, [lr, #8]!
     d3c:	andeq	r4, r1, r0, lsl #3

00000d40 <fdopen@plt>:
     d40:	add	ip, pc, #0, 12
     d44:	add	ip, ip, #20, 20	; 0x14000
     d48:	ldr	pc, [ip, #384]!	; 0x180

00000d4c <calloc@plt>:
     d4c:	add	ip, pc, #0, 12
     d50:	add	ip, ip, #20, 20	; 0x14000
     d54:	ldr	pc, [ip, #376]!	; 0x178

00000d58 <iconv_close@plt>:
     d58:	add	ip, pc, #0, 12
     d5c:	add	ip, ip, #20, 20	; 0x14000
     d60:	ldr	pc, [ip, #368]!	; 0x170

00000d64 <iconv@plt>:
     d64:	add	ip, pc, #0, 12
     d68:	add	ip, ip, #20, 20	; 0x14000
     d6c:	ldr	pc, [ip, #360]!	; 0x168

00000d70 <strcmp@plt>:
     d70:	add	ip, pc, #0, 12
     d74:	add	ip, ip, #20, 20	; 0x14000
     d78:	ldr	pc, [ip, #352]!	; 0x160

00000d7c <__cxa_finalize@plt>:
     d7c:	add	ip, pc, #0, 12
     d80:	add	ip, ip, #20, 20	; 0x14000
     d84:	ldr	pc, [ip, #344]!	; 0x158

00000d88 <basename@plt>:
     d88:	add	ip, pc, #0, 12
     d8c:	add	ip, ip, #20, 20	; 0x14000
     d90:	ldr	pc, [ip, #336]!	; 0x150

00000d94 <__isoc99_fscanf@plt>:
     d94:	add	ip, pc, #0, 12
     d98:	add	ip, ip, #20, 20	; 0x14000
     d9c:	ldr	pc, [ip, #328]!	; 0x148

00000da0 <fflush@plt>:
     da0:	add	ip, pc, #0, 12
     da4:	add	ip, ip, #20, 20	; 0x14000
     da8:	ldr	pc, [ip, #320]!	; 0x140

00000dac <wcwidth@plt>:
     dac:	add	ip, pc, #0, 12
     db0:	add	ip, ip, #20, 20	; 0x14000
     db4:	ldr	pc, [ip, #312]!	; 0x138

00000db8 <memmove@plt>:
     db8:	add	ip, pc, #0, 12
     dbc:	add	ip, ip, #20, 20	; 0x14000
     dc0:	ldr	pc, [ip, #304]!	; 0x130

00000dc4 <free@plt>:
     dc4:			; <UNDEFINED> instruction: 0xe7fd4778
     dc8:	add	ip, pc, #0, 12
     dcc:	add	ip, ip, #20, 20	; 0x14000
     dd0:	ldr	pc, [ip, #292]!	; 0x124

00000dd4 <ferror@plt>:
     dd4:	add	ip, pc, #0, 12
     dd8:	add	ip, ip, #20, 20	; 0x14000
     ddc:	ldr	pc, [ip, #284]!	; 0x11c

00000de0 <memcpy@plt>:
     de0:	add	ip, pc, #0, 12
     de4:	add	ip, ip, #20, 20	; 0x14000
     de8:	ldr	pc, [ip, #276]!	; 0x114

00000dec <mbsinit@plt>:
     dec:	add	ip, pc, #0, 12
     df0:	add	ip, ip, #20, 20	; 0x14000
     df4:	ldr	pc, [ip, #268]!	; 0x10c

00000df8 <memcmp@plt>:
     df8:	add	ip, pc, #0, 12
     dfc:	add	ip, ip, #20, 20	; 0x14000
     e00:	ldr	pc, [ip, #260]!	; 0x104

00000e04 <dcgettext@plt>:
     e04:	add	ip, pc, #0, 12
     e08:	add	ip, ip, #20, 20	; 0x14000
     e0c:	ldr	pc, [ip, #252]!	; 0xfc

00000e10 <strdup@plt>:
     e10:	add	ip, pc, #0, 12
     e14:	add	ip, ip, #20, 20	; 0x14000
     e18:	ldr	pc, [ip, #244]!	; 0xf4

00000e1c <__stack_chk_fail@plt>:
     e1c:	add	ip, pc, #0, 12
     e20:	add	ip, ip, #20, 20	; 0x14000
     e24:	ldr	pc, [ip, #236]!	; 0xec

00000e28 <realloc@plt>:
     e28:	add	ip, pc, #0, 12
     e2c:	add	ip, ip, #20, 20	; 0x14000
     e30:	ldr	pc, [ip, #228]!	; 0xe4

00000e34 <textdomain@plt>:
     e34:	add	ip, pc, #0, 12
     e38:	add	ip, ip, #20, 20	; 0x14000
     e3c:	ldr	pc, [ip, #220]!	; 0xdc

00000e40 <iswcntrl@plt>:
     e40:	add	ip, pc, #0, 12
     e44:	add	ip, ip, #20, 20	; 0x14000
     e48:	ldr	pc, [ip, #212]!	; 0xd4

00000e4c <fwrite@plt>:
     e4c:	add	ip, pc, #0, 12
     e50:	add	ip, ip, #20, 20	; 0x14000
     e54:	ldr	pc, [ip, #204]!	; 0xcc

00000e58 <__ctype_get_mb_cur_max@plt>:
     e58:	add	ip, pc, #0, 12
     e5c:	add	ip, ip, #20, 20	; 0x14000
     e60:	ldr	pc, [ip, #196]!	; 0xc4

00000e64 <mbrtowc@plt>:
     e64:	add	ip, pc, #0, 12
     e68:	add	ip, ip, #20, 20	; 0x14000
     e6c:	ldr	pc, [ip, #188]!	; 0xbc

00000e70 <error@plt>:
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #20, 20	; 0x14000
     e78:	ldr	pc, [ip, #180]!	; 0xb4

00000e7c <open64@plt>:
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #20, 20	; 0x14000
     e84:	ldr	pc, [ip, #172]!	; 0xac

00000e88 <getenv@plt>:
     e88:	add	ip, pc, #0, 12
     e8c:	add	ip, ip, #20, 20	; 0x14000
     e90:	ldr	pc, [ip, #164]!	; 0xa4

00000e94 <malloc@plt>:
     e94:	add	ip, pc, #0, 12
     e98:	add	ip, ip, #20, 20	; 0x14000
     e9c:	ldr	pc, [ip, #156]!	; 0x9c

00000ea0 <iconv_open@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #20, 20	; 0x14000
     ea8:	ldr	pc, [ip, #148]!	; 0x94

00000eac <__libc_start_main@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #20, 20	; 0x14000
     eb4:	ldr	pc, [ip, #140]!	; 0x8c

00000eb8 <__gmon_start__@plt>:
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #20, 20	; 0x14000
     ec0:	ldr	pc, [ip, #132]!	; 0x84

00000ec4 <getopt_long@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #20, 20	; 0x14000
     ecc:	ldr	pc, [ip, #124]!	; 0x7c

00000ed0 <__ctype_b_loc@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #20, 20	; 0x14000
     ed8:	ldr	pc, [ip, #116]!	; 0x74

00000edc <exit@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #20, 20	; 0x14000
     ee4:	ldr	pc, [ip, #108]!	; 0x6c

00000ee8 <iswspace@plt>:
     ee8:	add	ip, pc, #0, 12
     eec:	add	ip, ip, #20, 20	; 0x14000
     ef0:	ldr	pc, [ip, #100]!	; 0x64

00000ef4 <strlen@plt>:
     ef4:	add	ip, pc, #0, 12
     ef8:	add	ip, ip, #20, 20	; 0x14000
     efc:	ldr	pc, [ip, #92]!	; 0x5c

00000f00 <strchr@plt>:
     f00:	add	ip, pc, #0, 12
     f04:	add	ip, ip, #20, 20	; 0x14000
     f08:	ldr	pc, [ip, #84]!	; 0x54

00000f0c <ungetc@plt>:
     f0c:	add	ip, pc, #0, 12
     f10:	add	ip, ip, #20, 20	; 0x14000
     f14:	ldr	pc, [ip, #76]!	; 0x4c

00000f18 <__errno_location@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #20, 20	; 0x14000
     f20:	ldr	pc, [ip, #68]!	; 0x44

00000f24 <iswalnum@plt>:
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #20, 20	; 0x14000
     f2c:	ldr	pc, [ip, #60]!	; 0x3c

00000f30 <__sprintf_chk@plt>:
     f30:	add	ip, pc, #0, 12
     f34:	add	ip, ip, #20, 20	; 0x14000
     f38:	ldr	pc, [ip, #52]!	; 0x34

00000f3c <__cxa_atexit@plt>:
     f3c:			; <UNDEFINED> instruction: 0xe7fd4778
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #20, 20	; 0x14000
     f48:	ldr	pc, [ip, #40]!	; 0x28

00000f4c <memset@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #20, 20	; 0x14000
     f54:	ldr	pc, [ip, #32]!

00000f58 <putchar@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #20, 20	; 0x14000
     f60:	ldr	pc, [ip, #24]!

00000f64 <__printf_chk@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #20, 20	; 0x14000
     f6c:	ldr	pc, [ip, #16]!

00000f70 <__fprintf_chk@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #20, 20	; 0x14000
     f78:	ldr	pc, [ip, #8]!

00000f7c <memchr@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #20, 20	; 0x14000
     f84:	ldr	pc, [ip, #0]!

00000f88 <fclose@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #77824	; 0x13000
     f90:	ldr	pc, [ip, #4088]!	; 0xff8

00000f94 <strnlen@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #77824	; 0x13000
     f9c:	ldr	pc, [ip, #4080]!	; 0xff0

00000fa0 <__uflow@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #77824	; 0x13000
     fa8:	ldr	pc, [ip, #4072]!	; 0xfe8

00000fac <setlocale@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #77824	; 0x13000
     fb4:	ldr	pc, [ip, #4064]!	; 0xfe0

00000fb8 <strrchr@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #77824	; 0x13000
     fc0:	ldr	pc, [ip, #4056]!	; 0xfd8

00000fc4 <nl_langinfo@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #77824	; 0x13000
     fcc:	ldr	pc, [ip, #4048]!	; 0xfd0

00000fd0 <fputc@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #77824	; 0x13000
     fd8:	ldr	pc, [ip, #4040]!	; 0xfc8

00000fdc <bindtextdomain@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #77824	; 0x13000
     fe4:	ldr	pc, [ip, #4032]!	; 0xfc0

00000fe8 <fputs@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #77824	; 0x13000
     ff0:	ldr	pc, [ip, #4024]!	; 0xfb8

00000ff4 <strncmp@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #77824	; 0x13000
     ffc:	ldr	pc, [ip, #4016]!	; 0xfb0

00001000 <abort@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #77824	; 0x13000
    1008:	ldr	pc, [ip, #4008]!	; 0xfa8

0000100c <close@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #77824	; 0x13000
    1014:	ldr	pc, [ip, #4000]!	; 0xfa0

00001018 <__assert_fail@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #77824	; 0x13000
    1020:	ldr	pc, [ip, #3992]!	; 0xf98

Disassembly of section .text:

00001024 <.text>:
    1024:	svcmi	0x00f0e92d
    1028:			; <UNDEFINED> instruction: 0xf8df4606
    102c:	addlt	r0, r7, r0, asr #8
    1030:	strcs	r4, [r0, -sp, lsl #12]
    1034:			; <UNDEFINED> instruction: 0xf8df4478
    1038:			; <UNDEFINED> instruction: 0xf7ff4438
    103c:			; <UNDEFINED> instruction: 0xf8dfef26
    1040:	ldrbtmi	sl, [ip], #-1076	; 0xfffffbcc
    1044:	ldrbtmi	r4, [sl], #1720	; 0x6b8
    1048:			; <UNDEFINED> instruction: 0x468346b9
    104c:	strteq	pc, [r8], #-2271	; 0xfffff721
    1050:	andlt	pc, ip, sp, asr #17
    1054:			; <UNDEFINED> instruction: 0xf8df4478
    1058:			; <UNDEFINED> instruction: 0xf7ffb424
    105c:			; <UNDEFINED> instruction: 0xf8dfef16
    1060:	andcs	r3, r1, #32, 8	; 0x20000000
    1064:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    1068:	andsvc	r7, sl, pc, asr r0
    106c:	stmdavs	r8!, {r0, r2, ip, pc}
    1070:	ldc2	0, cr15, [sl], #-0
    1074:	strne	pc, [ip], #-2271	; 0xfffff721
    1078:	ldrbtmi	r2, [r9], #-6
    107c:	svc	0x0096f7ff
    1080:	strne	pc, [r4], #-2271	; 0xfffff721
    1084:	strls	r4, [r2, -r0, lsr #12]
    1088:			; <UNDEFINED> instruction: 0xf8df4479
    108c:			; <UNDEFINED> instruction: 0xf7ff7400
    1090:	strtmi	lr, [r0], -r6, lsr #31
    1094:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1098:	blmi	fff93894 <__assert_fail@plt+0xfff9287c>
    109c:			; <UNDEFINED> instruction: 0xf85a447f
    10a0:	ldrbtmi	r0, [fp], #-1
    10a4:			; <UNDEFINED> instruction: 0xf0039304
    10a8:	ldrtmi	pc, [fp], -pc, lsr #17	; <UNPREDICTABLE>
    10ac:	ldrbmi	r2, [sl], -r0, lsl #8
    10b0:	ldrtmi	r4, [r0], -r9, lsr #12
    10b4:			; <UNDEFINED> instruction: 0xf7ff9400
    10b8:	mcrrne	15, 0, lr, r3, cr6
    10bc:	addshi	pc, r8, r0
    10c0:	rscsle	r2, r2, r0, lsl #16
    10c4:	stmdacs	lr!, {r0, r2, r6, fp, ip, sp}
    10c8:	stmdacs	lr!, {r2, r3, r4, r5, r6, fp, ip, lr, pc}
    10cc:	movwge	sp, #10362	; 0x287a
    10d0:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    10d4:			; <UNDEFINED> instruction: 0x47184413
    10d8:			; <UNDEFINED> instruction: 0xffffffd3
    10dc:	andeq	r0, r0, sp, ror #1
    10e0:	andeq	r0, r0, sp, ror #1
    10e4:	andeq	r0, r0, sp, ror #1
    10e8:	andeq	r0, r0, sp, ror #1
    10ec:	andeq	r0, r0, sp, ror #1
    10f0:	andeq	r0, r0, sp, ror #1
    10f4:	andeq	r0, r0, sp, ror #1
    10f8:	andeq	r0, r0, sp, ror #1
    10fc:	andeq	r0, r0, sp, ror #1
    1100:	andeq	r0, r0, sp, ror #1
    1104:	andeq	r0, r0, sp, ror #1
    1108:	andeq	r0, r0, sp, ror #1
    110c:	andeq	r0, r0, sp, ror #1
    1110:	andeq	r0, r0, sp, ror #1
    1114:	andeq	r0, r0, sp, ror #1
    1118:	andeq	r0, r0, sp, ror #1
    111c:	andeq	r0, r0, r7, ror #1
    1120:	andeq	r0, r0, sp, ror #1
    1124:	andeq	r0, r0, sp, ror #1
    1128:	andeq	r0, r0, sp, ror #1
    112c:	andeq	r0, r0, sp, ror #1
    1130:	andeq	r0, r0, sp, ror #1
    1134:	andeq	r0, r0, sp, ror #1
    1138:	andeq	r0, r0, sp, ror #1
    113c:	andeq	r0, r0, sp, ror #1
    1140:	andeq	r0, r0, sp, ror #1
    1144:	andeq	r0, r0, sp, ror #1
    1148:	andeq	r0, r0, sp, ror #1
    114c:	andeq	r0, r0, sp, ror #1
    1150:	andeq	r0, r0, sp, ror #1
    1154:	ldrdeq	r0, [r0], -fp
    1158:	ldrdeq	r0, [r0], -r1
    115c:	andeq	r0, r0, sp, ror #1
    1160:	andeq	r0, r0, sp, ror #1
    1164:	andeq	r0, r0, r3, asr #1
    1168:	andeq	r0, r0, sp, ror #1
    116c:	andeq	r0, r0, sp, ror #1
    1170:	andeq	r0, r0, sp, ror #1
    1174:	andeq	r0, r0, sp, ror #1
    1178:	andeq	r0, r0, sp, ror #1
    117c:	andeq	r0, r0, r9, asr #1
    1180:	andeq	r0, r0, sp, ror #1
    1184:	andeq	r0, r0, sp, ror #1
    1188:	andeq	r0, r0, sp, ror #1
    118c:	andeq	r0, r0, sp, ror #1
    1190:	strheq	r0, [r0], -sp
    1194:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1198:			; <UNDEFINED> instruction: 0xf04fe787
    119c:	str	r0, [r4, r1, lsl #16]
    11a0:	movwcs	r9, #2564	; 0xa04
    11a4:	usada8	r0, r3, r0, r7
    11a8:	andcs	r4, r1, #191488	; 0x2ec00
    11ac:	subsvc	r4, sl, fp, ror r4
    11b0:	blmi	feebafa4 <__assert_fail@plt+0xfeeb9f8c>
    11b4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    11b8:	movwls	r6, #14363	; 0x381b
    11bc:	movwcs	lr, #6005	; 0x1775
    11c0:	ldrb	r9, [r2, -r2, lsl #6]!
    11c4:	andcs	r4, r5, #186368	; 0x2d800
    11c8:			; <UNDEFINED> instruction: 0x200049b6
    11cc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    11d0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    11d4:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
    11d8:			; <UNDEFINED> instruction: 0x21014bb3
    11dc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    11e0:			; <UNDEFINED> instruction: 0x4602681b
    11e4:			; <UNDEFINED> instruction: 0xf7ff4620
    11e8:	andcs	lr, r1, r4, asr #29
    11ec:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    11f0:	blcs	27e00 <__assert_fail@plt+0x26de8>
    11f4:	addshi	pc, sp, r0, asr #32
    11f8:	svceq	0x0000f1b8
    11fc:	blmi	feaf5718 <__assert_fail@plt+0xfeaf4700>
    1200:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1204:			; <UNDEFINED> instruction: 0xf1b96823
    1208:			; <UNDEFINED> instruction: 0xf0400f00
    120c:	bne	ffce151c <__assert_fail@plt+0xffce0504>
    1210:	andsle	r2, r5, r1, lsl #22
    1214:	andle	r2, sp, r2, lsl #22
    1218:	blcs	9a34 <__assert_fail@plt+0x8a1c>
    121c:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    1220:	strbmi	r4, [r8], -r3, lsr #19
    1224:			; <UNDEFINED> instruction: 0xf7ff4479
    1228:	strbmi	lr, [r9], -lr, ror #27
    122c:	andcs	r4, r1, r2, lsl #12
    1230:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
    1234:	mrrcne	8, 2, r6, sl, cr3
    1238:			; <UNDEFINED> instruction: 0xf8556022
    123c:	movwls	r3, #12323	; 0x3023
    1240:	stmdavs	r3!, {r2, r3, r4, r7, r9, fp, lr}
    1244:	ldmdavc	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1248:	eorpl	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    124c:	eorvs	r3, r3, r1, lsl #6
    1250:			; <UNDEFINED> instruction: 0xf0402a00
    1254:	blls	e15e8 <__assert_fail@plt+0xe05d0>
    1258:			; <UNDEFINED> instruction: 0xf0002b00
    125c:	ldmdavc	fp, {r0, r1, r2, r4, r6, r7, pc}
    1260:			; <UNDEFINED> instruction: 0xf0002b00
    1264:	blls	1615b8 <__assert_fail@plt+0x1605a0>
    1268:	ldmdavc	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
    126c:			; <UNDEFINED> instruction: 0xf0402b00
    1270:			; <UNDEFINED> instruction: 0x462980f3
    1274:	andcs	r9, r5, #196608	; 0x30000
    1278:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    127c:			; <UNDEFINED> instruction: 0xf85a4b8e
    1280:	ldmdavs	r9, {r0, r1, ip, sp}
    1284:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    1288:	stcls	0, cr14, [r2], {186}	; 0xba
    128c:	stmibmi	fp, {r0, r2, r9, sp}
    1290:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1294:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1298:			; <UNDEFINED> instruction: 0xf85a4b83
    129c:	ldmdavs	fp, {r0, r1, ip, sp}
    12a0:			; <UNDEFINED> instruction: 0x4601461a
    12a4:			; <UNDEFINED> instruction: 0xf7ff2001
    12a8:	andcs	lr, sl, lr, asr lr
    12ac:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
    12b0:	andcs	r4, r5, #2146304	; 0x20c000
    12b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    12b8:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    12bc:	andcs	r4, r1, r1, lsl #12
    12c0:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
    12c4:			; <UNDEFINED> instruction: 0xf7ff200a
    12c8:	ldmdbmi	lr!, {r3, r6, r9, sl, fp, sp, lr, pc}^
    12cc:	strtmi	r2, [r0], -r5, lsl #4
    12d0:			; <UNDEFINED> instruction: 0xf7ff4479
    12d4:			; <UNDEFINED> instruction: 0x4601ed98
    12d8:			; <UNDEFINED> instruction: 0xf7ff2001
    12dc:	andcs	lr, sl, r4, asr #28
    12e0:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
    12e4:	andcs	r4, r5, #120, 18	; 0x1e0000
    12e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    12ec:	stc	7, cr15, [sl, #1020]	; 0x3fc
    12f0:	ldmdami	r6!, {r0, r9, sl, lr}^
    12f4:	ldrbtmi	r9, [r8], #-258	; 0xfffffefe
    12f8:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    12fc:	stmdacs	r0, {r1, r8, fp, ip, pc}
    1300:	addshi	pc, ip, r0
    1304:	ldrbtmi	r4, [sl], #-2674	; 0xfffff58e
    1308:			; <UNDEFINED> instruction: 0xf7ff2001
    130c:	andcs	lr, sl, ip, lsr #28
    1310:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1314:	andcs	r4, r5, #1818624	; 0x1bc000
    1318:	ldrbtmi	r2, [r9], #-0
    131c:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1320:			; <UNDEFINED> instruction: 0xf85a4b65
    1324:	ldmdavs	r9, {r0, r1, ip, sp}
    1328:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
    132c:			; <UNDEFINED> instruction: 0xf7ff2000
    1330:	blmi	177ca90 <__assert_fail@plt+0x177ba78>
    1334:			; <UNDEFINED> instruction: 0xf85a4d68
    1338:	ldrbtmi	r3, [sp], #-3
    133c:			; <UNDEFINED> instruction: 0xf7ff6818
    1340:	blmi	19bc7d8 <__assert_fail@plt+0x19bb7c0>
    1344:	ldrbtmi	r4, [fp], #-2406	; 0xfffff69a
    1348:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    134c:	andcs	r4, r1, r2, lsl #12
    1350:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1354:	andcs	r4, r5, #1622016	; 0x18c000
    1358:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    135c:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1360:	ldrbtmi	r4, [sl], #-2657	; 0xfffff59f
    1364:	andcs	r4, r1, r1, lsl #12
    1368:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    136c:	andcs	r4, r5, #1556480	; 0x17c000
    1370:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1374:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1378:	ldmdami	sp, {r1, ip, pc}^
    137c:			; <UNDEFINED> instruction: 0xf0004478
    1380:	stmdbls	r2, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    1384:	andcs	r4, r1, r2, lsl #12
    1388:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    138c:			; <UNDEFINED> instruction: 0xf7ff4620
    1390:	addsmi	lr, lr, #10624	; 0x2980
    1394:	blls	f885c <__assert_fail@plt+0xf7844>
    1398:	ldmdavc	fp, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    139c:	subsle	r2, r8, r0, lsl #22
    13a0:	tstlt	r3, r5, lsl #22
    13a4:	blcs	1f418 <__assert_fail@plt+0x1e400>
    13a8:	blmi	10f591c <__assert_fail@plt+0x10f4904>
    13ac:			; <UNDEFINED> instruction: 0xf8df46a1
    13b0:	stflsd	f0, [r3], {68}	; 0x44
    13b4:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    13b8:			; <UNDEFINED> instruction: 0xf8d944f8
    13bc:			; <UNDEFINED> instruction: 0xf8983000
    13c0:	mrrcne	0, 0, r2, r9, cr1
    13c4:	andne	pc, r0, r9, asr #17
    13c8:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    13cc:	ldrdlt	fp, [r4, -sl]!
    13d0:	andcs	r4, r5, #1048576	; 0x100000
    13d4:			; <UNDEFINED> instruction: 0xf7ff4620
    13d8:	ldmdavs	r9!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    13dc:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    13e0:	ldrdcc	pc, [r0], -r9
    13e4:	ble	1d1eb8 <__assert_fail@plt+0x1d0ea0>
    13e8:	eorcs	r6, r0, r9, lsr r8
    13ec:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
    13f0:	ldrdcc	pc, [r0], -r9
    13f4:	blle	ff811ec8 <__assert_fail@plt+0xff810eb0>
    13f8:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    13fc:	bllt	df470 <__assert_fail@plt+0xde458>
    1400:			; <UNDEFINED> instruction: 0xf7ff2000
    1404:			; <UNDEFINED> instruction: 0xf000ed6c
    1408:	strb	pc, [r0, r5, lsl #18]!	; <UNPREDICTABLE>
    140c:	strtmi	r4, [r8], -sl, lsr #22
    1410:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1414:			; <UNDEFINED> instruction: 0xf7ff6819
    1418:	ldrb	lr, [r1, r8, ror #27]!
    141c:			; <UNDEFINED> instruction: 0xf0004628
    1420:			; <UNDEFINED> instruction: 0x4605f8f9
    1424:	ldmdbmi	r5!, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
    1428:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    142c:	stcl	7, cr15, [sl], #1020	; 0x3fc
    1430:	strmi	r4, [r2], -r9, asr #12
    1434:			; <UNDEFINED> instruction: 0xf7ff2001
    1438:	smlad	r1, ip, sp, lr
    143c:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
    1440:	blmi	77b1d0 <__assert_fail@plt+0x77a1b8>
    1444:			; <UNDEFINED> instruction: 0xf85a200a
    1448:	ldmdavs	r9, {r0, r1, ip, sp}
    144c:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    1450:			; <UNDEFINED> instruction: 0xf8cde7d6
    1454:	str	r8, [r8, ip]!
    1458:	stmdals	r3, {r0, r2, r8, fp, ip, pc}
    145c:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    1460:	stmdbls	r5, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
    1464:			; <UNDEFINED> instruction: 0xf7ff9803
    1468:			; <UNDEFINED> instruction: 0xe79eedba
    146c:	andeq	r3, r0, r0, lsr #4
    1470:	andeq	r3, r0, lr, lsr #4
    1474:	andeq	r3, r1, r2, ror lr
    1478:	andeq	r3, r0, ip, lsl #4
    147c:	andeq	r3, r0, r4, asr #4
    1480:	andeq	r3, r1, r3, lsr #31
    1484:	strdeq	r3, [r0], -lr
    1488:	andeq	r3, r0, ip, lsr #3
    148c:	andeq	r3, r1, ip, asr #25
    1490:	andeq	r0, r0, ip, lsl r1
    1494:	andeq	r3, r1, r7, ror #30
    1498:	andeq	r3, r1, sp, asr lr
    149c:	andeq	r0, r0, r0, asr #2
    14a0:	andeq	r0, r0, r8, lsl r1
    14a4:	strheq	r3, [r0], -r0
    14a8:	andeq	r0, r0, r4, lsr r1
    14ac:	andeq	r0, r0, r4, lsl r1
    14b0:	andeq	r3, r0, r0, ror r6
    14b4:	andeq	r3, r1, r5, asr #27
    14b8:	andeq	r0, r0, r8, lsr #2
    14bc:	andeq	r3, r0, lr, ror #2
    14c0:	muleq	r0, r6, r1
    14c4:			; <UNDEFINED> instruction: 0x000031b8
    14c8:	muleq	r0, r2, r3
    14cc:	andeq	r3, r0, r6, ror #10
    14d0:	andeq	r2, r0, r2, asr #30
    14d4:	andeq	r3, r0, lr, asr #10
    14d8:	andeq	r2, r0, sl, lsl #31
    14dc:	andeq	r2, r0, sl, lsr #30
    14e0:	andeq	r2, r0, sl, ror #30
    14e4:	andeq	r2, r0, r6, ror pc
    14e8:	andeq	r3, r0, r6, rrx
    14ec:	andeq	r3, r0, lr, rrx
    14f0:	andeq	r3, r0, r4, ror r0
    14f4:	andeq	r3, r1, r1, asr ip
    14f8:	andeq	r3, r1, pc, lsl #24
    14fc:	andeq	r3, r0, lr, ror r4
    1500:	strdeq	r2, [r0], -r6
    1504:	bleq	3d648 <__assert_fail@plt+0x3c630>
    1508:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    150c:	strbtmi	fp, [sl], -r2, lsl #24
    1510:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1514:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1518:	ldrmi	sl, [sl], #776	; 0x308
    151c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1520:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1524:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1528:			; <UNDEFINED> instruction: 0xf85a4b06
    152c:	stmdami	r6, {r0, r1, ip, sp}
    1530:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1534:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1538:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    153c:	andeq	r3, r1, r0, lsl #19
    1540:	andeq	r0, r0, r0, lsl #2
    1544:	andeq	r0, r0, r4, lsr #2
    1548:	andeq	r0, r0, ip, lsr #2
    154c:	ldr	r3, [pc, #20]	; 1568 <__assert_fail@plt+0x550>
    1550:	ldr	r2, [pc, #20]	; 156c <__assert_fail@plt+0x554>
    1554:	add	r3, pc, r3
    1558:	ldr	r2, [r3, r2]
    155c:	cmp	r2, #0
    1560:	bxeq	lr
    1564:	b	eb8 <__gmon_start__@plt>
    1568:	andeq	r3, r1, r0, ror #18
    156c:	andeq	r0, r0, r0, lsr #2
    1570:	blmi	1d3590 <__assert_fail@plt+0x1d2578>
    1574:	bmi	1d275c <__assert_fail@plt+0x1d1744>
    1578:	addmi	r4, r3, #2063597568	; 0x7b000000
    157c:	andle	r4, r3, sl, ror r4
    1580:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1584:	ldrmi	fp, [r8, -r3, lsl #2]
    1588:	svclt	0x00004770
    158c:	muleq	r1, r4, sl
    1590:	muleq	r1, r0, sl
    1594:	andeq	r3, r1, ip, lsr r9
    1598:	andeq	r0, r0, r8, lsl #2
    159c:	stmdbmi	r9, {r3, fp, lr}
    15a0:	bmi	252788 <__assert_fail@plt+0x251770>
    15a4:	bne	252790 <__assert_fail@plt+0x251778>
    15a8:	svceq	0x00cb447a
    15ac:			; <UNDEFINED> instruction: 0x01a1eb03
    15b0:	andle	r1, r3, r9, asr #32
    15b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    15b8:	ldrmi	fp, [r8, -r3, lsl #2]
    15bc:	svclt	0x00004770
    15c0:	andeq	r3, r1, r8, ror #20
    15c4:	andeq	r3, r1, r4, ror #20
    15c8:	andeq	r3, r1, r0, lsl r9
    15cc:	andeq	r0, r0, ip, lsr r1
    15d0:	blmi	2ae9f8 <__assert_fail@plt+0x2ad9e0>
    15d4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    15d8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    15dc:	blmi	26fb90 <__assert_fail@plt+0x26eb78>
    15e0:	ldrdlt	r5, [r3, -r3]!
    15e4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    15e8:			; <UNDEFINED> instruction: 0xf7ff6818
    15ec:			; <UNDEFINED> instruction: 0xf7ffebc8
    15f0:	blmi	1c14f4 <__assert_fail@plt+0x1c04dc>
    15f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    15f8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    15fc:	andeq	r3, r1, r2, lsr sl
    1600:	andeq	r3, r1, r0, ror #17
    1604:	andeq	r0, r0, r4, lsl #2
    1608:	andeq	r3, r1, sl, lsl sl
    160c:	andeq	r3, r1, r2, lsl sl
    1610:	svclt	0x0000e7c4
    1614:	svcmi	0x00f8e92d
    1618:			; <UNDEFINED> instruction: 0xf8df4606
    161c:			; <UNDEFINED> instruction: 0x46059178
    1620:	stmdavc	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}
    1624:	strbmi	r4, [r8], -ip, lsr #12
    1628:			; <UNDEFINED> instruction: 0xf1b33501
    162c:	svclt	0x0018075c
    1630:	blcs	b23c <__assert_fail@plt+0xa224>
    1634:	strcs	fp, [r0, -r8, lsl #30]
    1638:	mvnsle	r2, r0, lsl #30
    163c:	rsble	r2, r4, r0, lsl #22
    1640:	stmdbcs	r0, {r0, r3, r5, fp, ip, sp, lr}
    1644:			; <UNDEFINED> instruction: 0xf7ffd061
    1648:	stmdacs	r0, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    164c:	ldrtmi	sp, [r0], -r9, ror #1
    1650:	beq	2fd794 <__assert_fail@plt+0x2fc77c>
    1654:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1658:	stmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    165c:			; <UNDEFINED> instruction: 0xffe0f000
    1660:	ldrtmi	r1, [r1], -r2, lsr #23
    1664:	stmdaeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1668:	strmi	r1, [r6], -r5, lsl #17
    166c:	bl	fee3f670 <__assert_fail@plt+0xfee3e658>
    1670:	ldrtmi	r4, [fp], -r9, asr #20
    1674:	ldrbtmi	r2, [sl], #-92	; 0xffffffa4
    1678:	cdpeq	0, 0, cr15, cr10, cr15, {2}
    167c:	stceq	0, cr15, [ip], {79}	; 0x4f
    1680:	stmdavc	r2!, {r0, r1, r2, r4, fp, ip, sp, lr}^
    1684:	bcs	118ff4c <__assert_fail@plt+0x118ef34>
    1688:	ldm	pc, {r0, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    168c:	cmpmi	r1, r2	; <UNPREDICTABLE>
    1690:	cmpmi	r1, r1, asr #2
    1694:	strtcs	r4, [r4], #-321	; 0xfffffebf
    1698:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    169c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16a0:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16a4:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16a8:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16ac:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16b0:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16b4:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16b8:	strbcs	r2, [ip], #-1060	; 0xfffffbdc
    16bc:	cfstrspl	mvf2, [r4, #-144]!	; 0xffffff70
    16c0:	strtcs	r6, [r4], #-3671	; 0xfffff1a9
    16c4:	strtcs	r2, [r4], #-1130	; 0xfffffb96
    16c8:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    16cc:	strtcs	r2, [r4], #-1126	; 0xfffffb9a
    16d0:	ldrbcs	r2, [r3], #-1122	; 0xfffffb9e
    16d4:	strcc	r0, [r1], #-79	; 0xffffffb1
    16d8:	stmdavc	r2!, {r3, r5, ip, sp, lr}
    16dc:	svclt	0x00182a00
    16e0:	svclt	0x00182a5c
    16e4:	andle	r1, r8, r1, ror #24
    16e8:			; <UNDEFINED> instruction: 0xf805460c
    16ec:			; <UNDEFINED> instruction: 0xf8112b01
    16f0:	bcs	c2fc <__assert_fail@plt+0xb2e4>
    16f4:	bcs	173135c <__assert_fail@plt+0x1730344>
    16f8:	bcs	35ed8 <__assert_fail@plt+0x34ec0>
    16fc:	tstlt	r3, r1, asr #3
    1700:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    1704:	movwcs	r7, #31
    1708:	ldrtmi	r7, [r0], -fp, lsr #32
    170c:	svchi	0x00f8e8bd
    1710:	ldmdbcc	r0!, {r0, r5, r7, fp, ip, sp, lr}
    1714:	blx	fe08009a <__assert_fail@plt+0xfe07f082>
    1718:	svceq	0x0007f1bb
    171c:	strcc	fp, [r2], #-3976	; 0xfffff078
    1720:	eorvc	sp, sl, r7, lsr #18
    1724:	strcc	lr, [r2], #-2009	; 0xfffff827
    1728:	ldrb	r7, [r6, r8, lsr #32]
    172c:			; <UNDEFINED> instruction: 0xf8053402
    1730:	ldrb	sl, [r2, r1, lsl #22]
    1734:			; <UNDEFINED> instruction: 0xf8053402
    1738:	strb	r9, [lr, r1, lsl #22]
    173c:	andeq	pc, r8, #79	; 0x4f
    1740:			; <UNDEFINED> instruction: 0xf8053402
    1744:	strb	r2, [r8, r1, lsl #22]
    1748:	strcc	r2, [r2], #-519	; 0xfffffdf9
    174c:	blcs	7f768 <__assert_fail@plt+0x7e750>
    1750:	strcc	lr, [r2], #-1987	; 0xfffff83d
    1754:	blhi	7f770 <__assert_fail@plt+0x7e758>
    1758:	strcc	lr, [r2], #-1983	; 0xfffff841
    175c:	bl	7f778 <__assert_fail@plt+0x7e760>
    1760:	strcc	lr, [r2], #-1979	; 0xfffff845
    1764:	blgt	7f780 <__assert_fail@plt+0x7e768>
    1768:	strcc	lr, [r2], #-1975	; 0xfffff849
    176c:	movwcs	r2, #5888	; 0x1700
    1770:			; <UNDEFINED> instruction: 0xf894e7b3
    1774:	bl	6d788 <__assert_fail@plt+0x6c770>
    1778:			; <UNDEFINED> instruction: 0xf1ab02c2
    177c:	blx	17c1c44 <__assert_fail@plt+0x17c0c2c>
    1780:			; <UNDEFINED> instruction: 0xf1bbfb81
    1784:	svclt	0x00960f07
    1788:	sbceq	lr, r2, #1024	; 0x400
    178c:	strcc	r3, [r4], #-1027	; 0xfffffbfd
    1790:	str	r7, [r2, sl, lsr #32]!
    1794:	andeq	r2, r0, r0, lsl #24
    1798:	muleq	r1, r3, r9
    179c:	andeq	r3, r1, r7, lsl #18
    17a0:	mrcmi	5, 0, fp, cr12, cr0, {3}
    17a4:	ldrbtmi	r4, [lr], #-2844	; 0xfffff4e4
    17a8:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    17ac:			; <UNDEFINED> instruction: 0xf89af000
    17b0:			; <UNDEFINED> instruction: 0xf7ff4605
    17b4:			; <UNDEFINED> instruction: 0x4604ebb2
    17b8:	blmi	62fe34 <__assert_fail@plt+0x62ee1c>
    17bc:	eorvs	r2, r2, r0, lsl #4
    17c0:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    17c4:	bl	1bf7c8 <__assert_fail@plt+0x1be7b0>
    17c8:	stmdavs	r8!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
    17cc:	b	ffa3f7d0 <__assert_fail@plt+0xffa3e7b8>
    17d0:	stmdavs	r8!, {r3, r6, r7, r8, fp, ip, sp, pc}
    17d4:	bl	ff63f7d8 <__assert_fail@plt+0xff63e7c0>
    17d8:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    17dc:	tstle	pc, r9, lsl #22
    17e0:	stmdbmi	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    17e4:	stmdavs	r5, {r0, r2, r9, sp}
    17e8:	ldrbtmi	r2, [r9], #-0
    17ec:	bl	2bf7f0 <__assert_fail@plt+0x2be7d8>
    17f0:	strtmi	r4, [r9], -ip, lsl #20
    17f4:			; <UNDEFINED> instruction: 0x4603447a
    17f8:			; <UNDEFINED> instruction: 0xf7ff2001
    17fc:			; <UNDEFINED> instruction: 0xe7dceb3a
    1800:			; <UNDEFINED> instruction: 0xf7ff2001
    1804:	stmdavs	r8!, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1808:	bl	fefbf80c <__assert_fail@plt+0xfefbe7f4>
    180c:			; <UNDEFINED> instruction: 0xf7ff2001
    1810:	svclt	0x0000eb66
    1814:	andeq	r3, r1, r2, lsl r7
    1818:	andeq	r0, r0, r8, lsr #2
    181c:	andeq	r0, r0, r8, lsl r1
    1820:	strdeq	r3, [r0], -sl
    1824:	strdeq	r3, [r0], -ip
    1828:			; <UNDEFINED> instruction: 0x4604b5f8
    182c:	strmi	r4, [lr], -r9, lsr #22
    1830:	ldrbtmi	r4, [fp], #-2601	; 0xfffff5d7
    1834:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    1838:	andsle	r4, pc, r3, lsl #5
    183c:	bl	1b3f840 <__assert_fail@plt+0x1b3e828>
    1840:	strmi	r2, [r5], -r0, lsl #6
    1844:	eorvs	r4, fp, r0, lsr #12
    1848:	b	ff13f84c <__assert_fail@plt+0xff13e834>
    184c:			; <UNDEFINED> instruction: 0x4620b9f0
    1850:			; <UNDEFINED> instruction: 0xf7ffb176
    1854:	cmnlt	r8, #679936	; 0xa6000
    1858:			; <UNDEFINED> instruction: 0xf1b7682f
    185c:	svclt	0x00180620
    1860:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1864:			; <UNDEFINED> instruction: 0xf7ff4620
    1868:			; <UNDEFINED> instruction: 0x4630eb90
    186c:	ldcllt	0, cr6, [r8, #188]!	; 0xbc
    1870:	bl	fe2bf874 <__assert_fail@plt+0xfe2be85c>
    1874:			; <UNDEFINED> instruction: 0x2600bb38
    1878:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    187c:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    1880:	bcs	1f8f0 <__assert_fail@plt+0x1e8d8>
    1884:	andcs	sp, r1, #-1073741763	; 0xc000003d
    1888:	bfi	r7, sl, #0, #24
    188c:			; <UNDEFINED> instruction: 0xf7ff4620
    1890:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
    1894:	strtmi	sp, [r1], -r0, ror #3
    1898:	bl	fe6bf89c <__assert_fail@plt+0xfe6be884>
    189c:	sbcsle	r3, fp, r1
    18a0:			; <UNDEFINED> instruction: 0xf7ff4620
    18a4:			; <UNDEFINED> instruction: 0x4607ea7e
    18a8:	bicsle	r2, r5, r0, lsl #16
    18ac:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    18b0:	ldrb	r6, [r7, r8, lsr #32]
    18b4:			; <UNDEFINED> instruction: 0xf7ff4620
    18b8:	stmdacs	r0, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    18bc:	stmdavs	lr!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    18c0:	sbcsle	r2, r8, r9, lsl #28
    18c4:	stmdavs	lr!, {sp, lr, pc}
    18c8:	svclt	0x00183e20
    18cc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    18d0:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    18d4:	andeq	r3, r1, r6, lsl #13
    18d8:	andeq	r0, r0, r8, lsr #2
    18dc:	andeq	r3, r1, sp, lsl #15
    18e0:	str	r2, [r1, r0, lsl #2]!
    18e4:	ldr	r2, [pc, r1, lsl #2]
    18e8:	mrcmi	5, 0, fp, cr10, cr8, {7}
    18ec:	teqlt	r0, #2113929216	; 0x7e000000
    18f0:	strmi	r2, [r4], -pc, lsr #2
    18f4:	bl	183f8f8 <__assert_fail@plt+0x183e8e0>
    18f8:			; <UNDEFINED> instruction: 0xb1b84605
    18fc:	blne	ec8a20 <__assert_fail@plt+0xec7a08>
    1900:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    1904:	stmdacc	r6, {r2, r4, r8, fp, lr}
    1908:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    190c:	bl	1cbf910 <__assert_fail@plt+0x1cbe8f8>
    1910:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    1914:	tstle	r0, ip, ror #22
    1918:	blcs	1d1fb0c <__assert_fail@plt+0x1d1eaf4>
    191c:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    1920:	tstle	sl, sp, lsr #22
    1924:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    1928:			; <UNDEFINED> instruction: 0x601c58f3
    192c:	blmi	354164 <__assert_fail@plt+0x35314c>
    1930:	andsvs	r4, r4, sl, ror r4
    1934:			; <UNDEFINED> instruction: 0x601c58f3
    1938:			; <UNDEFINED> instruction: 0x463cbdf8
    193c:	blmi	2bb91c <__assert_fail@plt+0x2ba904>
    1940:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    1944:	ldmpl	r3!, {r0, r8, sp}^
    1948:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    194c:	b	1fbf950 <__assert_fail@plt+0x1fbe938>
    1950:	bl	15bf954 <__assert_fail@plt+0x15be93c>
    1954:	andeq	r3, r1, ip, asr #11
    1958:	andeq	r3, r0, r2, lsr #32
    195c:	andeq	r0, r0, r8, lsr r1
    1960:	ldrdeq	r3, [r1], -ip
    1964:	andeq	r0, r0, r0, lsr r1
    1968:	andeq	r0, r0, r8, lsl r1
    196c:	andeq	r2, r0, ip, lsr #31
    1970:	adcscs	r4, r3, #4, 18	; 0x10000
    1974:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    1978:	blmi	112b64 <__assert_fail@plt+0x111b4c>
    197c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    1980:	bl	12bf984 <__assert_fail@plt+0x12be96c>
    1984:			; <UNDEFINED> instruction: 0x00002fbc
    1988:	andeq	r2, r0, r4, asr #31
    198c:	andeq	r3, r0, r2, lsr #32
    1990:	svcmi	0x00f0e92d
    1994:	stc	6, cr4, [sp, #-16]!
    1998:	strmi	r8, [r8], -r2, lsl #22
    199c:	strcs	pc, [r4, #2271]!	; 0x8df
    19a0:			; <UNDEFINED> instruction: 0xf8df2102
    19a4:	ldrbtmi	r3, [sl], #-1444	; 0xfffffa5c
    19a8:	strge	pc, [r0, #2271]!	; 0x8df
    19ac:	ldmpl	r3, {r0, r5, r7, ip, sp, pc}^
    19b0:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    19b4:			; <UNDEFINED> instruction: 0xf04f931f
    19b8:			; <UNDEFINED> instruction: 0xf0000300
    19bc:	stmdavc	r3!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    19c0:	beq	43d1e8 <__assert_fail@plt+0x43c1d0>
    19c4:			; <UNDEFINED> instruction: 0xf0002b00
    19c8:	blge	621f78 <__assert_fail@plt+0x620f60>
    19cc:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx0
    19d0:	mla	r8, r0, sl, r3
    19d4:	beq	43d23c <__assert_fail@plt+0x43c224>
    19d8:	b	fe33f9dc <__assert_fail@plt+0xfe33e9c4>
    19dc:	strmi	r4, [r5], -r0, lsr #11
    19e0:			; <UNDEFINED> instruction: 0xf7ffd908
    19e4:			; <UNDEFINED> instruction: 0xf818ea76
    19e8:	stmdavs	r3, {r0, sl, fp, sp}
    19ec:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    19f0:	strle	r0, [ip], #-1818	; 0xfffff8e6
    19f4:	andmi	pc, r5, r8, lsl r8	; <UNPREDICTABLE>
    19f8:			; <UNDEFINED> instruction: 0xf0002c00
    19fc:			; <UNDEFINED> instruction: 0xf7ff827f
    1a00:	stmdavs	r3, {r3, r5, r6, r9, fp, sp, lr, pc}
    1a04:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    1a08:			; <UNDEFINED> instruction: 0xf140071b
    1a0c:			; <UNDEFINED> instruction: 0xf8988277
    1a10:	blcs	da18 <__assert_fail@plt+0xca00>
    1a14:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    1a18:	mulcc	r1, r8, r8
    1a1c:	streq	pc, [r1], #-264	; 0xfffffef8
    1a20:			; <UNDEFINED> instruction: 0xf0002b00
    1a24:	mrc	1, 0, r8, cr8, cr12, {1}
    1a28:			; <UNDEFINED> instruction: 0x46201a10
    1a2c:	ldc2	0, cr15, [ip], #-4
    1a30:	stmdacs	r0, {r7, r9, sl, lr}
    1a34:	teqhi	r3, r0	; <UNPREDICTABLE>
    1a38:	b	3bfa3c <__assert_fail@plt+0x3bea24>
    1a3c:	stmible	r9, {r0, fp, sp}^
    1a40:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    1a44:	strls	r4, [r4], -r0, lsr #11
    1a48:	andsvs	pc, r8, sp, lsl #17
    1a4c:			; <UNDEFINED> instruction: 0xf88d9407
    1a50:			; <UNDEFINED> instruction: 0xf8c9600c
    1a54:	vhadd.s8	d22, d0, d4
    1a58:	svcge	0x000a81c6
    1a5c:			; <UNDEFINED> instruction: 0xf89d2501
    1a60:	blcs	da98 <__assert_fail@plt+0xca80>
    1a64:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
    1a68:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1a6c:			; <UNDEFINED> instruction: 0xf85a7823
    1a70:			; <UNDEFINED> instruction: 0xf0031002
    1a74:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    1a78:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1a7c:			; <UNDEFINED> instruction: 0x07da40d3
    1a80:	msrhi	SPSR_x, r0, asr #2
    1a84:			; <UNDEFINED> instruction: 0xf8949508
    1a88:			; <UNDEFINED> instruction: 0xf88db000
    1a8c:			; <UNDEFINED> instruction: 0xf88d5024
    1a90:			; <UNDEFINED> instruction: 0xf8cd5018
    1a94:			; <UNDEFINED> instruction: 0xf1bbb028
    1a98:			; <UNDEFINED> instruction: 0xf0000f00
    1a9c:	sfmls	f0, 1, [r7], {81}	; 0x51
    1aa0:			; <UNDEFINED> instruction: 0xf88d9b08
    1aa4:	ldrmi	r6, [ip], #-24	; 0xffffffe8
    1aa8:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1aac:	strls	r4, [r7], #-1348	; 0xfffffabc
    1ab0:	blcs	36a0c <__assert_fail@plt+0x359f4>
    1ab4:	orrshi	pc, r7, r0
    1ab8:			; <UNDEFINED> instruction: 0xf7ff4658
    1abc:	blx	fec3c394 <__assert_fail@plt+0xfec3b37c>
    1ac0:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    1ac4:			; <UNDEFINED> instruction: 0xf88d9300
    1ac8:			; <UNDEFINED> instruction: 0xf10d6044
    1acc:			; <UNDEFINED> instruction: 0xf89d0b48
    1ad0:	strcs	r3, [r1, -r4, asr #32]
    1ad4:	andshi	pc, ip, sp, asr #17
    1ad8:	andvs	pc, r4, r9, asr #17
    1adc:			; <UNDEFINED> instruction: 0xf88d9612
    1ae0:			; <UNDEFINED> instruction: 0xf8cd6050
    1ae4:	cdp	0, 1, cr8, cr8, cr4, {0}
    1ae8:	vmov	r5, s16
    1aec:	vstr	s16, [sp, #576]	; 0x240
    1af0:			; <UNDEFINED> instruction: 0xf88d8a15
    1af4:			; <UNDEFINED> instruction: 0xf8c9600c
    1af8:			; <UNDEFINED> instruction: 0xf88d6000
    1afc:			; <UNDEFINED> instruction: 0xf8cb6018
    1b00:	blcs	19b18 <__assert_fail@plt+0x18b00>
    1b04:			; <UNDEFINED> instruction: 0xf8dfd149
    1b08:	stmdavc	fp!, {r3, r6, sl, sp}
    1b0c:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1b10:	andseq	pc, pc, #3
    1b14:			; <UNDEFINED> instruction: 0xf851095b
    1b18:	sbcsmi	r3, r3, r3, lsr #32
    1b1c:			; <UNDEFINED> instruction: 0xf14007db
    1b20:	ldrls	r8, [r6, -sl, lsl #2]
    1b24:			; <UNDEFINED> instruction: 0xf88d782c
    1b28:			; <UNDEFINED> instruction: 0xf88d705c
    1b2c:	ldrls	r7, [r8], #-80	; 0xffffffb0
    1b30:	rsble	r2, r2, r0, lsl #24
    1b34:	mulscc	r8, sp, r8
    1b38:			; <UNDEFINED> instruction: 0xf0402b00
    1b3c:			; <UNDEFINED> instruction: 0xf89d80f5
    1b40:	stcls	0, cr3, [r7], {12}
    1b44:			; <UNDEFINED> instruction: 0xf0402b00
    1b48:			; <UNDEFINED> instruction: 0xf8df80c7
    1b4c:	stmdavc	r3!, {r2, sl, sp}
    1b50:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1b54:	andseq	pc, pc, #3
    1b58:			; <UNDEFINED> instruction: 0xf851095b
    1b5c:	sbcsmi	r3, r3, r3, lsr #32
    1b60:			; <UNDEFINED> instruction: 0xf14007d8
    1b64:			; <UNDEFINED> instruction: 0x970880b1
    1b68:			; <UNDEFINED> instruction: 0xf88d7824
    1b6c:			; <UNDEFINED> instruction: 0xf88d7024
    1b70:	strls	r7, [sl], #-24	; 0xffffffe8
    1b74:			; <UNDEFINED> instruction: 0xf0002c00
    1b78:	stflsd	f0, [r7], {227}	; 0xe3
    1b7c:	tstpl	r5, #3620864	; 0x374000
    1b80:	ldrmi	r9, [sp], #-2568	; 0xfffff5f8
    1b84:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    1b88:			; <UNDEFINED> instruction: 0xf88d4414
    1b8c:			; <UNDEFINED> instruction: 0xf88d6018
    1b90:	strls	r6, [r7], #-80	; 0xffffffb0
    1b94:	blcs	26ff0 <__assert_fail@plt+0x25fd8>
    1b98:			; <UNDEFINED> instruction: 0xf7ffd0b5
    1b9c:			; <UNDEFINED> instruction: 0x4601e95e
    1ba0:			; <UNDEFINED> instruction: 0xf0004628
    1ba4:			; <UNDEFINED> instruction: 0x4629fb1d
    1ba8:			; <UNDEFINED> instruction: 0x4602465b
    1bac:			; <UNDEFINED> instruction: 0xf0004640
    1bb0:	mcrrne	13, 10, pc, r5, cr9	; <UNPREDICTABLE>
    1bb4:	svclt	0x00029016
    1bb8:	subsvs	pc, ip, sp, lsl #17
    1bbc:			; <UNDEFINED> instruction: 0xf88d9716
    1bc0:	adcsle	r7, r7, r0, asr r0
    1bc4:			; <UNDEFINED> instruction: 0xf0001c84
    1bc8:	ldcls	0, cr8, [r8], {246}	; 0xf6
    1bcc:	blls	5700f4 <__assert_fail@plt+0x56f0dc>
    1bd0:	ldmdavc	fp, {r1, r2, r4, r8, r9, sl, ip, pc}
    1bd4:			; <UNDEFINED> instruction: 0xf0402b00
    1bd8:	ldflsd	f0, [r8], {166}	; 0xa6
    1bdc:			; <UNDEFINED> instruction: 0xf0402c00
    1be0:			; <UNDEFINED> instruction: 0x46588199
    1be4:	subsvc	pc, ip, sp, lsl #17
    1be8:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bec:			; <UNDEFINED> instruction: 0xf88db108
    1bf0:			; <UNDEFINED> instruction: 0xf88d6044
    1bf4:	stccs	0, cr7, [r0], {80}	; 0x50
    1bf8:			; <UNDEFINED> instruction: 0xf89dd19c
    1bfc:			; <UNDEFINED> instruction: 0xf8dd3018
    1c00:	blcs	21c18 <__assert_fail@plt+0x20c00>
    1c04:	msrhi	CPSR_fsxc, r0, asr #32
    1c08:	mulcc	ip, sp, r8
    1c0c:	blcs	28c30 <__assert_fail@plt+0x27c18>
    1c10:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    1c14:	stmdavc	r3!, {r1, r2, r3, r6, r7, r9, fp, lr}
    1c18:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1c1c:	andseq	pc, pc, #3
    1c20:			; <UNDEFINED> instruction: 0xf851095b
    1c24:	sbcsmi	r3, r3, r3, lsr #32
    1c28:			; <UNDEFINED> instruction: 0xf14007d9
    1c2c:	movwcs	r8, #4332	; 0x10ec
    1c30:	stmdavc	r4!, {r3, r8, r9, ip, pc}
    1c34:	eorcc	pc, r4, sp, lsl #17
    1c38:	andscc	pc, r8, sp, lsl #17
    1c3c:	teqlt	r4, sl, lsl #8
    1c40:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1c44:			; <UNDEFINED> instruction: 0x4620b11b
    1c48:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c4c:	blls	30074 <__assert_fail@plt+0x2f05c>
    1c50:	bmi	feff0944 <__assert_fail@plt+0xfefef92c>
    1c54:	strvs	lr, [r0], -r9, asr #19
    1c58:	andshi	pc, ip, sp, asr #17
    1c5c:	andvs	pc, ip, sp, lsl #17
    1c60:	andsvs	pc, r8, sp, lsl #17
    1c64:	mulcc	r0, r8, r8
    1c68:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1c6c:	andseq	pc, pc, #3
    1c70:			; <UNDEFINED> instruction: 0xf851095b
    1c74:	sbcsmi	r3, r3, r3, lsr #32
    1c78:			; <UNDEFINED> instruction: 0xf14007df
    1c7c:	andcs	r8, r1, #251	; 0xfb
    1c80:			; <UNDEFINED> instruction: 0xf8989208
    1c84:			; <UNDEFINED> instruction: 0xf88d3000
    1c88:	movwls	r2, #40996	; 0xa024
    1c8c:			; <UNDEFINED> instruction: 0xf0002b00
    1c90:	stflsd	f0, [r8], {54}	; 0x36
    1c94:	stmdavc	r3!, {r2, r6, sl, lr}
    1c98:			; <UNDEFINED> instruction: 0xf47f2b00
    1c9c:	movwcs	sl, #3780	; 0xec4
    1ca0:	cdp	3, 1, cr9, cr8, cr0, {0}
    1ca4:			; <UNDEFINED> instruction: 0xf7ff0a10
    1ca8:	bmi	feabbef0 <__assert_fail@plt+0xfeabaed8>
    1cac:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
    1cb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cb4:	subsmi	r9, sl, pc, lsl fp
    1cb8:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    1cbc:	eorlt	r9, r1, r0, lsl #16
    1cc0:	blhi	bcfbc <__assert_fail@plt+0xbbfa4>
    1cc4:	svchi	0x00f0e8bd
    1cc8:			; <UNDEFINED> instruction: 0xf7ff4648
    1ccc:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
    1cd0:	tsthi	r7, r0	; <UNPREDICTABLE>
    1cd4:	andvc	pc, ip, sp, lsl #17
    1cd8:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cdc:	strtmi	r4, [r0], -r1, lsl #12
    1ce0:	blx	1fbdce8 <__assert_fail@plt+0x1fbccd0>
    1ce4:	strbmi	r4, [fp], -r1, lsr #12
    1ce8:	stmdage	sl, {r1, r9, sl, lr}
    1cec:	stc2	0, cr15, [sl, #-0]
    1cf0:	andls	r1, r8, r1, asr #24
    1cf4:	stcne	0, cr13, [r2], {90}	; 0x5a
    1cf8:	stcls	0, cr13, [sl], {102}	; 0x66
    1cfc:			; <UNDEFINED> instruction: 0x9c07b948
    1d00:	stmdavc	r3!, {r3, r8, r9, sl, ip, pc}
    1d04:			; <UNDEFINED> instruction: 0xf0402b00
    1d08:	stflsd	f0, [sl], {14}
    1d0c:			; <UNDEFINED> instruction: 0xf0402c00
    1d10:	strbmi	r8, [r8], -r1, lsl #2
    1d14:	eorvc	pc, r4, sp, lsl #17
    1d18:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d1c:			; <UNDEFINED> instruction: 0xf88db108
    1d20:			; <UNDEFINED> instruction: 0xf88d600c
    1d24:			; <UNDEFINED> instruction: 0xe7257018
    1d28:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1d2c:	blcs	28d5c <__assert_fail@plt+0x27d44>
    1d30:	svcge	0x0023f43f
    1d34:			; <UNDEFINED> instruction: 0x4658e71e
    1d38:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d3c:			; <UNDEFINED> instruction: 0xf0002800
    1d40:			; <UNDEFINED> instruction: 0xf88d80e0
    1d44:	str	r7, [r8, -r4, asr #32]!
    1d48:			; <UNDEFINED> instruction: 0xf7ff4648
    1d4c:	stmdacs	r0, {r4, r6, fp, sp, lr, pc}
    1d50:	sbcshi	pc, r7, r0
    1d54:	andpl	pc, ip, sp, lsl #17
    1d58:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d5c:	strtmi	r4, [r0], -r1, lsl #12
    1d60:	blx	fbdd68 <__assert_fail@plt+0xfbcd50>
    1d64:	strtmi	r4, [r1], -fp, asr #12
    1d68:	ldrtmi	r4, [r8], -r2, lsl #12
    1d6c:	stc2l	0, cr15, [sl], {0}
    1d70:	andls	r1, r8, r3, asr #24
    1d74:	stcne	0, cr13, [r4], {48}	; 0x30
    1d78:	stmdacs	r0, {r3, r4, r5, ip, lr, pc}
    1d7c:	stflsd	f5, [r7], {64}	; 0x40
    1d80:	stmdavc	r3!, {r3, r8, sl, ip, pc}
    1d84:			; <UNDEFINED> instruction: 0xf0402b00
    1d88:			; <UNDEFINED> instruction: 0xf8dd80ce
    1d8c:			; <UNDEFINED> instruction: 0xf1bbb028
    1d90:			; <UNDEFINED> instruction: 0xf0400f00
    1d94:			; <UNDEFINED> instruction: 0x464880bf
    1d98:	eorpl	pc, r4, sp, lsl #17
    1d9c:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1da0:			; <UNDEFINED> instruction: 0xf88db108
    1da4:			; <UNDEFINED> instruction: 0xf88d600c
    1da8:			; <UNDEFINED> instruction: 0xe6745018
    1dac:	strls	r9, [r8, -r7, lsl #24]
    1db0:	eorvs	pc, r4, sp, lsl #17
    1db4:	ldmdals	r5, {r1, r5, r6, r7, r9, sl, sp, lr, pc}
    1db8:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dbc:	subsvs	pc, ip, sp, lsl #17
    1dc0:	subsvc	pc, r0, sp, lsl #17
    1dc4:	ssat	r9, #22, r6
    1dc8:	strtmi	r9, [r0], -r7, lsl #24
    1dcc:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd0:	eorvs	pc, r4, sp, lsl #17
    1dd4:	ldrb	r9, [r1], r8
    1dd8:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1ddc:	strls	r9, [r8, #-3079]	; 0xfffff3f9
    1de0:	eorvs	pc, r4, sp, lsl #17
    1de4:	movwcs	lr, #5724	; 0x165c
    1de8:	strbt	r9, [ip], -r0, lsl #6
    1dec:	strtmi	r9, [r0], -r7, lsl #24
    1df0:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1df4:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1df8:	eorvs	pc, r4, sp, lsl #17
    1dfc:	strb	r9, [pc], -r8
    1e00:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1e04:	strbmi	lr, [r8], -r7, asr #15
    1e08:	svc	0x00f0f7fe
    1e0c:	rsbsle	r2, r8, r0, lsl #16
    1e10:			; <UNDEFINED> instruction: 0xf88d2301
    1e14:			; <UNDEFINED> instruction: 0xf7ff300c
    1e18:	strmi	lr, [r1], -r0, lsr #16
    1e1c:			; <UNDEFINED> instruction: 0xf0004620
    1e20:			; <UNDEFINED> instruction: 0x464bf9df
    1e24:	strmi	r4, [r2], -r1, lsr #12
    1e28:			; <UNDEFINED> instruction: 0xf000a80a
    1e2c:	mcrrne	12, 6, pc, r2, cr11	; <UNPREDICTABLE>
    1e30:	suble	r9, r9, r8
    1e34:	suble	r1, pc, r3, lsl #25
    1e38:	cmple	sp, r0, lsl #16
    1e3c:	andcs	r9, r1, #7168	; 0x1c00
    1e40:	ldmdavc	fp, {r3, r9, ip, pc}
    1e44:	cmnle	lr, r0, lsl #22
    1e48:	stccs	12, cr9, [r0], {10}
    1e4c:			; <UNDEFINED> instruction: 0x4648d174
    1e50:			; <UNDEFINED> instruction: 0xf88d2501
    1e54:			; <UNDEFINED> instruction: 0xf7fe5024
    1e58:	smlabtlt	r8, sl, pc, lr	; <UNPREDICTABLE>
    1e5c:	andvs	pc, ip, sp, lsl #17
    1e60:	andspl	pc, r8, sp, lsl #17
    1e64:			; <UNDEFINED> instruction: 0xf89de6eb
    1e68:	stcls	0, cr3, [sl], {36}	; 0x24
    1e6c:			; <UNDEFINED> instruction: 0xf43f2b00
    1e70:	strbt	sl, [r4], r7, ror #29
    1e74:			; <UNDEFINED> instruction: 0xf7fe4648
    1e78:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1e7c:	strcs	sp, [r1], #-65	; 0xffffffbf
    1e80:	andmi	pc, ip, sp, lsl #17
    1e84:	svc	0x00e8f7fe
    1e88:	strbmi	r4, [r0], -r1, lsl #12
    1e8c:			; <UNDEFINED> instruction: 0xf9a8f000
    1e90:	strbmi	r4, [r1], -fp, asr #12
    1e94:	stmdage	sl, {r1, r9, sl, lr}
    1e98:	ldc2	0, cr15, [r4], #-0
    1e9c:	andls	r1, r8, r5, asr #24
    1ea0:	strls	fp, [r8], #-3848	; 0xfffff0f8
    1ea4:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {1}
    1ea8:	eorle	r1, r0, r1, lsl #25
    1eac:	ldmdblt	r8!, {r1, r3, r8, r9, fp, ip, pc}
    1eb0:	strls	r9, [r8], #-2823	; 0xfffff4f9
    1eb4:	blcs	1ff28 <__assert_fail@plt+0x1ef10>
    1eb8:	blls	2b6394 <__assert_fail@plt+0x2b537c>
    1ebc:	teqle	fp, r0, lsl #22
    1ec0:			; <UNDEFINED> instruction: 0xf88d2201
    1ec4:	strbt	r2, [r1], r4, lsr #32
    1ec8:	stcls	3, cr2, [sl], {1}
    1ecc:	eorvs	pc, r4, sp, lsl #17
    1ed0:			; <UNDEFINED> instruction: 0xf88d9308
    1ed4:	ssat	r3, #20, r8
    1ed8:			; <UNDEFINED> instruction: 0xf7ff9807
    1edc:	movwcs	lr, #6156	; 0x180c
    1ee0:			; <UNDEFINED> instruction: 0xf88d9c0a
    1ee4:			; <UNDEFINED> instruction: 0xf88d6024
    1ee8:	andls	r3, r8, r8, lsl r0
    1eec:	stmdals	r7, {r3, r5, r7, r9, sl, sp, lr, pc}
    1ef0:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ef4:	strb	r9, [ip], r8
    1ef8:	str	r9, [r8, sl, lsl #24]!
    1efc:	movwls	r2, #769	; 0x301
    1f00:	blmi	57ba44 <__assert_fail@plt+0x57aa2c>
    1f04:	ldmdbmi	r5, {r1, r2, r4, r7, r9, sp}
    1f08:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    1f0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1f10:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f14:	adcscs	r4, r3, #19456	; 0x4c00
    1f18:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    1f1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1f20:			; <UNDEFINED> instruction: 0xf7ff4478
    1f24:	blmi	4bc114 <__assert_fail@plt+0x4bb0fc>
    1f28:	ldmdbmi	r2, {r1, r4, r5, r7, r9, sp}
    1f2c:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
    1f30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1f34:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f38:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    1f3c:	svc	0x006ef7fe
    1f40:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f44:	andeq	r3, r1, r2, lsl r5
    1f48:	andeq	r0, r0, r0, lsl r1
    1f4c:	andeq	r3, r1, r8, lsl #10
    1f50:	andeq	r0, r0, ip, lsl #2
    1f54:	andeq	r3, r1, sl, lsl #4
    1f58:	muleq	r0, r6, sl
    1f5c:	andeq	r2, r0, r8, lsr #20
    1f60:	andeq	r2, r0, r6, asr #20
    1f64:	andeq	r2, r0, r4, lsl #21
    1f68:	andeq	r2, r0, r6, lsl sl
    1f6c:	andeq	r2, r0, r0, lsr #20
    1f70:	andeq	r2, r0, r2, ror sl
    1f74:	andeq	r2, r0, r4, lsl #20
    1f78:	andeq	r2, r0, sl, lsr sl
    1f7c:			; <UNDEFINED> instruction: 0x4604b570
    1f80:	andcs	fp, r5, #130	; 0x82
    1f84:	strtmi	r2, [r1], -r0
    1f88:	svc	0x003cf7fe
    1f8c:	strmi	r4, [r5], -r4, lsl #5
    1f90:	strtmi	sp, [r1], -r3
    1f94:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    1f98:			; <UNDEFINED> instruction: 0x4628b110
    1f9c:	ldcllt	0, cr11, [r0, #-8]!
    1fa0:			; <UNDEFINED> instruction: 0xf7fe4628
    1fa4:	strmi	lr, [r6], -r8, lsr #31
    1fa8:			; <UNDEFINED> instruction: 0xf7fe4620
    1fac:	ldrtmi	lr, [r0], #-4004	; 0xfffff05c
    1fb0:			; <UNDEFINED> instruction: 0xf0003004
    1fb4:	blmi	1c0c90 <__assert_fail@plt+0x1bfc78>
    1fb8:			; <UNDEFINED> instruction: 0xf04f9500
    1fbc:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    1fc0:	strls	r2, [r1], #-257	; 0xfffffeff
    1fc4:			; <UNDEFINED> instruction: 0xf7fe4605
    1fc8:			; <UNDEFINED> instruction: 0x4628efb4
    1fcc:	ldcllt	0, cr11, [r0, #-8]!
    1fd0:	andeq	r2, r0, r6, asr #19
    1fd4:	svcmi	0x00f0e92d
    1fd8:	addlt	r2, r3, r5, lsl #4
    1fdc:	strmi	r4, [ip], -r7, lsl #12
    1fe0:	andcs	r4, r0, r1, lsl #12
    1fe4:	ldrdge	pc, [ip, #143]!	; 0x8f
    1fe8:	svc	0x000cf7fe
    1fec:			; <UNDEFINED> instruction: 0x460544fa
    1ff0:	blx	ffebdffa <__assert_fail@plt+0xffebcfe2>
    1ff4:	pkhtbmi	r4, r1, r1, asr #12
    1ff8:	blx	feebe002 <__assert_fail@plt+0xfeebcfea>
    1ffc:	teqle	r6, r0, lsl #16
    2000:	ldrtmi	r4, [r9], -r6, lsl #12
    2004:	strtmi	r4, [r1], r8, lsr #12
    2008:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    200c:	teqlt	ip, #160, 12	; 0xa000000
    2010:			; <UNDEFINED> instruction: 0xf0002800
    2014:	ldrtmi	r8, [r9], -r9, lsr #1
    2018:			; <UNDEFINED> instruction: 0xf7ff4628
    201c:			; <UNDEFINED> instruction: 0x4682fcb9
    2020:			; <UNDEFINED> instruction: 0xf1b8b9b0
    2024:	andle	r0, r4, r0, lsl #30
    2028:	strtmi	r4, [r8], -r1, asr #12
    202c:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2030:			; <UNDEFINED> instruction: 0xf1b9b940
    2034:	rsble	r0, pc, r0, lsl #30
    2038:	strtmi	r4, [r8], -r9, asr #12
    203c:	stc2	7, cr15, [r8], #1020	; 0x3fc
    2040:	rsble	r2, r9, r0, lsl #16
    2044:	svceq	0x0000f1ba
    2048:	ldrbmi	sp, [r0], -r2
    204c:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    2050:			; <UNDEFINED> instruction: 0x4630b116
    2054:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    2058:	andlt	r4, r3, r8, lsr #12
    205c:	svchi	0x00f0e8bd
    2060:	cmple	r0, r0, lsl #16
    2064:			; <UNDEFINED> instruction: 0x4628463d
    2068:	pop	{r0, r1, ip, sp, pc}
    206c:			; <UNDEFINED> instruction: 0x464a8ff0
    2070:			; <UNDEFINED> instruction: 0x46204651
    2074:	blx	e3e07e <__assert_fail@plt+0xe3d066>
    2078:	strbmi	r4, [r8], -r0, lsl #13
    207c:	svc	0x003af7fe
    2080:	andcc	r4, fp, r3, lsl #13
    2084:	blx	ff33e08c <__assert_fail@plt+0xff33d074>
    2088:	ldrbmi	r4, [sl], -r9, asr #12
    208c:			; <UNDEFINED> instruction: 0xf7fe4606
    2090:	blmi	147db38 <__assert_fail@plt+0x147cb20>
    2094:			; <UNDEFINED> instruction: 0x0c0beb06
    2098:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    209c:			; <UNDEFINED> instruction: 0xf846cb03
    20a0:	strtmi	r0, [r0], -fp
    20a4:	ldmvc	fp, {r2, r3, r4, fp, pc}
    20a8:	andne	pc, r4, ip, asr #17
    20ac:			; <UNDEFINED> instruction: 0xf8ac4651
    20b0:			; <UNDEFINED> instruction: 0xf88c4008
    20b4:			; <UNDEFINED> instruction: 0xf000300a
    20b8:			; <UNDEFINED> instruction: 0x4604fb17
    20bc:			; <UNDEFINED> instruction: 0xf7fe4630
    20c0:	stccs	14, cr14, [r0], {132}	; 0x84
    20c4:	teqcs	pc, r2, asr r0	; <UNPREDICTABLE>
    20c8:			; <UNDEFINED> instruction: 0xf7fe4620
    20cc:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    20d0:			; <UNDEFINED> instruction: 0x4620d038
    20d4:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    20d8:			; <UNDEFINED> instruction: 0x46284639
    20dc:	svceq	0x0000f1b8
    20e0:			; <UNDEFINED> instruction: 0xf7fed054
    20e4:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
    20e8:	ldrtmi	sp, [r9], -lr, asr #32
    20ec:			; <UNDEFINED> instruction: 0xf7ff4628
    20f0:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    20f4:	strmi	sp, [r1], r7, ror #2
    20f8:	strmi	r4, [r6], -r2, asr #13
    20fc:			; <UNDEFINED> instruction: 0xf1b84644
    2100:	orrsle	r0, r1, r0, lsl #30
    2104:			; <UNDEFINED> instruction: 0x4639e795
    2108:			; <UNDEFINED> instruction: 0xf7ff4628
    210c:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
    2110:	strtmi	sp, [r6], -r2, lsr #3
    2114:	ldrtmi	r4, [ip], -r2, lsr #13
    2118:			; <UNDEFINED> instruction: 0xf7fe4628
    211c:	strmi	lr, [r7], -ip, ror #29
    2120:			; <UNDEFINED> instruction: 0xf7fe4620
    2124:	ldrtmi	lr, [r8], #-3816	; 0xfffff118
    2128:			; <UNDEFINED> instruction: 0xf0003004
    212c:	blmi	b00b18 <__assert_fail@plt+0xaffb00>
    2130:			; <UNDEFINED> instruction: 0xf04f9500
    2134:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    2138:	strls	r2, [r1], #-257	; 0xfffffeff
    213c:			; <UNDEFINED> instruction: 0xf7fe4605
    2140:			; <UNDEFINED> instruction: 0xe77feef8
    2144:			; <UNDEFINED> instruction: 0x46284639
    2148:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    214c:	svceq	0x0000f1b8
    2150:	bllt	14361ec <__assert_fail@plt+0x14351d4>
    2154:	andsle	r4, r7, r0, lsr #11
    2158:	strbmi	r4, [r5], -r0, lsr #12
    215c:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    2160:	andlt	r4, r3, r8, lsr #12
    2164:	svchi	0x00f0e8bd
    2168:	ldrb	r4, [r5, -r5, lsr #12]!
    216c:			; <UNDEFINED> instruction: 0x46284639
    2170:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    2174:	svceq	0x0000f1b8
    2178:			; <UNDEFINED> instruction: 0x46c1d1b5
    217c:	ldrtmi	r4, [ip], -r6, asr #12
    2180:			; <UNDEFINED> instruction: 0xf47f2800
    2184:	strb	sl, [pc, r8, asr #30]!
    2188:	strb	r4, [r5, -r5, asr #12]!
    218c:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    2190:	strbmi	r4, [r6], -r1, asr #13
    2194:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, lr}
    2198:	svcge	0x003df47f
    219c:	strtmi	lr, [r1], r4, ror #15
    21a0:	stmdacs	r0, {r1, r2, r5, r9, sl, lr}
    21a4:	svcge	0x0037f47f
    21a8:			; <UNDEFINED> instruction: 0x4639e7de
    21ac:			; <UNDEFINED> instruction: 0xf7ff4628
    21b0:	ldmdblt	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    21b4:	strtmi	r4, [r6], -r1, lsr #13
    21b8:	strbmi	r4, [r4], -r2, asr #13
    21bc:	svceq	0x0000f1b8
    21c0:	svcge	0x0032f47f
    21c4:			; <UNDEFINED> instruction: 0x46c2e735
    21c8:	ldr	r2, [fp, -r0, lsl #12]!
    21cc:	strbmi	r4, [r2], r6, lsr #12
    21d0:	svclt	0x0000e73b
    21d4:	andeq	r2, r0, r0, lsr #19
    21d8:	strdeq	r2, [r0], -sl
    21dc:	andeq	r2, r0, lr, asr #16
    21e0:			; <UNDEFINED> instruction: 0x460cb538
    21e4:	tstcs	r0, r2, lsr #12
    21e8:			; <UNDEFINED> instruction: 0xf7fe4605
    21ec:	tstlt	r0, r8, asr #29
    21f0:	andcc	r1, r1, r0, asr #22
    21f4:			; <UNDEFINED> instruction: 0x4620bd38
    21f8:	svclt	0x0000bd38
    21fc:	adccs	r4, sl, #4, 18	; 0x10000
    2200:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    2204:	blmi	1133f0 <__assert_fail@plt+0x1123d8>
    2208:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    220c:	svc	0x0004f7fe
    2210:			; <UNDEFINED> instruction: 0x000027b0
    2214:	andeq	r2, r0, r8, lsr r7
    2218:			; <UNDEFINED> instruction: 0x000027b6
    221c:	svcmi	0x00f0e92d
    2220:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    2224:	bmi	ff8e4e34 <__assert_fail@plt+0xff8e3e1c>
    2228:	ldrbtmi	r4, [sl], #-3043	; 0xfffff41d
    222c:	orrhi	pc, ip, #14614528	; 0xdf0000
    2230:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    2234:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    2238:			; <UNDEFINED> instruction: 0xf04f9311
    223c:			; <UNDEFINED> instruction: 0xf7fe0300
    2240:	stmdacs	r0, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2244:	orrshi	pc, pc, r0
    2248:			; <UNDEFINED> instruction: 0xf7fe4604
    224c:	stmdacs	r1, {r1, r2, r9, sl, fp, sp, lr, pc}
    2250:	adcshi	pc, fp, r0, asr #4
    2254:			; <UNDEFINED> instruction: 0xf0402d00
    2258:	svcge	0x000480fc
    225c:	strls	r4, [r7], #-1568	; 0xfffff9e0
    2260:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2264:	strls	r2, [r4, #-1280]	; 0xfffffb00
    2268:	andpl	pc, ip, sp, lsl #17
    226c:			; <UNDEFINED> instruction: 0xf88d607d
    2270:	bl	1162d8 <__assert_fail@plt+0x1152c0>
    2274:			; <UNDEFINED> instruction: 0xf8cd0b00
    2278:	strmi	fp, [r3, #8]!
    227c:	blge	2b87c0 <__assert_fail@plt+0x2b77a8>
    2280:	strtmi	r4, [r1], -r9, lsr #13
    2284:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx1
    2288:	ands	r3, r1, r0, lsl sl
    228c:	mlaeq	r4, sp, r8, pc	; <UNPREDICTABLE>
    2290:	subsle	r2, r3, r0, lsl #16
    2294:	tstls	r0, sl, lsl #16
    2298:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    229c:	blx	fec286a4 <__assert_fail@plt+0xfec2768c>
    22a0:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    22a4:			; <UNDEFINED> instruction: 0xf88d4451
    22a8:	ldrbmi	r9, [r9, #-24]	; 0xffffffe8
    22ac:	eorsle	r9, r3, #-1073741823	; 0xc0000001
    22b0:	mulcc	ip, sp, r8
    22b4:	cmple	sp, r0, lsl #22
    22b8:	stmdavc	fp, {r0, r6, r7, fp, lr}
    22bc:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    22c0:	ldceq	0, cr15, [pc], {3}
    22c4:			; <UNDEFINED> instruction: 0xf850095b
    22c8:	blx	8ce35c <__assert_fail@plt+0x8cd344>
    22cc:	ldrbeq	pc, [r8, ip, lsl #6]	; <UNPREDICTABLE>
    22d0:			; <UNDEFINED> instruction: 0x9608d536
    22d4:	beq	7e418 <__assert_fail@plt+0x7d400>
    22d8:			; <UNDEFINED> instruction: 0xf8dd7809
    22dc:			; <UNDEFINED> instruction: 0xf88db008
    22e0:	tstls	sl, r4, lsr #32
    22e4:			; <UNDEFINED> instruction: 0xf88d9907
    22e8:	stccs	0, cr6, [r0, #-96]	; 0xffffffa0
    22ec:	stccs	0, cr13, [r1, #-824]	; 0xfffffcc8
    22f0:	stccs	0, cr13, [r2, #-360]	; 0xfffffe98
    22f4:			; <UNDEFINED> instruction: 0xf89dd122
    22f8:	mvnslt	r0, r4, lsr #32
    22fc:	tstls	r0, sl, lsl #16
    2300:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
    2304:			; <UNDEFINED> instruction: 0xf88d9900
    2308:	ldrbmi	r9, [r1], #-24	; 0xffffffe8
    230c:	stmdacs	r0, {r0, r1, r2, r8, ip, pc}
    2310:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    2314:	bicle	r4, fp, #373293056	; 0x16400000
    2318:			; <UNDEFINED> instruction: 0xf0002d02
    231c:	bmi	fea62730 <__assert_fail@plt+0xfea61718>
    2320:	ldrbtmi	r4, [sl], #-2981	; 0xfffff45b
    2324:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2328:	subsmi	r9, sl, r1, lsl fp
    232c:	msrhi	CPSR_fc, r0, asr #32
    2330:	andslt	r4, r3, r0, lsr #12
    2334:	blhi	bd630 <__assert_fail@plt+0xbc618>
    2338:	svchi	0x00f0e8bd
    233c:	ldr	r2, [r1, r1, lsl #10]!
    2340:	tstls	r0, r8, lsr r6
    2344:	ldcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    2348:			; <UNDEFINED> instruction: 0xf0002800
    234c:	stmdbls	r0, {r0, r1, r2, r5, r8, pc}
    2350:	andvs	pc, ip, sp, lsl #17
    2354:	beq	43dbbc <__assert_fail@plt+0x43cba4>
    2358:	andeq	lr, r1, #175104	; 0x2ac00
    235c:			; <UNDEFINED> instruction: 0xf000463b
    2360:			; <UNDEFINED> instruction: 0xf1b0f9d1
    2364:			; <UNDEFINED> instruction: 0x46823fff
    2368:	rsble	r9, r0, r8
    236c:	svceq	0x0002f110
    2370:	rsble	r9, r5, r7, lsl #18
    2374:			; <UNDEFINED> instruction: 0x9608b950
    2378:	blcs	203ac <__assert_fail@plt+0x1f394>
    237c:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    2380:	blcs	28fb0 <__assert_fail@plt+0x27f98>
    2384:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    2388:	beq	7e4cc <__assert_fail@plt+0x7d4b4>
    238c:	tstls	r0, r8, lsr r6
    2390:	eorvs	pc, r4, sp, lsl #17
    2394:	stc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2398:	ldrdlt	pc, [r8], -sp
    239c:	stmdacs	r0, {r8, fp, ip, pc}
    23a0:			; <UNDEFINED> instruction: 0xf88dd0a1
    23a4:	ldr	r9, [lr, ip]
    23a8:	mlaeq	r4, sp, r8, pc	; <UNPREDICTABLE>
    23ac:			; <UNDEFINED> instruction: 0xf43f2800
    23b0:	stmdals	sl, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    23b4:			; <UNDEFINED> instruction: 0xf7fe9100
    23b8:	ldmib	sp, {r3, r4, r7, r8, sl, fp, sp, lr, pc}^
    23bc:	stmdacs	r0, {r8, r9, ip}
    23c0:			; <UNDEFINED> instruction: 0x460bbf1c
    23c4:	movwls	r2, #5378	; 0x1502
    23c8:	biclt	lr, sp, ip, ror #14
    23cc:	cdpcs	8, 0, cr7, cr0, cr6, {1}
    23d0:	sbcshi	pc, r5, r0
    23d4:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    23d8:	stmdavs	r2, {r0, r1, r2, r5, r9, sl, lr}
    23dc:			; <UNDEFINED> instruction: 0xf817e002
    23e0:	tstlt	lr, r1, lsl #30
    23e4:	andscc	pc, r6, r2, lsr r8	; <UNPREDICTABLE>
    23e8:	ldrbtle	r0, [r8], #1177	; 0x499
    23ec:			; <UNDEFINED> instruction: 0xf7fe4638
    23f0:	ldrtmi	lr, [r9], -r2, lsl #27
    23f4:	strtmi	r1, [r0], -r2, asr #24
    23f8:	ldcl	7, cr15, [lr], {254}	; 0xfe
    23fc:	addle	r2, lr, r1, lsl #26
    2400:			; <UNDEFINED> instruction: 0xf7fe4620
    2404:	stmdacc	r1, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2408:	addle	r1, r8, #2424832	; 0x250000
    240c:	stcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2410:	stmdavs	r2, {r8, sp}
    2414:	and	r4, r3, r8, lsr #12
    2418:	subvc	r4, r1, r4, lsl #5
    241c:	svcge	0x007ff63f
    2420:	stmdbcc	r1, {r4, fp, ip, sp, lr, pc}
    2424:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    2428:	ldrbtle	r0, [r5], #1179	; 0x49b
    242c:			; <UNDEFINED> instruction: 0xf8dde777
    2430:			; <UNDEFINED> instruction: 0xf04fb008
    2434:	stmdbls	r7, {r0, r9, fp}
    2438:			; <UNDEFINED> instruction: 0xf88d9608
    243c:	ldrb	r9, [r2, -r4, lsr #32]
    2440:	ldrdlt	pc, [r8], -sp
    2444:	eorls	pc, r4, sp, lsl #17
    2448:	beq	7d2fc <__assert_fail@plt+0x7c2e4>
    244c:	eorge	pc, r0, sp, asr #17
    2450:	strtmi	lr, [r0], -r9, asr #14
    2454:			; <UNDEFINED> instruction: 0xf7fe9407
    2458:	svcge	0x0004ed4e
    245c:	strls	r2, [r4], -r0, lsl #12
    2460:	andvs	pc, ip, sp, lsl #17
    2464:			; <UNDEFINED> instruction: 0xf88d607e
    2468:	stmdane	r2!, {r3, r4, sp, lr}
    246c:	adcmi	r9, r2, #536870912	; 0x20000000
    2470:	ssatmi	fp, #4, r8, lsl #31
    2474:			; <UNDEFINED> instruction: 0xf10dd96c
    2478:	strtmi	r0, [r3], r8, lsr #20
    247c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2480:	stmdami	pc, {r1, r2, r5, sp, lr, pc}^	; <UNPREDICTABLE>
    2484:	mulcc	r0, fp, r8
    2488:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    248c:	ldceq	0, cr15, [pc], {3}
    2490:			; <UNDEFINED> instruction: 0xf850095b
    2494:	blx	8ce528 <__assert_fail@plt+0x8cd510>
    2498:	ldrbeq	pc, [r9, ip, lsl #6]	; <UNPREDICTABLE>
    249c:			; <UNDEFINED> instruction: 0xf8cdd546
    24a0:			; <UNDEFINED> instruction: 0xf89b9020
    24a4:			; <UNDEFINED> instruction: 0xf8dd3000
    24a8:			; <UNDEFINED> instruction: 0xf88db01c
    24ac:			; <UNDEFINED> instruction: 0xf88d9024
    24b0:	movwls	r9, #40984	; 0xa018
    24b4:			; <UNDEFINED> instruction: 0xf7fe4618
    24b8:	stmdacs	r0, {r3, r4, r8, sl, fp, sp, lr, pc}
    24bc:	blls	2365e4 <__assert_fail@plt+0x2355cc>
    24c0:	ldrmi	r9, [fp], #2562	; 0xa02
    24c4:	andsvs	pc, r8, sp, lsl #17
    24c8:			; <UNDEFINED> instruction: 0xf8cd4593
    24cc:	eorsle	fp, pc, #28
    24d0:	mulcc	ip, sp, r8
    24d4:	sbcsle	r2, r4, r0, lsl #22
    24d8:	andeq	lr, fp, #165888	; 0x28800
    24dc:			; <UNDEFINED> instruction: 0x463b4659
    24e0:			; <UNDEFINED> instruction: 0xf0004650
    24e4:	mcrrne	9, 0, pc, r2, cr15	; <UNPREDICTABLE>
    24e8:	eorle	r9, r8, r8
    24ec:			; <UNDEFINED> instruction: 0xf8dd1c83
    24f0:	eorsle	fp, r9, ip, lsl r0
    24f4:	stmdblt	r0, {r1, r3, r8, r9, fp, ip, pc}^
    24f8:	eorls	pc, r0, sp, asr #17
    24fc:	mulcc	r0, fp, r8
    2500:	cmple	r2, r0, lsl #22
    2504:	blcs	29134 <__assert_fail@plt+0x2811c>
    2508:			; <UNDEFINED> instruction: 0x4638d151
    250c:			; <UNDEFINED> instruction: 0xf88d9300
    2510:			; <UNDEFINED> instruction: 0xf7fe9024
    2514:	blls	3d6cc <__assert_fail@plt+0x3c6b4>
    2518:			; <UNDEFINED> instruction: 0xf88db108
    251c:			; <UNDEFINED> instruction: 0xf88d600c
    2520:	bfi	r9, r8, #0, #8
    2524:			; <UNDEFINED> instruction: 0xf8839b01
    2528:	ldrbt	r9, [r8], r0
    252c:	andls	r4, r0, #56, 12	; 0x3800000
    2530:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2534:	orrlt	r9, r8, #0, 20
    2538:	andls	pc, ip, sp, lsl #17
    253c:			; <UNDEFINED> instruction: 0xf8dde7cc
    2540:	movwcs	fp, #4124	; 0x101c
    2544:			; <UNDEFINED> instruction: 0xf88d9308
    2548:	movwcs	r3, #24
    254c:	eorcc	pc, r4, sp, lsl #17
    2550:			; <UNDEFINED> instruction: 0xf7fe4658
    2554:			; <UNDEFINED> instruction: 0x4659ecd0
    2558:	strtmi	r1, [r0], -r2, asr #24
    255c:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    2560:			; <UNDEFINED> instruction: 0xf43f2d01
    2564:			; <UNDEFINED> instruction: 0xe679aedc
    2568:	andcs	r9, r0, #2048	; 0x800
    256c:	eorcs	pc, r4, sp, lsl #17
    2570:	bl	fe8cad7c <__assert_fail@plt+0xfe8c9d64>
    2574:			; <UNDEFINED> instruction: 0xf88d030b
    2578:	movwls	r2, #32792	; 0x8018
    257c:	strtmi	lr, [r7], -r8, ror #15
    2580:			; <UNDEFINED> instruction: 0xf7fee734
    2584:			; <UNDEFINED> instruction: 0xf000ec4c
    2588:	blmi	40063c <__assert_fail@plt+0x3ff624>
    258c:	stmdbmi	pc, {r0, r3, r5, r7, r9, sp}	; <UNPREDICTABLE>
    2590:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    2594:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2598:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    259c:	addcs	r4, lr, #13312	; 0x3400
    25a0:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    25a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    25a8:			; <UNDEFINED> instruction: 0xf7fe4478
    25ac:			; <UNDEFINED> instruction: 0xf7ffed36
    25b0:	svclt	0x0000fe25
    25b4:	andeq	r2, r1, lr, lsl #25
    25b8:	andeq	r0, r0, r0, lsl r1
    25bc:	andeq	r2, r1, r4, lsl #25
    25c0:	andeq	r0, r0, ip, lsl #2
    25c4:	muleq	r1, r6, fp
    25c8:	andeq	r2, r0, lr, lsr #8
    25cc:	andeq	r2, r0, r0, lsr #8
    25d0:	ldrdeq	r2, [r0], -r6
    25d4:	andeq	r2, r0, ip, lsl r4
    25d8:	andeq	r2, r0, lr, lsl #8
    25dc:	andeq	r2, r0, ip, lsr #7
    25e0:	andcs	fp, r5, #8, 10	; 0x2000000
    25e4:	andcs	r4, r0, r7, lsl #22
    25e8:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    25ec:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    25f0:	stc	7, cr15, [r8], {254}	; 0xfe
    25f4:	strmi	r2, [r2], -r0, lsl #2
    25f8:			; <UNDEFINED> instruction: 0xf7fe4620
    25fc:	andcs	lr, r1, sl, lsr ip
    2600:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2604:	andeq	r2, r1, sl, lsl sl
    2608:	andeq	r2, r0, r8, ror #7
    260c:	stmdblt	r0!, {r3, r8, sl, ip, sp, pc}
    2610:			; <UNDEFINED> instruction: 0xf7fe2001
    2614:	tstlt	r0, r0, asr #24
    2618:			; <UNDEFINED> instruction: 0xf7ffbd08
    261c:	svclt	0x0000ffe1
    2620:			; <UNDEFINED> instruction: 0x4604b510
    2624:	ldc	7, cr15, [r6], #-1016	; 0xfffffc08
    2628:	ldfltd	f3, [r0, #-0]
    262c:	pop	{r5, r9, sl, lr}
    2630:			; <UNDEFINED> instruction: 0xe7eb4010
    2634:	movwcs	pc, #2977	; 0xba1	; <UNPREDICTABLE>
    2638:	ldmdblt	r3!, {r4, r8, sl, ip, sp, pc}
    263c:			; <UNDEFINED> instruction: 0xf400fb01
    2640:			; <UNDEFINED> instruction: 0xf7fe4620
    2644:	tstlt	r0, r8, lsr #24
    2648:			; <UNDEFINED> instruction: 0xf7ffbd10
    264c:	strtmi	pc, [r0], -r9, asr #31
    2650:			; <UNDEFINED> instruction: 0x4010e8bd
    2654:	svclt	0x0000e7da
    2658:	addlt	fp, r2, r0, lsl r5
    265c:			; <UNDEFINED> instruction: 0xf7ff9001
    2660:	bls	825e4 <__assert_fail@plt+0x815cc>
    2664:	strmi	r2, [r4], -r0, lsl #2
    2668:	ldcl	7, cr15, [r0], #-1016	; 0xfffffc08
    266c:	andlt	r4, r2, r0, lsr #12
    2670:	svclt	0x0000bd10
    2674:			; <UNDEFINED> instruction: 0x4604b510
    2678:	bl	1a40678 <__assert_fail@plt+0x1a3f660>
    267c:	ldfltd	f3, [r0, #-0]
    2680:	pop	{r5, r9, sl, lr}
    2684:	bfi	r4, r0, #0, #2
    2688:			; <UNDEFINED> instruction: 0x460cb510
    268c:			; <UNDEFINED> instruction: 0xf7feb118
    2690:	smlawtlt	r8, ip, fp, lr
    2694:	pop	{r4, r8, sl, fp, ip, sp, pc}
    2698:			; <UNDEFINED> instruction: 0x46084010
    269c:	svclt	0x00c0f7ff
    26a0:	pop	{r5, r9, sl, lr}
    26a4:			; <UNDEFINED> instruction: 0xe7b14010
    26a8:	addlt	fp, r2, r0, lsl r5
    26ac:	strls	r9, [r0], #-3076	; 0xfffff3fc
    26b0:	blx	fe1be6bc <__assert_fail@plt+0xfe1bd6a4>
    26b4:	blle	89ecc <__assert_fail@plt+0x88eb4>
    26b8:	andlt	r4, r2, r0, lsr #12
    26bc:			; <UNDEFINED> instruction: 0xf7febd10
    26c0:	stmdavs	r3, {r2, r3, r5, sl, fp, sp, lr, pc}
    26c4:	mvnsle	r2, ip, lsl #22
    26c8:			; <UNDEFINED> instruction: 0xff8af7ff
    26cc:			; <UNDEFINED> instruction: 0xf001b510
    26d0:	strmi	pc, [r4], -r9, ror #22
    26d4:	strtmi	fp, [r0], -r8, lsl #2
    26d8:			; <UNDEFINED> instruction: 0xf7febd10
    26dc:	stmdavs	r3, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    26e0:	mvnsle	r2, ip, lsl #22
    26e4:			; <UNDEFINED> instruction: 0xff7cf7ff
    26e8:			; <UNDEFINED> instruction: 0xf001b510
    26ec:	strmi	pc, [r4], -pc, lsl #24
    26f0:	strtmi	fp, [r0], -r8, lsl #2
    26f4:			; <UNDEFINED> instruction: 0xf7febd10
    26f8:	stmdavs	r3, {r4, sl, fp, sp, lr, pc}
    26fc:	mvnsle	r2, ip, lsl #22
    2700:			; <UNDEFINED> instruction: 0xff6ef7ff
    2704:			; <UNDEFINED> instruction: 0x460fb5f0
    2708:			; <UNDEFINED> instruction: 0x46164916
    270c:	addlt	r4, r3, r6, lsl sl
    2710:			; <UNDEFINED> instruction: 0x466c4479
    2714:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    2718:			; <UNDEFINED> instruction: 0xf04f9201
    271c:	mrslt	r0, R8_usr
    2720:	ldrtmi	r4, [r2], -r4, lsl #12
    2724:			; <UNDEFINED> instruction: 0x46204639
    2728:	bl	fe740728 <__assert_fail@plt+0xfe73f710>
    272c:	svclt	0x00182e00
    2730:	svceq	0x0003f110
    2734:	stmdale	sl, {r0, r2, r9, sl, lr}
    2738:	blmi	2d4f70 <__assert_fail@plt+0x2d3f58>
    273c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2740:	blls	5c7b0 <__assert_fail@plt+0x5b798>
    2744:	qaddle	r4, sl, fp
    2748:	andlt	r4, r3, r8, lsr #12
    274c:	strdcs	fp, [r0], -r0
    2750:			; <UNDEFINED> instruction: 0xf832f000
    2754:	mvnle	r2, r0, lsl #16
    2758:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    275c:	strb	r6, [fp, r3, lsr #32]!
    2760:	bl	1740760 <__assert_fail@plt+0x173f748>
    2764:	andeq	r2, r1, r8, lsr #15
    2768:	andeq	r0, r0, r0, lsl r1
    276c:	andeq	r2, r1, ip, ror r7
    2770:	andsle	r4, pc, r8, lsl #5
    2774:	stmdbcc	r1, {r4, r5, r6, r7, sl, ip, sp, pc}
    2778:			; <UNDEFINED> instruction: 0xf8141e44
    277c:			; <UNDEFINED> instruction: 0xf8112f01
    2780:			; <UNDEFINED> instruction: 0xf1a23f01
    2784:	svccs	0x00190741
    2788:	strbeq	pc, [r1], -r3, lsr #3	; <UNPREDICTABLE>
    278c:			; <UNDEFINED> instruction: 0x461d4610
    2790:			; <UNDEFINED> instruction: 0xf102d80d
    2794:	cdpcs	0, 1, cr0, cr9, cr0, {1}
    2798:	stmdale	r3, {r1, r6, r7, r9, ip, sp, pc}
    279c:	streq	pc, [r0, #-259]!	; 0xfffffefd
    27a0:	smlattlt	r8, fp, r2, fp
    27a4:	smlalle	r4, r8, sl, r2
    27a8:	vldmialt	r0!, {d17-<overflow reg d48>}
    27ac:	mrccs	7, 0, r4, cr9, cr0, {3}
    27b0:	udf	#15751	; 0x3d87
    27b4:	ldrbmi	r2, [r0, -r0]!
    27b8:	tstcs	r0, r8, lsl #10
    27bc:	bl	ffdc07bc <__assert_fail@plt+0xffdbf7a4>
    27c0:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    27c4:	tstle	r3, r3, asr #22
    27c8:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    27cc:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    27d0:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    27d4:	b	ff3407d4 <__assert_fail@plt+0xff33f7bc>
    27d8:	svclt	0x00183800
    27dc:	stclt	0, cr2, [r8, #-4]
    27e0:	stclt	0, cr2, [r8, #-4]
    27e4:	andeq	r2, r0, r6, lsl r2
    27e8:	svcmi	0x00f0e92d
    27ec:	stc	0, cr2, [sp, #-56]!	; 0xffffffc8
    27f0:	bmi	feae5400 <__assert_fail@plt+0xfeae43e8>
    27f4:	ldrbtmi	r4, [sl], #-2987	; 0xfffff455
    27f8:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    27fc:	tstls	sp, #1769472	; 0x1b0000
    2800:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2804:	bl	ff7c0804 <__assert_fail@plt+0xff7bf7ec>
    2808:	stmdacs	r0, {r0, r2, r9, sl, lr}
    280c:	blmi	fe9b68e8 <__assert_fail@plt+0xfe9b58d0>
    2810:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    2814:	eorsle	r2, r3, r0, lsl #24
    2818:	stmdblt	r6!, {r1, r2, r5, fp, ip, sp, lr}^
    281c:			; <UNDEFINED> instruction: 0x4620e01a
    2820:	bl	1a40820 <__assert_fail@plt+0x1a3f808>
    2824:	stmdane	r6!, {r0, ip, sp}
    2828:			; <UNDEFINED> instruction: 0xf7fe4630
    282c:	andcc	lr, r1, r4, ror #22
    2830:	ldcpl	8, cr1, [r6], #-208	; 0xffffff30
    2834:			; <UNDEFINED> instruction: 0x4621b176
    2838:			; <UNDEFINED> instruction: 0xf7fe4628
    283c:			; <UNDEFINED> instruction: 0xb120ea9a
    2840:	mvnle	r2, sl, lsr #28
    2844:	blcs	209d8 <__assert_fail@plt+0x1f9c0>
    2848:	strtmi	sp, [r0], -r9, ror #3
    284c:	bl	14c084c <__assert_fail@plt+0x14bf834>
    2850:	stmdane	r5!, {r0, ip, sp}
    2854:	stmdblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    2858:	ldrbtmi	r4, [sp], #-3476	; 0xfffff26c
    285c:	blmi	fe4552b4 <__assert_fail@plt+0xfe45429c>
    2860:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2864:	blls	75c8d4 <__assert_fail@plt+0x75b8bc>
    2868:			; <UNDEFINED> instruction: 0xf040405a
    286c:	strtmi	r8, [r8], -sl, lsl #2
    2870:	ldc	0, cr11, [sp], #124	; 0x7c
    2874:	pop	{r1, r8, r9, fp, pc}
    2878:	stcmi	15, cr8, [lr, #960]	; 0x3c0
    287c:			; <UNDEFINED> instruction: 0xe7c6447d
    2880:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
    2884:	bl	40884 <__assert_fail@plt+0x3f86c>
    2888:	stmdacs	r0, {r1, r2, r9, sl, lr}
    288c:	sbcshi	pc, r8, r0
    2890:	bllt	1ee08a4 <__assert_fail@plt+0x1edf88c>
    2894:	andscs	r4, r7, r9, lsl #29
    2898:	stmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    289c:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    28a0:			; <UNDEFINED> instruction: 0xf7fe447e
    28a4:			; <UNDEFINED> instruction: 0x4607eaf8
    28a8:			; <UNDEFINED> instruction: 0xf0002800
    28ac:	ldrtmi	r8, [r1], -r1, ror #1
    28b0:			; <UNDEFINED> instruction: 0xf7fe464a
    28b4:			; <UNDEFINED> instruction: 0x232fea96
    28b8:	andcc	pc, r9, r7, lsl #16
    28bc:	bl	1d56c4 <__assert_fail@plt+0x1d46ac>
    28c0:	ldrbtmi	r0, [fp], #-1544	; 0xfffff9f8
    28c4:	ldmdahi	fp, {r0, r1, r2, r8, r9, fp, lr, pc}
    28c8:	andeq	pc, r8, r7, asr #16
    28cc:	rsbsvs	r4, r1, r8, lsr r6
    28d0:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    28d4:	ldrhtvs	r8, [r2], r3
    28d8:	b	ff4408d8 <__assert_fail@plt+0xff43f8c0>
    28dc:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    28e0:			; <UNDEFINED> instruction: 0x4c78da1b
    28e4:			; <UNDEFINED> instruction: 0x4638447c
    28e8:	b	1bc08e8 <__assert_fail@plt+0x1bbf8d0>
    28ec:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
    28f0:			; <UNDEFINED> instruction: 0xe791601c
    28f4:	b	fffc08f4 <__assert_fail@plt+0xfffbf8dc>
    28f8:	andcs	r4, lr, r0, lsl #13
    28fc:	svceq	0x0000f1b8
    2900:	adchi	pc, r6, r0, asr #32
    2904:	b	ff1c0904 <__assert_fail@plt+0xff1bf8ec>
    2908:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    290c:	adcshi	pc, r0, r0
    2910:			; <UNDEFINED> instruction: 0x46424631
    2914:	b	1940914 <__assert_fail@plt+0x193f8fc>
    2918:	stmdbmi	ip!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    291c:			; <UNDEFINED> instruction: 0xf7fe4479
    2920:			; <UNDEFINED> instruction: 0x4606ea10
    2924:			; <UNDEFINED> instruction: 0xf0002800
    2928:	blmi	1a62bc8 <__assert_fail@plt+0x1a61bb0>
    292c:	bpl	fe43e154 <__assert_fail@plt+0xfe43d13c>
    2930:	mcr	4, 0, r4, cr8, cr11, {3}
    2934:	movwcs	r3, #2576	; 0xa10
    2938:	strcc	lr, [r0, -sp, asr #19]
    293c:	andcc	lr, r1, #3506176	; 0x358000
    2940:	svclt	0x003e4293
    2944:	rsbsvs	r1, r2, sl, asr ip
    2948:	rsbsle	r7, r3, #24, 16	; 0x180000
    294c:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    2950:	svclt	0x00182820
    2954:	ldmible	r1!, {r0, r8, r9, fp, sp}^
    2958:	eorsle	r2, fp, r3, lsr #16
    295c:	beq	103ed98 <__assert_fail@plt+0x103dd80>
    2960:	bleq	33ed9c <__assert_fail@plt+0x33dd84>
    2964:			; <UNDEFINED> instruction: 0xf7fe4631
    2968:			; <UNDEFINED> instruction: 0xee18ead2
    296c:			; <UNDEFINED> instruction: 0x46531a10
    2970:			; <UNDEFINED> instruction: 0x4630465a
    2974:	b	3c0974 <__assert_fail@plt+0x3bf95c>
    2978:	ldcle	8, cr2, [ip, #-4]!
    297c:			; <UNDEFINED> instruction: 0xf7fe4658
    2980:			; <UNDEFINED> instruction: 0x4607eaba
    2984:			; <UNDEFINED> instruction: 0xf7fe4650
    2988:	blls	3d468 <__assert_fail@plt+0x3c450>
    298c:	blcs	141a8 <__assert_fail@plt+0x13190>
    2990:	bl	1f6e90 <__assert_fail@plt+0x1f5e78>
    2994:			; <UNDEFINED> instruction: 0xf1080800
    2998:	cps	#3
    299c:	movwls	r0, #770	; 0x302
    29a0:	b	1e409a0 <__assert_fail@plt+0x1e3f988>
    29a4:			; <UNDEFINED> instruction: 0xf1b94681
    29a8:	rsble	r0, ip, r0, lsl #30
    29ac:			; <UNDEFINED> instruction: 0x1c7a9b00
    29b0:			; <UNDEFINED> instruction: 0x464c4659
    29b4:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    29b8:	andeq	lr, r7, r8, lsr #23
    29bc:	strbmi	r3, [r8], #-2050	; 0xfffff7fe
    29c0:	b	3c09c0 <__assert_fail@plt+0x3bf9a8>
    29c4:	rscscc	pc, pc, r8, lsl #2
    29c8:	cfstrdne	mvd4, [sl], #-288	; 0xfffffee0
    29cc:			; <UNDEFINED> instruction: 0xf7fe4651
    29d0:	ldr	lr, [r3, r8, lsl #20]!
    29d4:	andcc	lr, r1, #3506176	; 0x358000
    29d8:	eorle	r4, r4, #805306377	; 0x30000009
    29dc:	rsbsvs	r1, r2, sl, asr ip
    29e0:	movwcs	r7, #6168	; 0x1818
    29e4:	svclt	0x000c280a
    29e8:			; <UNDEFINED> instruction: 0xf0032300
    29ec:	blcs	35f8 <__assert_fail@plt+0x25e0>
    29f0:	strdcc	sp, [r1], -r0
    29f4:	ldrtmi	sp, [r0], -r2, lsr #3
    29f8:			; <UNDEFINED> instruction: 0xf7fe9f01
    29fc:	bls	3d51c <__assert_fail@plt+0x3c504>
    2a00:	bpl	fe43e268 <__assert_fail@plt+0xfe43d250>
    2a04:			; <UNDEFINED> instruction: 0xf43f2a00
    2a08:	movwcs	sl, #3948	; 0xf6c
    2a0c:	strb	r5, [sl, -r3, lsr #9]!
    2a10:	ldmdane	r9!, {r8, r9, fp, ip, pc}
    2a14:	strmi	r4, [fp], #-1568	; 0xfffff9e0
    2a18:	movwcc	r1, #11481	; 0x2cd9
    2a1c:			; <UNDEFINED> instruction: 0xf7fe9300
    2a20:	strmi	lr, [r1], r4, lsl #20
    2a24:			; <UNDEFINED> instruction: 0x4630e7bf
    2a28:	b	feec0a28 <__assert_fail@plt+0xfeebfa10>
    2a2c:	svclt	0x00181c43
    2a30:	ldrb	r2, [r7, r1, lsl #6]
    2a34:			; <UNDEFINED> instruction: 0xf7fe4630
    2a38:	mcrrne	10, 11, lr, r3, cr4
    2a3c:	ldrb	sp, [sl, r6, lsl #3]
    2a40:	andscs	r4, r7, r4, lsr #28
    2a44:	stmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2a48:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2a4c:			; <UNDEFINED> instruction: 0xe728447e
    2a50:	movweq	lr, #35590	; 0x8b06
    2a54:	stccc	8, cr15, [r1], {19}
    2a58:	svclt	0x001e2b2f
    2a5c:	andeq	pc, pc, r8, lsl #2
    2a60:			; <UNDEFINED> instruction: 0xf10846c1
    2a64:			; <UNDEFINED> instruction: 0xf47f0801
    2a68:			; <UNDEFINED> instruction: 0xf108af1c
    2a6c:	strb	r0, [r9, -lr]
    2a70:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    2a74:	ldcmi	7, cr14, [r9], {58}	; 0x3a
    2a78:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
    2a7c:	b	ff1c0a7c <__assert_fail@plt+0xff1bfa64>
    2a80:			; <UNDEFINED> instruction: 0xf7fee731
    2a84:	strtmi	lr, [r0], -ip, asr #19
    2a88:	svcls	0x00014c15
    2a8c:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a90:	mrc	6, 0, r4, cr8, cr0, {1}
    2a94:	ldrbtmi	r5, [ip], #-2704	; 0xfffff570
    2a98:	b	1dc0a98 <__assert_fail@plt+0x1dbfa80>
    2a9c:	svclt	0x0000e723
    2aa0:	andeq	r2, r1, r2, asr #13
    2aa4:	andeq	r0, r0, r0, lsl r1
    2aa8:	andeq	r2, r1, r0, lsl #16
    2aac:	muleq	r0, r6, r1
    2ab0:	andeq	r2, r1, r8, asr r6
    2ab4:	strdeq	r1, [r0], -ip
    2ab8:	andeq	r2, r0, r2, lsl #3
    2abc:	andeq	r2, r0, r8, asr r1
    2ac0:	andeq	r2, r0, r2, asr r1
    2ac4:	muleq	r0, r4, sp
    2ac8:	andeq	r2, r1, r2, lsr #14
    2acc:	andeq	r2, r0, r8, lsl #2
    2ad0:	strdeq	r2, [r0], -r8
    2ad4:	andeq	r1, r0, ip, lsr #31
    2ad8:	andeq	r1, r0, r6, lsl #24
    2adc:	strdeq	r1, [r0], -lr
    2ae0:	andeq	r1, r0, r2, ror #23
    2ae4:			; <UNDEFINED> instruction: 0x4604b510
    2ae8:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aec:	blle	caf4 <__assert_fail@plt+0xbadc>
    2af0:			; <UNDEFINED> instruction: 0x4620bd10
    2af4:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2af8:			; <UNDEFINED> instruction: 0xf080fab0
    2afc:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    2b00:			; <UNDEFINED> instruction: 0x460bb538
    2b04:	strmi	r6, [ip], -sl, asr #16
    2b08:	blne	440c5c <__assert_fail@plt+0x43fc44>
    2b0c:	addsmi	r4, r9, #5242880	; 0x500000
    2b10:	andvs	fp, r1, r8, lsl pc
    2b14:	bvc	8f6b34 <__assert_fail@plt+0x8f5b1c>
    2b18:	eorvc	r6, fp, #106	; 0x6a
    2b1c:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
    2b20:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
    2b24:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    2b28:			; <UNDEFINED> instruction: 0xf7fe4618
    2b2c:	stmdavs	r2!, {r1, r3, r4, r6, r8, fp, sp, lr, pc}^
    2b30:	ldrb	r6, [r0, r8, lsr #32]!
    2b34:			; <UNDEFINED> instruction: 0xf0004b05
    2b38:	stmdbeq	r0, {r0, r1, r2, r3, r4, r9}^
    2b3c:			; <UNDEFINED> instruction: 0xf853447b
    2b40:	sbcsmi	r0, r0, r0, lsr #32
    2b44:	andeq	pc, r1, r0
    2b48:	svclt	0x00004770
    2b4c:	strdeq	r1, [r0], -r8
    2b50:	svcmi	0x00f0e92d
    2b54:	bmi	ed45a8 <__assert_fail@plt+0xed3590>
    2b58:	blmi	ed45c4 <__assert_fail@plt+0xed35ac>
    2b5c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    2b60:	svcmi	0x0080f1bb
    2b64:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
    2b68:	rsbsvs	r6, fp, fp, lsl r8
    2b6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b70:			; <UNDEFINED> instruction: 0xf640d250
    2b74:	bl	fed1fe58 <__assert_fail@plt+0xfed1ee40>
    2b78:	strmi	r0, [r0], fp, lsl #31
    2b7c:	b	13d45ac <__assert_fail@plt+0x13d3594>
    2b80:	movtle	r0, #8331	; 0x208b
    2b84:			; <UNDEFINED> instruction: 0xf020300f
    2b88:	bl	feb42bac <__assert_fail@plt+0xfeb41b94>
    2b8c:	cdpge	13, 0, cr0, cr2, cr0, {0}
    2b90:	svceq	0x0002f1bb
    2b94:	andeq	pc, r1, pc, asr #32
    2b98:	ldmdble	r8, {r4, r5, r6, sp, lr}
    2b9c:	strcs	r4, [r0], #-1750	; 0xfffff92a
    2ba0:			; <UNDEFINED> instruction: 0xf81e2002
    2ba4:			; <UNDEFINED> instruction: 0xf81acf01
    2ba8:	strbmi	r5, [r5, #-4]!
    2bac:	stccs	0, cr13, [r0], {8}
    2bb0:			; <UNDEFINED> instruction: 0xf856d041
    2bb4:	blne	1916c4c <__assert_fail@plt+0x1915c34>
    2bb8:	andpl	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    2bbc:	mvnsle	r4, r5, ror #10
    2bc0:	blne	14fbcc <__assert_fail@plt+0x14ebb4>
    2bc4:	eorpl	pc, r0, r6, asr #16
    2bc8:	strmi	r3, [r3, #1]
    2bcc:	strcs	sp, [r0], #-489	; 0xfffffe17
    2bd0:	andmi	pc, r0, r9, asr #17
    2bd4:	muleq	r0, r8, r8
    2bd8:			; <UNDEFINED> instruction: 0x4645b190
    2bdc:	teqlt	r4, #6
    2be0:	eoreq	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    2be4:	bne	913dec <__assert_fail@plt+0x912dd4>
    2be8:	cmplt	r8, r8, lsr #16
    2bec:	andgt	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    2bf0:	mvnsle	r4, r4, lsl #11
    2bf4:	strcc	r3, [r1, #-1025]	; 0xfffffbff
    2bf8:	mvnsle	r4, r3, lsr #11
    2bfc:	andhi	pc, r0, r9, asr #17
    2c00:			; <UNDEFINED> instruction: 0xf0014630
    2c04:	andcs	pc, r1, r9, ror #19
    2c08:			; <UNDEFINED> instruction: 0xf001e005
    2c0c:			; <UNDEFINED> instruction: 0x4606f9bd
    2c10:			; <UNDEFINED> instruction: 0xd1bd2800
    2c14:	bmi	34ac1c <__assert_fail@plt+0x349c04>
    2c18:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c20:	subsmi	r6, sl, fp, ror r8
    2c24:	strcc	sp, [ip, -fp, lsl #2]
    2c28:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    2c2c:			; <UNDEFINED> instruction: 0xf1088ff0
    2c30:	strcc	r0, [r1, #-2049]	; 0xfffff7ff
    2c34:	strcs	lr, [r0], #-2008	; 0xfffff828
    2c38:	eoreq	pc, r0, r6, asr #16
    2c3c:			; <UNDEFINED> instruction: 0xf7fee7c4
    2c40:	svclt	0x0000e8ee
    2c44:	andeq	r2, r1, sl, asr r3
    2c48:	andeq	r0, r0, r0, lsl r1
    2c4c:	muleq	r1, lr, r2
    2c50:	adcscs	r4, r3, #4, 18	; 0x10000
    2c54:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    2c58:	blmi	113e44 <__assert_fail@plt+0x112e2c>
    2c5c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    2c60:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c64:	ldrdeq	r1, [r0], -ip
    2c68:	andeq	r1, r0, r4, ror #25
    2c6c:	strdeq	r1, [r0], -r6
    2c70:	svcmi	0x00f0e92d
    2c74:	stc	6, cr4, [sp, #-12]!
    2c78:	strmi	r8, [r8], -r2, lsl #22
    2c7c:	adcslt	r4, r3, sp, lsl #12
    2c80:	stmib	r7, {r8, r9, sl, fp, sp, pc}^
    2c84:			; <UNDEFINED> instruction: 0xf8df2302
    2c88:			; <UNDEFINED> instruction: 0xf8df25f4
    2c8c:	ldrbtmi	r3, [sl], #-1524	; 0xfffffa0c
    2c90:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c94:	sbccc	pc, r4, r7, asr #17
    2c98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c9c:			; <UNDEFINED> instruction: 0xf9cef001
    2ca0:	cmpmi	sp, #1879048196	; 0x70000004	; <UNPREDICTABLE>
    2ca4:	bicspl	pc, r1, #192, 4
    2ca8:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2cac:	teqvs	sl, sl, ror r4
    2cb0:			; <UNDEFINED> instruction: 0x61784298
    2cb4:	msrhi	(UNDEF: 97), r0
    2cb8:	eorcs	r6, ip, sl, ror r9
    2cbc:			; <UNDEFINED> instruction: 0x73b7f640
    2cc0:			; <UNDEFINED> instruction: 0xf002fb00
    2cc4:	vqsub.s8	d4, d16, d8
    2cc8:			; <UNDEFINED> instruction: 0xf1008152
    2ccc:			; <UNDEFINED> instruction: 0xf023030f
    2cd0:	bl	feb438f4 <__assert_fail@plt+0xfeb428dc>
    2cd4:			; <UNDEFINED> instruction: 0xf10d0d03
    2cd8:			; <UNDEFINED> instruction: 0xf1070808
    2cdc:	movwcs	r0, #2848	; 0xb20
    2ce0:			; <UNDEFINED> instruction: 0x773b4699
    2ce4:	andcc	pc, r4, fp, asr #17
    2ce8:	beq	a3ee2c <__assert_fail@plt+0xa3de14>
    2cec:			; <UNDEFINED> instruction: 0xf108623b
    2cf0:			; <UNDEFINED> instruction: 0xf8870410
    2cf4:	strcs	r3, [r1], -r8, lsr #32
    2cf8:			; <UNDEFINED> instruction: 0xf8c7697b
    2cfc:	rscsvs	r8, sp, #4
    2d00:	bhi	101930 <__assert_fail@plt+0x100918>
    2d04:			; <UNDEFINED> instruction: 0xf8d77f3b
    2d08:	bllt	fe4e2d50 <__assert_fail@plt+0xfe4e1d38>
    2d0c:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2d10:			; <UNDEFINED> instruction: 0xf858782b
    2d14:			; <UNDEFINED> instruction: 0xf0031002
    2d18:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    2d1c:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2d20:			; <UNDEFINED> instruction: 0x07da40d3
    2d24:	teqhi	sl, r0, asr #2	; <UNPREDICTABLE>
    2d28:	stmdavc	sp!, {r1, r2, r3, r4, r5, r8, r9, sp, lr}
    2d2c:	eorsvs	pc, r4, r7, lsl #17
    2d30:	eorvs	pc, r8, r7, lsl #17
    2d34:	stccs	3, cr6, [r0, #-756]	; 0xfffffd0c
    2d38:	strcs	sp, [r1, #-71]	; 0xffffffb9
    2d3c:	andne	lr, fp, #3522560	; 0x35c000
    2d40:	teqeq	ip, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2d44:	svclt	0x00184299
    2d48:	ldcne	8, cr15, [r0], {68}	; 0x44
    2d4c:	msrhi	CPSR_fsx, r0
    2d50:	stccs	8, cr15, [ip], {68}	; 0x44
    2d54:	stcpl	8, cr15, [r8], {4}
    2d58:	blvs	feeef1b4 <__assert_fail@plt+0xfeeee19c>
    2d5c:	stccc	8, cr15, [r4], {68}	; 0x44
    2d60:	strtcc	r7, [r8], #-3899	; 0xfffff0c5
    2d64:			; <UNDEFINED> instruction: 0xf8876afd
    2d68:	ldrmi	r9, [r5], #-40	; 0xffffffd8
    2d6c:	blcs	1b968 <__assert_fail@plt+0x1a950>
    2d70:			; <UNDEFINED> instruction: 0xf7fed0cc
    2d74:			; <UNDEFINED> instruction: 0x4601e872
    2d78:			; <UNDEFINED> instruction: 0xf7ff4628
    2d7c:			; <UNDEFINED> instruction: 0x465bfa31
    2d80:	strmi	r4, [r2], -r9, lsr #12
    2d84:	eorseq	pc, r8, r7, lsl #2
    2d88:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    2d8c:	teqvs	r8, #17152	; 0x4300
    2d90:	tsthi	r5, r0	; <UNPREDICTABLE>
    2d94:			; <UNDEFINED> instruction: 0xf0001c85
    2d98:	blvs	fef63204 <__assert_fail@plt+0xfef621ec>
    2d9c:	bvs	ffef12c4 <__assert_fail@plt+0xffef02ac>
    2da0:	ldmdavc	fp, {r1, r2, r3, r4, r5, r8, r9, sp, lr}
    2da4:			; <UNDEFINED> instruction: 0xf0402b00
    2da8:	blvs	fef63724 <__assert_fail@plt+0xfef6270c>
    2dac:			; <UNDEFINED> instruction: 0xf0402d00
    2db0:	ldrbmi	r8, [r8], -r2, ror #4
    2db4:	eorsvs	pc, r4, r7, lsl #17
    2db8:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dbc:			; <UNDEFINED> instruction: 0xf887b108
    2dc0:			; <UNDEFINED> instruction: 0xf887901c
    2dc4:	stccs	0, cr6, [r0, #-160]	; 0xffffff60
    2dc8:	movwcs	sp, #4535	; 0x11b7
    2dcc:	andcc	pc, r4, sl, asr #17
    2dd0:			; <UNDEFINED> instruction: 0xf8d7697b
    2dd4:	blcs	a2dec <__assert_fail@plt+0xa1dd4>
    2dd8:	movwcs	sp, #10545	; 0x2931
    2ddc:	strtmi	r4, [ip], -r6, asr #12
    2de0:	bleq	a3ef24 <__assert_fail@plt+0xa3df0c>
    2de4:			; <UNDEFINED> instruction: 0x607d4699
    2de8:	mlaspl	r0, r6, r8, pc	; <UNPREDICTABLE>
    2dec:	movwhi	pc, #19211	; 0x4b0b	; <UNPREDICTABLE>
    2df0:	bvc	6af3ec <__assert_fail@plt+0x6ae3d4>
    2df4:	ldmvs	fp, {r1, r3, r5, r6, r8, ip, sp, pc}^
    2df8:	addsmi	r6, sl, #116736	; 0x1c800
    2dfc:	stccs	0, cr13, [r0], {19}
    2e00:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    2e04:	eorcc	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    2e08:	blx	2c99a2 <__assert_fail@plt+0x2c898a>
    2e0c:	stccs	3, cr8, [r0, #-16]
    2e10:	bvs	ffcb75d4 <__assert_fail@plt+0xffcb65bc>
    2e14:	addmi	r6, sl, #5832704	; 0x590000
    2e18:	ldmdavs	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    2e1c:			; <UNDEFINED> instruction: 0xf7fd6ab0
    2e20:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2e24:	strcc	sp, [r1], #-491	; 0xfffffe15
    2e28:	andeq	lr, r4, #173056	; 0x2a400
    2e2c:	eorcs	pc, r9, sl, asr #16
    2e30:			; <UNDEFINED> instruction: 0xf109697b
    2e34:	strtcc	r0, [r8], -r1, lsl #18
    2e38:	bicsle	r4, r5, fp, asr #10
    2e3c:	ldmvs	r8!, {r0, r2, r3, r4, r5, r6, fp, sp, lr}
    2e40:	ldmvs	sl!, {r8, r9, sp}^
    2e44:	orrseq	pc, r0, r7, lsl #2
    2e48:	andge	pc, ip, r7, asr #17
    2e4c:	bleq	163f270 <__assert_fail@plt+0x163e258>
    2e50:			; <UNDEFINED> instruction: 0xf1076003
    2e54:			; <UNDEFINED> instruction: 0xf8d700a8
    2e58:	mcr	0, 0, sl, cr8, cr0, {0}
    2e5c:	vmov	s16, r1
    2e60:			; <UNDEFINED> instruction: 0x667a0a90
    2e64:	addscs	pc, ip, r7, asr #17
    2e68:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e6c:			; <UNDEFINED> instruction: 0xf8cb461a
    2e70:			; <UNDEFINED> instruction: 0xf8873004
    2e74:	ldrvs	r3, [fp, #84]!	; 0x54
    2e78:	rsbcc	pc, r0, r7, lsl #17
    2e7c:	addcc	pc, ip, r7, lsl #17
    2e80:	addscc	pc, r0, r7, asr #17
    2e84:	addscc	pc, r8, r7, lsl #17
    2e88:	addscc	pc, r4, r7, asr #17
    2e8c:			; <UNDEFINED> instruction: 0x609cf8d7
    2e90:	suble	r2, r4, r0, lsl #20
    2e94:	umlalcc	pc, r4, r7, r8	; <UNPREDICTABLE>
    2e98:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    2e9c:	cmple	r8, r0, lsl #22
    2ea0:	blx	cbb4a <__assert_fail@plt+0xcab32>
    2ea4:	ldmdavs	sl, {r0, r2, r8, r9, pc}^
    2ea8:	ldrdmi	pc, [r0], r7	; <UNPREDICTABLE>
    2eac:			; <UNDEFINED> instruction: 0xf00042a2
    2eb0:	stccs	0, cr8, [r0, #-604]	; 0xfffffda4
    2eb4:	rscshi	pc, r1, r0, asr #32
    2eb8:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    2ebc:			; <UNDEFINED> instruction: 0xf0402b00
    2ec0:			; <UNDEFINED> instruction: 0xf89781af
    2ec4:	mrcvs	0, 3, r3, cr12, cr4, {2}
    2ec8:			; <UNDEFINED> instruction: 0xf0402b00
    2ecc:	bmi	ffba349c <__assert_fail@plt+0xffba2484>
    2ed0:			; <UNDEFINED> instruction: 0xf85a7823
    2ed4:			; <UNDEFINED> instruction: 0xf0031002
    2ed8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    2edc:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2ee0:			; <UNDEFINED> instruction: 0x07db40d3
    2ee4:	cmphi	lr, r0, asr #2	; <UNPREDICTABLE>
    2ee8:	rsbls	pc, r8, r7, asr #17
    2eec:			; <UNDEFINED> instruction: 0xf8877824
    2ef0:			; <UNDEFINED> instruction: 0xf887906c
    2ef4:	ldrvs	r9, [ip, -r0, rrx]!
    2ef8:			; <UNDEFINED> instruction: 0xf0002c00
    2efc:	expvse	f0, f0
    2f00:	movwcs	r6, #3770	; 0xeba
    2f04:			; <UNDEFINED> instruction: 0x609cf8d7
    2f08:			; <UNDEFINED> instruction: 0xf8d74414
    2f0c:			; <UNDEFINED> instruction: 0xf88720a0
    2f10:	ldrmi	r3, [r6], #-96	; 0xffffffa0
    2f14:			; <UNDEFINED> instruction: 0xf887667c
    2f18:			; <UNDEFINED> instruction: 0xf8c73098
    2f1c:			; <UNDEFINED> instruction: 0xf897609c
    2f20:	blcs	f158 <__assert_fail@plt+0xe140>
    2f24:	addhi	pc, r1, r0, asr #32
    2f28:	ldmdavc	r3!, {r0, r1, r2, r4, r6, r7, r9, fp, lr}
    2f2c:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2f30:	andseq	pc, pc, #3
    2f34:			; <UNDEFINED> instruction: 0xf851095b
    2f38:	sbcsmi	r3, r3, r3, lsr #32
    2f3c:	strble	r0, [fp, #-2009]!	; 0xfffff827
    2f40:	adcls	pc, r0, r7, asr #17
    2f44:			; <UNDEFINED> instruction: 0xf8877834
    2f48:			; <UNDEFINED> instruction: 0xf88790a4
    2f4c:			; <UNDEFINED> instruction: 0xf8c79098
    2f50:	stccs	0, cr4, [r0], {168}	; 0xa8
    2f54:			; <UNDEFINED> instruction: 0x2328d05b
    2f58:	movwhi	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
    2f5c:	bcs	217cc <__assert_fail@plt+0x207b4>
    2f60:	ldmvs	fp, {r0, r5, r7, ip, lr, pc}^
    2f64:			; <UNDEFINED> instruction: 0xd1a442a3
    2f68:	strtvs	lr, [r7], #-2519	; 0xfffff629
    2f6c:			; <UNDEFINED> instruction: 0xf001e042
    2f70:	strmi	pc, [r0], fp, lsl #16
    2f74:			; <UNDEFINED> instruction: 0xf47f2800
    2f78:			; <UNDEFINED> instruction: 0x2000aeb0
    2f7c:	blmi	ff015a90 <__assert_fail@plt+0xff014a78>
    2f80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f84:			; <UNDEFINED> instruction: 0xf8d7681a
    2f88:	subsmi	r3, sl, r4, asr #1
    2f8c:	msrhi	SPSR_f, r0, asr #32
    2f90:	ldrtmi	r3, [sp], ip, asr #15
    2f94:	blhi	be290 <__assert_fail@plt+0xbd278>
    2f98:	svchi	0x00f0e8bd
    2f9c:			; <UNDEFINED> instruction: 0xf7fd4658
    2fa0:	stmdacs	r0, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    2fa4:	cmphi	r3, r0	; <UNPREDICTABLE>
    2fa8:			; <UNDEFINED> instruction: 0xe6e2773e
    2fac:			; <UNDEFINED> instruction: 0xf7fd4620
    2fb0:			; <UNDEFINED> instruction: 0xf897ef18
    2fb4:	blvs	e9708c <__assert_fail@plt+0xe96074>
    2fb8:	ldcmi	8, cr15, [r0], {68}	; 0x44
    2fbc:	strcs	lr, [r0, #-1736]	; 0xfffff938
    2fc0:			; <UNDEFINED> instruction: 0xf887633e
    2fc4:			; <UNDEFINED> instruction: 0xf8879034
    2fc8:	ldrt	r6, [r7], r8, lsr #32
    2fcc:	strcs	r6, [r0, #-2808]	; 0xfffff508
    2fd0:	svc	0x0090f7fd
    2fd4:	eorsls	pc, r4, r7, lsl #17
    2fd8:	eorvs	pc, r8, r7, lsl #17
    2fdc:			; <UNDEFINED> instruction: 0xe6ad6338
    2fe0:			; <UNDEFINED> instruction: 0x609cf8d7
    2fe4:	ldmdavs	r8, {r1, r5, r9, sl, lr}
    2fe8:			; <UNDEFINED> instruction: 0xf7fd4631
    2fec:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    2ff0:	svcge	0x005ff47f
    2ff4:			; <UNDEFINED> instruction: 0xf8872300
    2ff8:	ldmdbvs	fp!, {r3, r4, r7, ip, sp}^
    2ffc:	strtmi	r3, [r6], #-1281	; 0xfffffaff
    3000:	addsvs	pc, ip, r7, asr #17
    3004:	orrle	r4, sl, fp, lsr #5
    3008:	ldmvs	sl!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
    300c:			; <UNDEFINED> instruction: 0x46406013
    3010:			; <UNDEFINED> instruction: 0xffe2f000
    3014:	ldr	r2, [r1, r1]!
    3018:	beq	43e880 <__assert_fail@plt+0x43d868>
    301c:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3020:			; <UNDEFINED> instruction: 0xf0002800
    3024:			; <UNDEFINED> instruction: 0xf8878114
    3028:			; <UNDEFINED> instruction: 0xf7fd908c
    302c:			; <UNDEFINED> instruction: 0x4601ef16
    3030:			; <UNDEFINED> instruction: 0xf7ff4630
    3034:	mrc	8, 0, APSR_nzcv, cr8, cr5, {6}
    3038:			; <UNDEFINED> instruction: 0x46313a10
    303c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    3040:			; <UNDEFINED> instruction: 0xf7ff0a90
    3044:	mcrrne	11, 5, pc, r2, cr15	; <UNPREDICTABLE>
    3048:	adceq	pc, r0, r7, asr #17
    304c:	adchi	pc, r2, r0
    3050:			; <UNDEFINED> instruction: 0xf0001c83
    3054:			; <UNDEFINED> instruction: 0xf8d780d9
    3058:	stmdblt	r0!, {r3, r5, r7, lr}^
    305c:			; <UNDEFINED> instruction: 0x609cf8d7
    3060:	adcls	pc, r0, r7, asr #17
    3064:	blcs	21138 <__assert_fail@plt+0x20120>
    3068:	rscshi	pc, ip, r0, asr #32
    306c:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    3070:			; <UNDEFINED> instruction: 0xf0402c00
    3074:	mnfe	f0, f0
    3078:			; <UNDEFINED> instruction: 0xf8870a10
    307c:			; <UNDEFINED> instruction: 0xf7fd90a4
    3080:			; <UNDEFINED> instruction: 0xf887eeb6
    3084:	stmdacs	r0, {r3, r4, r7, ip, pc}
    3088:	svcge	0x0063f43f
    308c:			; <UNDEFINED> instruction: 0xf8872300
    3090:	ldrb	r3, [lr, -ip, lsl #1]
    3094:	eorls	pc, r9, sl, asr #16
    3098:	ldmvs	fp!, {r1, r3, r6, r7, r9, sl, sp, lr, pc}^
    309c:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    30a0:	teqvs	fp, fp, lsr #23
    30a4:	rsble	r2, r9, r0, lsl #28
    30a8:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    30ac:	smclt	46828	; 0xb6ec
    30b0:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    30b4:	bllt	dedac <__assert_fail@plt+0xddd94>
    30b8:	mrcvs	14, 5, r6, cr11, cr12, {3}
    30bc:			; <UNDEFINED> instruction: 0xf04f3e01
    30c0:			; <UNDEFINED> instruction: 0xf8870200
    30c4:	ldrmi	r2, [ip], #-96	; 0xffffffa0
    30c8:	subsle	r6, r6, ip, ror r6
    30cc:			; <UNDEFINED> instruction: 0x3054f897
    30d0:	bmi	1b718c4 <__assert_fail@plt+0x1b708ac>
    30d4:			; <UNDEFINED> instruction: 0xf85a7823
    30d8:			; <UNDEFINED> instruction: 0xf0031002
    30dc:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    30e0:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    30e4:			; <UNDEFINED> instruction: 0x07d840d3
    30e8:			; <UNDEFINED> instruction: 0xf8c7d50b
    30ec:	stmdavc	r4!, {r3, r5, r6, ip, pc}
    30f0:	rsbls	pc, ip, r7, lsl #17
    30f4:	rsbls	pc, r0, r7, lsl #17
    30f8:	stccs	7, cr6, [r0], {60}	; 0x3c
    30fc:			; <UNDEFINED> instruction: 0xf7fdd1dc
    3100:	ldrbmi	lr, [r8], -r0, lsl #31
    3104:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3108:			; <UNDEFINED> instruction: 0xf0002800
    310c:			; <UNDEFINED> instruction: 0xf88780a0
    3110:			; <UNDEFINED> instruction: 0xf7fd9054
    3114:	strmi	lr, [r1], -r2, lsr #29
    3118:			; <UNDEFINED> instruction: 0xf7ff4620
    311c:	strtmi	pc, [r1], -r1, ror #16
    3120:			; <UNDEFINED> instruction: 0x4602465b
    3124:	rsbseq	pc, r0, r7, lsl #2
    3128:	blx	ffb4112c <__assert_fail@plt+0xffb40114>
    312c:	ldrtvs	r1, [r8], r1, asr #24
    3130:	stcne	0, cr13, [r2], {29}
    3134:	svcvs	0x003cd025
    3138:			; <UNDEFINED> instruction: 0x6e7cb950
    313c:	rsbls	pc, r8, r7, asr #17
    3140:	blcs	211d4 <__assert_fail@plt+0x201bc>
    3144:	addhi	pc, lr, r0, asr #32
    3148:	stccs	15, cr6, [r0], {60}	; 0x3c
    314c:	addshi	pc, r3, r0, asr #32
    3150:			; <UNDEFINED> instruction: 0xf8874658
    3154:			; <UNDEFINED> instruction: 0xf7fd906c
    3158:			; <UNDEFINED> instruction: 0xf887ee4a
    315c:	stmdacs	r0, {r5, r6, ip, pc}
    3160:	movwcs	sp, #203	; 0xcb
    3164:	subscc	pc, r4, r7, lsl #17
    3168:			; <UNDEFINED> instruction: 0xd1a52c00
    316c:	movwcs	lr, #1991	; 0x7c7
    3170:	rsbls	pc, r8, r7, asr #17
    3174:	rsbcc	pc, ip, r7, lsl #17
    3178:	ldmdbvs	sp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    317c:	umullscs	pc, r8, r7, r8	; <UNPREDICTABLE>
    3180:	cdpvs	6, 7, cr14, cr12, cr4, {4}
    3184:			; <UNDEFINED> instruction: 0xf7fd4620
    3188:	movwcs	lr, #3766	; 0xeb6
    318c:	rsbcc	pc, ip, r7, lsl #17
    3190:			; <UNDEFINED> instruction: 0xe79266b8
    3194:			; <UNDEFINED> instruction: 0xf8c72300
    3198:			; <UNDEFINED> instruction: 0xf88790a0
    319c:			; <UNDEFINED> instruction: 0xf8879098
    31a0:	ldrbt	r3, [sp], -r4, lsr #1
    31a4:			; <UNDEFINED> instruction: 0xf7fd4658
    31a8:	stmdacs	r0, {r1, r5, r9, sl, fp, sp, lr, pc}
    31ac:			; <UNDEFINED> instruction: 0xf887d04f
    31b0:			; <UNDEFINED> instruction: 0xf7fd9054
    31b4:			; <UNDEFINED> instruction: 0x4601ee52
    31b8:			; <UNDEFINED> instruction: 0xf7ff4620
    31bc:			; <UNDEFINED> instruction: 0x465bf811
    31c0:	strmi	r4, [r2], -r1, lsr #12
    31c4:	rsbseq	pc, r0, r7, lsl #2
    31c8:	blx	fe7411cc <__assert_fail@plt+0xfe7401b4>
    31cc:	ldrtvs	r1, [r8], r6, asr #24
    31d0:	stcne	0, cr13, [r4], {45}	; 0x2d
    31d4:	svcvs	0x003cd032
    31d8:	vsubvs.f16	s23, s24, s0	; <UNPREDICTABLE>
    31dc:	rsbls	pc, r8, r7, asr #17
    31e0:	blcs	21274 <__assert_fail@plt+0x2025c>
    31e4:	svcvs	0x003cd13e
    31e8:	cmple	r4, r0, lsl #24
    31ec:			; <UNDEFINED> instruction: 0xf8874658
    31f0:			; <UNDEFINED> instruction: 0xf7fd906c
    31f4:			; <UNDEFINED> instruction: 0xf887edfc
    31f8:	stmdacs	r0, {r5, r6, ip, pc}
    31fc:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {1}
    3200:			; <UNDEFINED> instruction: 0xf8872300
    3204:			; <UNDEFINED> instruction: 0xe6773054
    3208:			; <UNDEFINED> instruction: 0x009cf8d7
    320c:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3210:			; <UNDEFINED> instruction: 0xf8872300
    3214:			; <UNDEFINED> instruction: 0xf8879098
    3218:			; <UNDEFINED> instruction: 0xf8c730a4
    321c:	ldrt	r0, [pc], -r0, lsr #1
    3220:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    3224:	blcs	1ef1c <__assert_fail@plt+0x1df04>
    3228:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    322c:	movwcs	lr, #1636	; 0x664
    3230:			; <UNDEFINED> instruction: 0xf8c76e7c
    3234:			; <UNDEFINED> instruction: 0xf8879068
    3238:	strbt	r3, [r1], -ip, rrx
    323c:			; <UNDEFINED> instruction: 0x46206e7c
    3240:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    3244:			; <UNDEFINED> instruction: 0xf8872300
    3248:	ldrtvs	r3, [r8], ip, rrx
    324c:	blmi	43cbb4 <__assert_fail@plt+0x43bb9c>
    3250:	ldmdbmi	r0, {r1, r2, r4, r7, r9, sp}
    3254:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    3258:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    325c:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    3260:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    3264:	adcscs	r4, r2, #13312	; 0x3400
    3268:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    326c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3270:			; <UNDEFINED> instruction: 0xf7fd4478
    3274:			; <UNDEFINED> instruction: 0xf7ffeed2
    3278:	svclt	0x0000fceb
    327c:	andeq	r2, r1, sl, lsr #4
    3280:	andeq	r0, r0, r0, lsl r1
    3284:	andeq	r2, r1, ip, lsl #4
    3288:	andeq	r0, r0, ip, lsl #2
    328c:	andeq	r1, r1, r8, lsr pc
    3290:	strdeq	r1, [r0], -lr
    3294:	ldrdeq	r1, [r0], -ip
    3298:	strdeq	r1, [r0], -sl
    329c:	andeq	r1, r0, r8, ror #15
    32a0:	andeq	r1, r0, r6, asr #13
    32a4:	strdeq	r1, [r0], -ip
    32a8:	svcmi	0x00f0e92d
    32ac:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    32b0:			; <UNDEFINED> instruction: 0xf8df8b02
    32b4:			; <UNDEFINED> instruction: 0xf8df28e0
    32b8:	ldrbtmi	r3, [sl], #-2272	; 0xfffff720
    32bc:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    32c0:	ldrbtmi	fp, [ip], #-209	; 0xffffff2f
    32c4:	tstls	r2, r5
    32c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    32cc:			; <UNDEFINED> instruction: 0xf04f934f
    32d0:			; <UNDEFINED> instruction: 0xf7fd0300
    32d4:	stmdacs	r1, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    32d8:	blls	b9440 <__assert_fail@plt+0xb8428>
    32dc:	mulhi	r0, r3, r8
    32e0:	svceq	0x0000f1b8
    32e4:	bls	1774cc <__assert_fail@plt+0x1764b4>
    32e8:	beq	7f6fc <__assert_fail@plt+0x7e6e4>
    32ec:	stccs	8, cr7, [r0], {20}
    32f0:	addshi	pc, fp, r0
    32f4:	strcs	r9, [r0, #-2818]	; 0xfffff4fe
    32f8:	bleq	83f734 <__assert_fail@plt+0x83e71c>
    32fc:	andge	pc, ip, sp, asr #17
    3300:	andeq	pc, r1, #-1073741776	; 0xc0000030
    3304:	andslt	pc, r0, sp, asr #17
    3308:			; <UNDEFINED> instruction: 0xe014f8dd
    330c:	strtmi	r4, [r9], ip, lsr #13
    3310:	ldrmi	r2, [sl], r1
    3314:	andls	r4, r2, #162529280	; 0x9b00000
    3318:	movwls	lr, #4128	; 0x1020
    331c:	svceq	0x0000f1ba
    3320:	ldrbmi	sp, [r0], -ip
    3324:	smlatbeq	r9, r6, fp, lr
    3328:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    332c:	strmi	r9, [r2], #2817	; 0xb01
    3330:	mulcs	r0, sl, r8
    3334:			; <UNDEFINED> instruction: 0xf0402a00
    3338:			; <UNDEFINED> instruction: 0x46b182f7
    333c:			; <UNDEFINED> instruction: 0xf7fd4658
    3340:	blls	13eab0 <__assert_fail@plt+0x13da98>
    3344:			; <UNDEFINED> instruction: 0x46024659
    3348:			; <UNDEFINED> instruction: 0xf7ff4638
    334c:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
    3350:	strhi	pc, [r5], #-64	; 0xffffffc0
    3354:			; <UNDEFINED> instruction: 0x4682783c
    3358:			; <UNDEFINED> instruction: 0x46b446be
    335c:			; <UNDEFINED> instruction: 0xf10545a0
    3360:			; <UNDEFINED> instruction: 0xf10c0501
    3364:			; <UNDEFINED> instruction: 0xf10e0601
    3368:	suble	r0, r6, r1, lsl #14
    336c:	stccs	8, cr7, [r0], {60}	; 0x3c
    3370:	stccs	0, cr13, [r9, #-364]	; 0xfffffe94
    3374:	movwcs	fp, #3988	; 0xf94
    3378:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    337c:	rscle	r2, fp, r0, lsl #22
    3380:	addeq	lr, r5, #5120	; 0x1400
    3384:	sbcle	r4, r8, #1610612745	; 0x60000009
    3388:			; <UNDEFINED> instruction: 0xe7e54618
    338c:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3390:	ldmdavc	r0!, {r1, r3, r8, sl, fp, sp, pc}
    3394:	strls	r2, [sp], -r0, lsl #6
    3398:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    339c:	andcc	pc, ip, r9, lsl #17
    33a0:	ldreq	pc, [pc], -r0
    33a4:	movwcc	lr, #2501	; 0x9c5
    33a8:			; <UNDEFINED> instruction: 0xf8890942
    33ac:			; <UNDEFINED> instruction: 0xf8543000
    33b0:			; <UNDEFINED> instruction: 0xf8588001
    33b4:	rscsmi	r2, r2, r2, lsr #32
    33b8:	streq	pc, [r1], #-18	; 0xffffffee
    33bc:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    33c0:			; <UNDEFINED> instruction: 0xf8c92301
    33c4:			; <UNDEFINED> instruction: 0xf8c9001c
    33c8:			; <UNDEFINED> instruction: 0xf8893014
    33cc:			; <UNDEFINED> instruction: 0xf8893018
    33d0:			; <UNDEFINED> instruction: 0xf8d9300c
    33d4:	bllt	fe8cf44c <__assert_fail@plt+0xfe8ce434>
    33d8:			; <UNDEFINED> instruction: 0xf8df9805
    33dc:			; <UNDEFINED> instruction: 0xf8df27c8
    33e0:	ldrbtmi	r3, [sl], #-1976	; 0xfffff848
    33e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33e8:	subsmi	r9, sl, pc, asr #22
    33ec:	bichi	pc, lr, #64	; 0x40
    33f0:	ldc	0, cr11, [sp], #324	; 0x144
    33f4:	pop	{r1, r8, r9, fp, pc}
    33f8:			; <UNDEFINED> instruction: 0xf89b8ff0
    33fc:	blcs	f408 <__assert_fail@plt+0xe3f0>
    3400:			; <UNDEFINED> instruction: 0x83a1f000
    3404:	bl	a9c14 <__assert_fail@plt+0xa8bfc>
    3408:	bls	c4440 <__assert_fail@plt+0xc3428>
    340c:	strd	r4, [r8], -r4	; <UNPREDICTABLE>
    3410:	bl	93e7c <__assert_fail@plt+0x92e64>
    3414:			; <UNDEFINED> instruction: 0xd1a90604
    3418:	svccc	0x0001f812
    341c:			; <UNDEFINED> instruction: 0xf0002b00
    3420:			; <UNDEFINED> instruction: 0xf81c82e2
    3424:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    3428:	strdcs	sp, [r0], -r2
    342c:			; <UNDEFINED> instruction: 0xf8d9e7d5
    3430:			; <UNDEFINED> instruction: 0xf7fd0010
    3434:			; <UNDEFINED> instruction: 0xf889ed60
    3438:			; <UNDEFINED> instruction: 0xf8894018
    343c:			; <UNDEFINED> instruction: 0xf8c9600c
    3440:	movwcs	r0, #20
    3444:			; <UNDEFINED> instruction: 0xc014f8dd
    3448:	ldrmi	r9, [pc], -r2, lsl #16
    344c:	movwls	r4, #5662	; 0x161e
    3450:	bge	628074 <__assert_fail@plt+0x62705c>
    3454:	subscc	pc, ip, sp, lsl #17
    3458:	tstls	r8, #622592	; 0x98000
    345c:			; <UNDEFINED> instruction: 0xf88d2501
    3460:	cdp	0, 0, cr3, cr8, cr8, {3}
    3464:			; <UNDEFINED> instruction: 0xf88d2a10
    3468:	mcr	0, 0, r3, cr8, cr4, {4}
    346c:			; <UNDEFINED> instruction: 0x93261a90
    3470:			; <UNDEFINED> instruction: 0xf88d4664
    3474:	tstls	r9, #160	; 0xa0
    3478:			; <UNDEFINED> instruction: 0xf89d9327
    347c:	strls	r3, [r4, #-148]	; 0xffffff6c
    3480:			; <UNDEFINED> instruction: 0xf8cd901b
    3484:			; <UNDEFINED> instruction: 0xf8cdc0a4
    3488:	blcs	274c0 <__assert_fail@plt+0x264a8>
    348c:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    3490:			; <UNDEFINED> instruction: 0xf0037823
    3494:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    3498:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    349c:			; <UNDEFINED> instruction: 0x07db40d3
    34a0:			; <UNDEFINED> instruction: 0x81b1f140
    34a4:			; <UNDEFINED> instruction: 0x932a2301
    34a8:			; <UNDEFINED> instruction: 0xf88d7824
    34ac:			; <UNDEFINED> instruction: 0xf88d50ac
    34b0:	strtls	r5, [ip], #-160	; 0xffffff60
    34b4:	adcsle	r2, r8, r0, lsl #24
    34b8:	bls	6a0d0 <__assert_fail@plt+0x690b8>
    34bc:	svclt	0x00942a09
    34c0:			; <UNDEFINED> instruction: 0xf0032300
    34c4:	blcs	40d0 <__assert_fail@plt+0x30b8>
    34c8:	orrshi	pc, fp, r0
    34cc:	bl	a9cd8 <__assert_fail@plt+0xa8cc0>
    34d0:	addsmi	r0, r6, #536870920	; 0x20000008
    34d4:	movwls	fp, #20284	; 0x4f3c
    34d8:			; <UNDEFINED> instruction: 0xf0803601
    34dc:	stmdbls	r3, {r0, r2, r4, r5, r7, r8, pc}
    34e0:	blcs	22d14 <__assert_fail@plt+0x21cfc>
    34e4:	msrhi	SPSR_x, r0
    34e8:	stmibvs	fp, {r2, r3, r5, r9, fp, ip, pc}^
    34ec:			; <UNDEFINED> instruction: 0xf040429a
    34f0:			; <UNDEFINED> instruction: 0xf10d80d3
    34f4:			; <UNDEFINED> instruction: 0xf10d0e94
    34f8:			; <UNDEFINED> instruction: 0xf50d0ccc
    34fc:	ldm	lr!, {r2, r7, r8, fp, ip, sp, lr}
    3500:	stmia	ip!, {r0, r1, r2, r3}
    3504:	ldm	lr!, {r0, r1, r2, r3}
    3508:			; <UNDEFINED> instruction: 0xf88d000f
    350c:	stmia	ip!, {r3, r4, r6, r7, ip, sp, lr}
    3510:	ldm	lr!, {r0, r1, r2, r3}
    3514:	ldcls	0, cr0, [r7], #-60	; 0xffffffc4
    3518:	andeq	lr, pc, ip, lsr #17
    351c:	muleq	r3, lr, r8
    3520:	stm	ip, {r3, r4, r5, r8, r9, fp, ip, pc}
    3524:	ldrmi	r0, [ip], #-3
    3528:	blls	a860c <__assert_fail@plt+0xa75f4>
    352c:			; <UNDEFINED> instruction: 0xf88d9742
    3530:	ldmdavc	sl, {r4, r8, ip, sp, lr}
    3534:			; <UNDEFINED> instruction: 0xf0029345
    3538:			; <UNDEFINED> instruction: 0xf88d0b1f
    353c:	ldmdbeq	r3, {r2, r8, ip, sp, lr}^
    3540:	andvc	pc, r4, r9, asr #17
    3544:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3548:	blx	301dde <__assert_fail@plt+0x300dc6>
    354c:	bleq	7f5c0 <__assert_fail@plt+0x7e5a8>
    3550:	subhi	pc, sp, #0
    3554:	movwcs	r4, #5652	; 0x1614
    3558:	movtls	r9, #25160	; 0x6248
    355c:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    3560:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    3564:			; <UNDEFINED> instruction: 0xf0002c00
    3568:	mcrrls	3, 1, r8, r5, cr3
    356c:	strcc	r9, [r1], -r6, asr #22
    3570:	blvc	fe4409ac <__assert_fail@plt+0xfe43f994>
    3574:	tstvc	r0, sp, lsl #17	; <UNPREDICTABLE>
    3578:			; <UNDEFINED> instruction: 0xf89d441c
    357c:	strbls	r3, [r5], #-260	; 0xfffffefc
    3580:	cmple	r1, r0, lsl #22
    3584:			; <UNDEFINED> instruction: 0xf0037823
    3588:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    358c:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3590:			; <UNDEFINED> instruction: 0x07da40d3
    3594:	tsthi	r0, r0, asr #2	; <UNPREDICTABLE>
    3598:	movtls	r2, #25345	; 0x6301
    359c:			; <UNDEFINED> instruction: 0xf88d7824
    35a0:			; <UNDEFINED> instruction: 0xf88d511c
    35a4:	strbls	r5, [r8], #-272	; 0xfffffef0
    35a8:	rsble	r2, r9, r0, lsl #24
    35ac:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    35b0:			; <UNDEFINED> instruction: 0xf0402b00
    35b4:			; <UNDEFINED> instruction: 0xf89d80df
    35b8:			; <UNDEFINED> instruction: 0xf10d30cc
    35bc:			; <UNDEFINED> instruction: 0x9c370ad0
    35c0:			; <UNDEFINED> instruction: 0xf0402b00
    35c4:	stmdavc	r3!, {r1, r2, r3, r5, r7, pc}
    35c8:	andseq	pc, pc, #3
    35cc:			; <UNDEFINED> instruction: 0xf858095b
    35d0:	sbcsmi	r3, r3, r3, lsr #32
    35d4:			; <UNDEFINED> instruction: 0xf14007d9
    35d8:	movwcs	r8, #4250	; 0x109a
    35dc:	stmdavc	r4!, {r3, r4, r5, r8, r9, ip, pc}
    35e0:	rscpl	pc, r4, sp, lsl #17
    35e4:	sbcspl	pc, r8, sp, lsl #17
    35e8:	cfstrscs	mvf9, [r0], {58}	; 0x3a
    35ec:	svcge	0x001df43f
    35f0:			; <UNDEFINED> instruction: 0x311cf89d
    35f4:	suble	r2, fp, r0, lsl #22
    35f8:	blne	29720 <__assert_fail@plt+0x28708>
    35fc:	andcs	fp, r1, r8, lsl pc
    3600:	stmdacs	r0, {r1, r4, r5, r6, sl, fp, ip}
    3604:	blls	df7b2c <__assert_fail@plt+0xdf6b14>
    3608:	bls	e14e68 <__assert_fail@plt+0xe13e50>
    360c:	ldrmi	r9, [r3], #-3141	; 0xfffff3bb
    3610:			; <UNDEFINED> instruction: 0xf89d9337
    3614:	bls	118fa2c <__assert_fail@plt+0x118ea14>
    3618:	sbcseq	pc, r8, sp, lsl #17
    361c:			; <UNDEFINED> instruction: 0xf88d4414
    3620:	strbls	r0, [r5], #-272	; 0xfffffef0
    3624:	adcle	r2, sp, r0, lsl #22
    3628:	ldc	7, cr15, [r6], {253}	; 0xfd
    362c:	strtmi	r4, [r0], -r1, lsl #12
    3630:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
    3634:	strtmi	r4, [r1], -fp, asr #12
    3638:	ldrbmi	r4, [r8], -r2, lsl #12
    363c:			; <UNDEFINED> instruction: 0xf862f7ff
    3640:	subls	r1, r6, r3, asr #24
    3644:	sbchi	pc, r4, r0
    3648:			; <UNDEFINED> instruction: 0xf0001c84
    364c:	mcrrls	0, 12, r8, r8, cr8
    3650:	blls	1171b98 <__assert_fail@plt+0x1170b80>
    3654:	subls	r2, r6, #268435456	; 0x10000000
    3658:	blcs	216cc <__assert_fail@plt+0x206b4>
    365c:	addhi	pc, sp, #64	; 0x40
    3660:	stccs	12, cr9, [r0], {72}	; 0x48
    3664:	eorhi	pc, r4, #64	; 0x40
    3668:			; <UNDEFINED> instruction: 0xf88d4648
    366c:			; <UNDEFINED> instruction: 0xf7fd511c
    3670:			; <UNDEFINED> instruction: 0xb108ebbe
    3674:	smlabbvc	r4, sp, r8, pc	; <UNPREDICTABLE>
    3678:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    367c:	orrsle	r2, r5, r0, lsl #24
    3680:	strt	r9, [sl], r9, lsr #16
    3684:			; <UNDEFINED> instruction: 0xf88d2301
    3688:	teqls	r8, #228	; 0xe4
    368c:	sbcspl	pc, r8, sp, lsl #17
    3690:	blls	11a9f78 <__assert_fail@plt+0x11a8f60>
    3694:			; <UNDEFINED> instruction: 0xd077429a
    3698:	eormi	lr, r9, #3620864	; 0x374000
    369c:	ldrmi	r9, [r4], #-2817	; 0xfffff4ff
    36a0:	adcvc	pc, r0, sp, lsl #17
    36a4:	movwls	r3, #4865	; 0x1301
    36a8:	umullscc	pc, r4, sp, r8	; <UNPREDICTABLE>
    36ac:	blcs	28758 <__assert_fail@plt+0x27740>
    36b0:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    36b4:	bl	ff4416b0 <__assert_fail@plt+0xff440698>
    36b8:	strtmi	r4, [r0], -r1, lsl #12
    36bc:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
    36c0:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
    36c4:			; <UNDEFINED> instruction: 0x46023a90
    36c8:			; <UNDEFINED> instruction: 0xf7ffa82c
    36cc:	mcrrne	8, 1, pc, r4, cr11	; <UNPREDICTABLE>
    36d0:			; <UNDEFINED> instruction: 0xf000902a
    36d4:	stcne	0, cr8, [r1], {162}	; 0xa2
    36d8:	cmnhi	ip, r0	; <UNPREDICTABLE>
    36dc:	ldmdblt	r0, {r2, r3, r5, sl, fp, ip, pc}^
    36e0:	movwcs	r9, #7209	; 0x1c29
    36e4:	stmdavc	r3!, {r1, r3, r5, r8, r9, ip, pc}
    36e8:			; <UNDEFINED> instruction: 0xf0402b00
    36ec:	sfmls	f0, 1, [ip], #-280	; 0xfffffee8
    36f0:			; <UNDEFINED> instruction: 0xf0402c00
    36f4:	mrc	1, 0, r8, cr8, cr13, {6}
    36f8:			; <UNDEFINED> instruction: 0xf88d0a90
    36fc:			; <UNDEFINED> instruction: 0xf7fd50ac
    3700:	tstlt	r8, r6, ror fp
    3704:	addsvc	pc, r4, sp, lsl #17
    3708:	adcpl	pc, r0, sp, lsl #17
    370c:			; <UNDEFINED> instruction: 0xf10de6d2
    3710:			; <UNDEFINED> instruction: 0x46500ad0
    3714:	bl	1ac1710 <__assert_fail@plt+0x1ac06f8>
    3718:			; <UNDEFINED> instruction: 0xf0002800
    371c:			; <UNDEFINED> instruction: 0xf88d8225
    3720:			; <UNDEFINED> instruction: 0xf7fd50cc
    3724:			; <UNDEFINED> instruction: 0x4601eb9a
    3728:			; <UNDEFINED> instruction: 0xf7fe4620
    372c:			; <UNDEFINED> instruction: 0x4653fd59
    3730:	strmi	r4, [r2], -r1, lsr #12
    3734:			; <UNDEFINED> instruction: 0xf7fea83a
    3738:	mcrrne	15, 14, pc, r2, cr5	; <UNPREDICTABLE>
    373c:	adcle	r9, r1, r8, lsr r0
    3740:	subsle	r1, r5, r3, lsl #25
    3744:	ldmdblt	r0, {r1, r3, r4, r5, sl, fp, ip, pc}^
    3748:	andcs	r9, r1, #56320	; 0xdc00
    374c:	ldmdavc	fp, {r3, r4, r5, r9, ip, pc}
    3750:			; <UNDEFINED> instruction: 0xf0402b00
    3754:	lfmls	f0, 1, [sl], #-72	; 0xffffffb8
    3758:			; <UNDEFINED> instruction: 0xf0402c00
    375c:	ldrbmi	r8, [r0], -r9, lsr #3
    3760:	rscpl	pc, r4, sp, lsl #17
    3764:	bl	10c1760 <__assert_fail@plt+0x10c0748>
    3768:			; <UNDEFINED> instruction: 0xf88db108
    376c:			; <UNDEFINED> instruction: 0xf88d70cc
    3770:			; <UNDEFINED> instruction: 0xe73a50d8
    3774:	smlalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    3778:	blcs	2a868 <__assert_fail@plt+0x29850>
    377c:	svcge	0x0035f47f
    3780:	blls	11aa068 <__assert_fail@plt+0x11a9050>
    3784:			; <UNDEFINED> instruction: 0xd187429a
    3788:	ldmdals	r7!, {r0, r2, r6, r8, fp, ip, pc}
    378c:	bl	d41788 <__assert_fail@plt+0xd40770>
    3790:	svclt	0x00183800
    3794:	ldr	r2, [r3, -r1]!
    3798:			; <UNDEFINED> instruction: 0xf7fd4648
    379c:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
    37a0:	mvnhi	pc, r0
    37a4:	smlabbpl	r4, sp, r8, pc	; <UNPREDICTABLE>
    37a8:			; <UNDEFINED> instruction: 0x3601e73e
    37ac:	bls	aaa3c0 <__assert_fail@plt+0xaa93a8>
    37b0:	ldmdbvs	fp, {r0, r3, r5, sl, fp, ip, pc}^
    37b4:			; <UNDEFINED> instruction: 0xf47f429a
    37b8:	blls	ef584 <__assert_fail@plt+0xee56c>
    37bc:	andls	r4, r6, #32, 12	; 0x2000000
    37c0:			; <UNDEFINED> instruction: 0xf7fd6919
    37c4:	bls	1be434 <__assert_fail@plt+0x1bd41c>
    37c8:			; <UNDEFINED> instruction: 0xf47f2800
    37cc:	ldr	sl, [r0], r7, ror #30
    37d0:			; <UNDEFINED> instruction: 0xf88d2301
    37d4:	movtls	r7, #24860	; 0x611c
    37d8:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    37dc:	stmdals	r5, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    37e0:	bl	fe2417dc <__assert_fail@plt+0xfe2407c4>
    37e4:	tstvc	ip, sp, lsl #17	; <UNPREDICTABLE>
    37e8:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    37ec:	ldrb	r9, [sp], r6, asr #32
    37f0:			; <UNDEFINED> instruction: 0xf7fd9837
    37f4:			; <UNDEFINED> instruction: 0xf88deb80
    37f8:			; <UNDEFINED> instruction: 0xf88d70e4
    37fc:	ldrsbtls	r5, [r8], -r8
    3800:	strcc	lr, [r1], -r6, asr #14
    3804:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx11
    3808:			; <UNDEFINED> instruction: 0xf7fd0a90
    380c:	stmdacs	r0, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3810:			; <UNDEFINED> instruction: 0x81aaf000
    3814:	addspl	pc, r4, sp, lsl #17
    3818:	movwcs	lr, #5964	; 0x174c
    381c:	adcvc	pc, ip, sp, lsl #17
    3820:			; <UNDEFINED> instruction: 0xf88d932a
    3824:	blls	117aac <__assert_fail@plt+0x116a94>
    3828:	bcs	26a034 <__assert_fail@plt+0x26901c>
    382c:	movwcs	fp, #3988	; 0xf94
    3830:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3834:	adcsle	r2, r8, r0, lsl #22
    3838:	bl	aa044 <__assert_fail@plt+0xa902c>
    383c:	addsmi	r0, r6, #536870920	; 0x20000008
    3840:	movwls	fp, #20284	; 0x4f3c
    3844:			; <UNDEFINED> instruction: 0xd3b13601
    3848:			; <UNDEFINED> instruction: 0xf89d9a07
    384c:	bl	fed8f9f4 <__assert_fail@plt+0xfed8e9dc>
    3850:			; <UNDEFINED> instruction: 0xf0000902
    3854:	ldflsd	f0, [fp], {122}	; 0x7a
    3858:			; <UNDEFINED> instruction: 0xf89db183
    385c:	ldcls	0, cr3, [lr], {116}	; 0x74
    3860:	stfcsd	f3, [r0], {19}
    3864:	teqhi	fp, r0	; <UNPREDICTABLE>
    3868:	blls	72a8dc <__assert_fail@plt+0x7298c4>
    386c:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    3870:	rsbvc	pc, r8, sp, lsl #17
    3874:	ldrls	r4, [fp], #-1052	; 0xfffffbe4
    3878:	subsle	r4, sl, r3, lsr #13
    387c:			; <UNDEFINED> instruction: 0x305cf89d
    3880:	stmdavc	r3!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}
    3884:	andseq	pc, pc, #3
    3888:			; <UNDEFINED> instruction: 0xf858095b
    388c:	sbcsmi	r3, r3, r3, lsr #32
    3890:	strle	r0, [r8, #-2010]	; 0xfffff826
    3894:	tstls	ip, #67108864	; 0x4000000
    3898:			; <UNDEFINED> instruction: 0xf88d7824
    389c:			; <UNDEFINED> instruction: 0xf88d5074
    38a0:	ldrls	r5, [lr], #-104	; 0xffffff98
    38a4:	mrc	7, 0, lr, cr8, cr13, {6}
    38a8:			; <UNDEFINED> instruction: 0xf7fd0a10
    38ac:	stmdacs	r0, {r5, r7, r9, fp, sp, lr, pc}
    38b0:	cmphi	sl, r0	; <UNPREDICTABLE>
    38b4:	subspl	pc, ip, sp, lsl #17
    38b8:	b	ff3c18b4 <__assert_fail@plt+0xff3c089c>
    38bc:	strtmi	r4, [r0], -r1, lsl #12
    38c0:	stc2	7, cr15, [lr], {254}	; 0xfe
    38c4:	bcc	43f12c <__assert_fail@plt+0x43e114>
    38c8:	strmi	r4, [r2], -r1, lsr #12
    38cc:			; <UNDEFINED> instruction: 0xf7fea81e
    38d0:	mcrrne	15, 1, pc, r3, cr9	; <UNPREDICTABLE>
    38d4:	andsle	r9, sl, ip, lsl r0
    38d8:	andsle	r1, sp, r4, lsl #25
    38dc:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    38e0:	movwcs	r9, #7195	; 0x1c1b
    38e4:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    38e8:			; <UNDEFINED> instruction: 0xf0402b00
    38ec:	ldflsd	f0, [lr], {70}	; 0x46
    38f0:			; <UNDEFINED> instruction: 0xf0402c00
    38f4:	mrc	0, 0, r8, cr8, cr13, {6}
    38f8:			; <UNDEFINED> instruction: 0xf88d0a10
    38fc:			; <UNDEFINED> instruction: 0xf7fd5074
    3900:	tstlt	r8, r6, ror sl
    3904:	subsvc	pc, ip, sp, lsl #17
    3908:	rsbpl	pc, r8, sp, lsl #17
    390c:	movwcs	lr, #6057	; 0x17a9
    3910:	rsbsvc	pc, r4, sp, lsl #17
    3914:			; <UNDEFINED> instruction: 0xe7a7931c
    3918:			; <UNDEFINED> instruction: 0x46209c1b
    391c:	b	ffac1918 <__assert_fail@plt+0xffac0900>
    3920:	rsbsvc	pc, r4, sp, lsl #17
    3924:			; <UNDEFINED> instruction: 0xe7a0901c
    3928:	ssatmi	r4, #18, r8, lsl #12
    392c:			; <UNDEFINED> instruction: 0xf8dde514
    3930:			; <UNDEFINED> instruction: 0xf89db06c
    3934:	ldmiblt	fp, {r2, r3, r4, r6, ip, sp}
    3938:	mulcc	r0, fp, r8
    393c:	andseq	pc, pc, #3
    3940:			; <UNDEFINED> instruction: 0xf858095b
    3944:	sbcsmi	r3, r3, r3, lsr #32
    3948:			; <UNDEFINED> instruction: 0xf10007d9
    394c:	cdp	0, 1, cr8, cr8, cr0, {7}
    3950:			; <UNDEFINED> instruction: 0xf7fd0a10
    3954:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
    3958:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    395c:	subspl	pc, ip, sp, lsl #17
    3960:	b	1ec195c <__assert_fail@plt+0x1ec0944>
    3964:	ldrbmi	r4, [r8], -r1, lsl #12
    3968:	ldc2	7, cr15, [sl], #-1016	; 0xfffffc08
    396c:	bcc	43f1d4 <__assert_fail@plt+0x43e1bc>
    3970:			; <UNDEFINED> instruction: 0x46024659
    3974:			; <UNDEFINED> instruction: 0xf7fea81e
    3978:	mcrrne	14, 12, pc, r2, cr5	; <UNPREDICTABLE>
    397c:			; <UNDEFINED> instruction: 0xf000901c
    3980:	stcne	0, cr8, [r3], {219}	; 0xdb
    3984:	sbchi	pc, sp, r0
    3988:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    398c:	movwcs	r9, #7195	; 0x1c1b
    3990:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    3994:			; <UNDEFINED> instruction: 0xf0402b00
    3998:	ldcls	0, cr8, [lr], {240}	; 0xf0
    399c:			; <UNDEFINED> instruction: 0xf0402c00
    39a0:	cdp	0, 1, cr8, cr8, cr7, {4}
    39a4:			; <UNDEFINED> instruction: 0xf88d0a10
    39a8:			; <UNDEFINED> instruction: 0xf7fd5074
    39ac:	tstlt	r8, r0, lsr #20
    39b0:	subsvc	pc, ip, sp, lsl #17
    39b4:	rsbpl	pc, r8, sp, lsl #17
    39b8:			; <UNDEFINED> instruction: 0xf0002c00
    39bc:			; <UNDEFINED> instruction: 0xf89d8095
    39c0:	movwcs	r2, #4268	; 0x10ac
    39c4:	ldclne	3, cr9, [r3], #-16
    39c8:	ldrmi	r9, [lr], -r7, lsl #12
    39cc:			; <UNDEFINED> instruction: 0xf47f2a00
    39d0:	strbt	sl, [fp], r6, lsl #27
    39d4:			; <UNDEFINED> instruction: 0xf7fd9829
    39d8:			; <UNDEFINED> instruction: 0xf88dea8e
    39dc:			; <UNDEFINED> instruction: 0xf88d70ac
    39e0:	eorls	r5, sl, r0, lsr #1
    39e4:			; <UNDEFINED> instruction: 0x4670e71f
    39e8:	ands	pc, r4, sp, asr #17
    39ec:			; <UNDEFINED> instruction: 0x4648e4f5
    39f0:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39f4:			; <UNDEFINED> instruction: 0xf0002800
    39f8:			; <UNDEFINED> instruction: 0xf88d80b7
    39fc:			; <UNDEFINED> instruction: 0xf7fd5104
    3a00:			; <UNDEFINED> instruction: 0x9c02ea2c
    3a04:	strtmi	r4, [r0], -r1, lsl #12
    3a08:	blx	ffac1a0a <__assert_fail@plt+0xffac09f2>
    3a0c:	strbmi	r4, [fp], -r1, lsr #12
    3a10:	stmdage	r8, {r1, r9, sl, lr}^
    3a14:	mrc2	7, 3, pc, cr6, cr14, {7}
    3a18:	subls	r1, r6, r4, asr #24
    3a1c:	stcne	0, cr13, [r1], {89}	; 0x59
    3a20:	mcrrls	0, 6, sp, r8, cr13
    3a24:	mcrrls	9, 4, fp, r5, cr8	; <UNPREDICTABLE>
    3a28:	movtls	r2, #25345	; 0x6301
    3a2c:	blcs	21ac0 <__assert_fail@plt+0x20aa8>
    3a30:	adchi	pc, r3, r0, asr #32
    3a34:	stccs	12, cr9, [r0], {72}	; 0x48
    3a38:			; <UNDEFINED> instruction: 0x4648d13a
    3a3c:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    3a40:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a44:			; <UNDEFINED> instruction: 0xf88db108
    3a48:			; <UNDEFINED> instruction: 0xf88d7104
    3a4c:	str	r5, [r9, #272]	; 0x110
    3a50:			; <UNDEFINED> instruction: 0xf7fd4628
    3a54:	stmdacs	r0, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3a58:	addhi	pc, r6, r0
    3a5c:			; <UNDEFINED> instruction: 0xf8892601
    3a60:			; <UNDEFINED> instruction: 0xf7fd6000
    3a64:	svcls	0x0002e9fa
    3a68:	ldrtmi	r4, [r8], -r1, lsl #12
    3a6c:	blx	fee41a6e <__assert_fail@plt+0xfee40a56>
    3a70:			; <UNDEFINED> instruction: 0x462b4639
    3a74:	ldmdage	r0, {r1, r9, sl, lr}
    3a78:	mcr2	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3a7c:			; <UNDEFINED> instruction: 0xf8c91c41
    3a80:	svclt	0x00020014
    3a84:	andsmi	pc, r8, r9, lsl #17
    3a88:	andsvs	pc, r4, r9, asr #17
    3a8c:	andvs	pc, ip, r9, lsl #17
    3a90:	cfldrdge	mvd15, [r7], {63}	; 0x3f
    3a94:			; <UNDEFINED> instruction: 0xf43f1c82
    3a98:	ldmdblt	r8, {r1, r3, r6, r7, sl, fp, sp, pc}^
    3a9c:			; <UNDEFINED> instruction: 0x3010f8d9
    3aa0:	andsvs	pc, r4, r9, asr #17
    3aa4:	blcs	21b18 <__assert_fail@plt+0x20b00>
    3aa8:			; <UNDEFINED> instruction: 0xf8d9d167
    3aac:	tstlt	fp, ip, lsl r0
    3ab0:			; <UNDEFINED> instruction: 0xf8cef7ff
    3ab4:	strcs	r4, [r1], #-1576	; 0xfffff9d8
    3ab8:	andsmi	pc, r8, r9, lsl #17
    3abc:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ac0:	andmi	pc, ip, r9, lsl #17
    3ac4:			; <UNDEFINED> instruction: 0xf43f2800
    3ac8:	movwcs	sl, #3204	; 0xc84
    3acc:	andcc	pc, r0, r9, lsl #17
    3ad0:	movwcs	lr, #5247	; 0x147f
    3ad4:	movtls	r9, #27717	; 0x6c45
    3ad8:	tstlt	ip, sp, lsl #17	; <UNPREDICTABLE>
    3adc:			; <UNDEFINED> instruction: 0xf89de546
    3ae0:	blcs	fc88 <__assert_fail@plt+0xec70>
    3ae4:	svcge	0x0023f43f
    3ae8:	stmdbls	r2, {r3, sl, fp, sp, pc}
    3aec:	strtmi	r9, [r2], -r5, lsl #16
    3af0:			; <UNDEFINED> instruction: 0xf8bef7ff
    3af4:	stmiblt	r8!, {r2, ip, pc}^
    3af8:	umlalcs	pc, ip, sp, r8	; <UNPREDICTABLE>
    3afc:	mcrrls	7, 6, lr, r5, cr3
    3b00:			; <UNDEFINED> instruction: 0xf7fd4620
    3b04:			; <UNDEFINED> instruction: 0xf88de9f8
    3b08:	subls	fp, r6, ip, lsl r1
    3b0c:	movwcs	lr, #5422	; 0x152e
    3b10:			; <UNDEFINED> instruction: 0xf89b931c
    3b14:			; <UNDEFINED> instruction: 0xf88d4000
    3b18:			; <UNDEFINED> instruction: 0xf88d5074
    3b1c:	ldrls	r5, [lr], #-104	; 0xffffff98
    3b20:	ldmdals	fp, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    3b24:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b28:	rsbsvc	pc, r4, sp, lsl #17
    3b2c:	rsbpl	pc, r8, sp, lsl #17
    3b30:	smlald	r9, r4, ip, r0
    3b34:	ldrb	r6, [r0], #-2080	; 0xfffff7e0
    3b38:			; <UNDEFINED> instruction: 0xf88d2301
    3b3c:	tstls	ip, #116	; 0x74
    3b40:	rsbpl	pc, r8, sp, lsl #17
    3b44:			; <UNDEFINED> instruction: 0x4670e73b
    3b48:	blcs	3cc6c <__assert_fail@plt+0x3bc54>
    3b4c:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    3b50:			; <UNDEFINED> instruction: 0x3074f89d
    3b54:	blcs	2abd4 <__assert_fail@plt+0x29bbc>
    3b58:	svcge	0x0031f43f
    3b5c:			; <UNDEFINED> instruction: 0xf8dde72c
    3b60:			; <UNDEFINED> instruction: 0xf8dbb010
    3b64:	ldrt	r0, [r8], #-0
    3b68:	addscs	r4, r6, #15360	; 0x3c00
    3b6c:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    3b70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3b74:			; <UNDEFINED> instruction: 0xf7fd4478
    3b78:	blmi	3be4c0 <__assert_fail@plt+0x3bd4a8>
    3b7c:	stmdbmi	lr, {r1, r4, r5, r7, r9, sp}
    3b80:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    3b84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3b88:	b	11c1b84 <__assert_fail@plt+0x11c0b6c>
    3b8c:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b90:	b	dc1b8c <__assert_fail@plt+0xdc0b74>
    3b94:	strdeq	r1, [r1], -lr
    3b98:	andeq	r0, r0, r0, lsl r1
    3b9c:	strdeq	r1, [r1], -r6
    3ba0:	andeq	r0, r0, ip, lsl #2
    3ba4:	ldrdeq	r1, [r1], -r6
    3ba8:	andeq	r0, r0, r4, ror #29
    3bac:	andeq	r0, r0, r2, asr #27
    3bb0:	andeq	r0, r0, r0, ror #27
    3bb4:	ldrdeq	r0, [r0], -r2
    3bb8:			; <UNDEFINED> instruction: 0x00000db0
    3bbc:	andeq	r0, r0, r6, ror #27
    3bc0:	svcmi	0x00f0e92d
    3bc4:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    3bc8:	ldrd	pc, [ip, #143]	; 0x8f
    3bcc:			; <UNDEFINED> instruction: 0xf8dfb087
    3bd0:	svcge	0x000ec1cc
    3bd4:	strcs	r4, [r0, #-1278]	; 0xfffffb02
    3bd8:	strls	r4, [r4, -r6, lsl #12]
    3bdc:	ldrmi	r9, [ip], -r0, lsl #10
    3be0:	strmi	r9, [r9], r7, lsl #12
    3be4:			; <UNDEFINED> instruction: 0xf50d9405
    3be8:			; <UNDEFINED> instruction: 0xf85e5481
    3bec:	ldrcc	ip, [r4], #-12
    3bf0:			; <UNDEFINED> instruction: 0x46904610
    3bf4:	ldrdgt	pc, [r0], -ip
    3bf8:	andgt	pc, r0, r4, asr #17
    3bfc:	stceq	0, cr15, [r0], {79}	; 0x4f
    3c00:	strpl	pc, [r3], #1293	; 0x50d
    3c04:	strtmi	r4, [sl], -fp, lsr #12
    3c08:	strtmi	r6, [r9], -r4, lsr #16
    3c0c:			; <UNDEFINED> instruction: 0xf7fd9406
    3c10:	stcge	8, cr14, [fp], {170}	; 0xaa
    3c14:	ldcvs	8, cr15, [r4], {71}	; 0x47
    3c18:	ldcls	8, cr15, [r0], {71}	; 0x47
    3c1c:	svcge	0x000dae0c
    3c20:	svceq	0x0000f1b9
    3c24:	adcshi	pc, r0, r0
    3c28:	beq	a40064 <__assert_fail@plt+0xa3f04c>
    3c2c:	bleq	940068 <__assert_fail@plt+0x93f050>
    3c30:	and	r9, r7, r3, lsl #10
    3c34:			; <UNDEFINED> instruction: 0xf8da6820
    3c38:	bls	cfc40 <__assert_fail@plt+0xcec28>
    3c3c:	strmi	r1, [r2], #-3008	; 0xfffff440
    3c40:			; <UNDEFINED> instruction: 0xb1a39203
    3c44:	strtmi	r9, [r3], -r0, lsl #12
    3c48:			; <UNDEFINED> instruction: 0x46594652
    3c4c:	vst1.16	{d20-d22}, [pc], r0
    3c50:	eorvs	r5, r7, r0, lsl #11
    3c54:			; <UNDEFINED> instruction: 0xf7fd6035
    3c58:	andcc	lr, r1, r6, lsl #17
    3c5c:			; <UNDEFINED> instruction: 0xf7fdd1ea
    3c60:	stmdavs	r3, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    3c64:	rscle	r2, r5, r7, lsl #22
    3c68:			; <UNDEFINED> instruction: 0xf0402b16
    3c6c:	stcls	0, cr8, [r4, #-552]	; 0xfffffdd8
    3c70:	strls	r2, [r0], -r0, lsl #4
    3c74:	cfstrspl	mvf15, [r0], {79}	; 0x4f
    3c78:			; <UNDEFINED> instruction: 0x46234611
    3c7c:			; <UNDEFINED> instruction: 0xf8454640
    3c80:			; <UNDEFINED> instruction: 0xf8457c0c
    3c84:			; <UNDEFINED> instruction: 0xf7fdcc08
    3c88:	andcc	lr, r1, lr, ror #16
    3c8c:	stcls	0, cr13, [r4, #-484]	; 0xfffffe1c
    3c90:	stccc	8, cr15, [ip], {85}	; 0x55
    3c94:	blls	cac18 <__assert_fail@plt+0xc9c00>
    3c98:	ldrshle	r1, [sl], #-141	; 0xffffff73
    3c9c:	ldmdavs	pc, {r0, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    3ca0:	suble	r2, r8, r0, lsl #30
    3ca4:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    3ca8:	movtle	r4, #17067	; 0x42ab
    3cac:	strbmi	r2, [r0], -r0, lsl #6
    3cb0:			; <UNDEFINED> instruction: 0x461a4619
    3cb4:			; <UNDEFINED> instruction: 0xf7fd9300
    3cb8:	blls	13de18 <__assert_fail@plt+0x13ce00>
    3cbc:	strbmi	r9, [r8], -r7, lsl #18
    3cc0:	beq	440354 <__assert_fail@plt+0x43f33c>
    3cc4:	strls	lr, [r4, -r3, asr #18]
    3cc8:	ldcne	8, cr15, [r4], {67}	; 0x43
    3ccc:	tsteq	r4, r3, lsr #3	; <UNPREDICTABLE>
    3cd0:	stcpl	8, cr15, [r8], {67}	; 0x43
    3cd4:	cmnlt	r0, r9, lsl #13
    3cd8:	ldrbmi	r4, [r2], -r3, lsr #12
    3cdc:	strbmi	r4, [r0], -r9, asr #12
    3ce0:			; <UNDEFINED> instruction: 0xf7fd9600
    3ce4:	andcc	lr, r1, r0, asr #16
    3ce8:			; <UNDEFINED> instruction: 0xf8dad037
    3cec:	stmdacs	r0, {}	; <UNPREDICTABLE>
    3cf0:	andcs	sp, r0, #-2147483588	; 0x8000003c
    3cf4:	strbmi	r4, [r0], -r3, lsr #12
    3cf8:			; <UNDEFINED> instruction: 0x96004611
    3cfc:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d00:	eorle	r3, pc, r1
    3d04:			; <UNDEFINED> instruction: 0xf8539b04
    3d08:	stmdacs	r0, {r3, sl, fp}
    3d0c:	blls	178218 <__assert_fail@plt+0x177200>
    3d10:	blls	19bd94 <__assert_fail@plt+0x19ad7c>
    3d14:	stmdbmi	r2!, {r0, r2, r3, r4, sp, lr}
    3d18:	orrpl	pc, r1, #54525952	; 0x3400000
    3d1c:	tstcc	r4, #126976	; 0x1f000
    3d20:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3d24:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3d28:	teqle	r0, r1, asr r0
    3d2c:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    3d30:	pop	{r0, r1, r2, ip, sp, pc}
    3d34:	qsub8mi	r8, r8, r0
    3d38:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d3c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3d40:			; <UNDEFINED> instruction: 0xf7fdd1b4
    3d44:	andcs	lr, ip, #15335424	; 0xea0000
    3d48:			; <UNDEFINED> instruction: 0xf04f4603
    3d4c:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    3d50:	blls	1bdcdc <__assert_fail@plt+0x1bccc4>
    3d54:	andsvs	r4, sp, r8, lsr #12
    3d58:			; <UNDEFINED> instruction: 0xf7fde7dd
    3d5c:	stmdavs	r3, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    3d60:	sbcle	r2, r6, r6, lsl fp
    3d64:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    3d68:			; <UNDEFINED> instruction: 0xd00a42bb
    3d6c:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d70:	ldrtmi	r4, [r8], -r4, lsl #12
    3d74:			; <UNDEFINED> instruction: 0xf7fd6825
    3d78:			; <UNDEFINED> instruction: 0xf04fe828
    3d7c:	strdvs	r3, [r5], -pc	; <UNPREDICTABLE>
    3d80:			; <UNDEFINED> instruction: 0xf04fe7c9
    3d84:			; <UNDEFINED> instruction: 0xe7c630ff
    3d88:	andls	pc, ip, sp, asr #17
    3d8c:			; <UNDEFINED> instruction: 0xf7fde76f
    3d90:			; <UNDEFINED> instruction: 0xf7fde846
    3d94:	svclt	0x0000e936
    3d98:	andeq	r1, r1, r4, ror #5
    3d9c:	andeq	r0, r0, r0, lsl r1
    3da0:	muleq	r1, r8, r1
    3da4:	blmi	15d6704 <__assert_fail@plt+0x15d56ec>
    3da8:	push	{r1, r3, r4, r5, r6, sl, lr}
    3dac:	strdlt	r4, [fp], r0
    3db0:			; <UNDEFINED> instruction: 0x460e58d3
    3db4:	movwls	r6, #38939	; 0x981b
    3db8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3dbc:			; <UNDEFINED> instruction: 0xf7fd9005
    3dc0:			; <UNDEFINED> instruction: 0xf5b0e89a
    3dc4:	strmi	r5, [r7], -r0, lsl #31
    3dc8:	tsteq	r7, r8, lsr pc
    3dcc:	ldclne	0, cr9, [ip], #-24	; 0xffffffe8
    3dd0:			; <UNDEFINED> instruction: 0xf7fd4620
    3dd4:	strmi	lr, [r5], -r0, ror #16
    3dd8:			; <UNDEFINED> instruction: 0xf0002800
    3ddc:	movwcs	r8, #140	; 0x8c
    3de0:			; <UNDEFINED> instruction: 0x461a4630
    3de4:	movwls	r4, #1561	; 0x619
    3de8:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3dec:	svc	0x00baf7fc
    3df0:	beq	64022c <__assert_fail@plt+0x63f214>
    3df4:			; <UNDEFINED> instruction: 0xf10dab08
    3df8:	movwls	r0, #14612	; 0x3914
    3dfc:	strpl	lr, [r7, -sp, asr #19]
    3e00:			; <UNDEFINED> instruction: 0xf7fde01f
    3e04:	stmdavs	r3, {r1, r3, r7, fp, sp, lr, pc}
    3e08:	blcs	59562c <__assert_fail@plt+0x594614>
    3e0c:	blcs	1f7f18 <__assert_fail@plt+0x1f6f00>
    3e10:	blls	1f8388 <__assert_fail@plt+0x1f7370>
    3e14:	svceq	0x0044ebb4
    3e18:	cmpeq	r4, pc, asr #20
    3e1c:	bleq	17ecb0 <__assert_fail@plt+0x17dc98>
    3e20:	strtmi	sp, [r8], -r4, ror #4
    3e24:			; <UNDEFINED> instruction: 0xf7fd9102
    3e28:	stmdbls	r2, {fp, sp, lr, pc}
    3e2c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3e30:	mcrne	0, 2, sp, cr10, cr12, {2}
    3e34:	ldrmi	r4, [sp], -ip, lsl #12
    3e38:	bl	fe894fa0 <__assert_fail@plt+0xfe893f88>
    3e3c:	stmib	sp, {r0, r1, r3, r9}^
    3e40:	blls	c4664 <__assert_fail@plt+0xc364c>
    3e44:			; <UNDEFINED> instruction: 0x46494652
    3e48:	movwls	r4, #1584	; 0x630
    3e4c:			; <UNDEFINED> instruction: 0xf7fc4643
    3e50:	andcc	lr, r1, sl, lsl #31
    3e54:	ldrsb	sp, [ip], -r5
    3e58:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e5c:	strmi	r6, [r2], r3, lsl #16
    3e60:	teqle	r3, r7, lsl #22
    3e64:	bl	fed2aa88 <__assert_fail@plt+0xfed29a70>
    3e68:	b	13c7b80 <__assert_fail@plt+0x13c6b68>
    3e6c:	bl	fe8c6b84 <__assert_fail@plt+0xfe8c5b6c>
    3e70:	eorle	r0, r8, #81920	; 0x14000
    3e74:			; <UNDEFINED> instruction: 0x46284659
    3e78:	svc	0x00d6f7fc
    3e7c:			; <UNDEFINED> instruction: 0xf10bb318
    3e80:			; <UNDEFINED> instruction: 0x465c33ff
    3e84:	bl	156a0 <__assert_fail@plt+0x14688>
    3e88:	bl	fe8c46b4 <__assert_fail@plt+0xfe8c369c>
    3e8c:	stmib	sp, {r0, r3, r8, r9}^
    3e90:	blls	ccab4 <__assert_fail@plt+0xcba9c>
    3e94:	ldrmi	r2, [r1], -r0, lsl #4
    3e98:	movwls	r4, #1584	; 0x630
    3e9c:			; <UNDEFINED> instruction: 0xf7fc4643
    3ea0:	andcc	lr, r1, r2, ror #30
    3ea4:	blls	1f820c <__assert_fail@plt+0x1f71f4>
    3ea8:	lfmne	f2, 2, [r9], {-0}
    3eac:	andsvc	r9, sl, r7, lsl #2
    3eb0:	blne	126a2d4 <__assert_fail@plt+0x12692bc>
    3eb4:	stmdble	sp, {r2, r3, r7, r9, lr}
    3eb8:			; <UNDEFINED> instruction: 0xf7fc4628
    3ebc:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3ec0:			; <UNDEFINED> instruction: 0x4605bf18
    3ec4:	movwcs	lr, #49158	; 0xc006
    3ec8:	andcc	pc, r0, sl, asr #17
    3ecc:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    3ed0:	svc	0x007af7fc
    3ed4:	blmi	2d670c <__assert_fail@plt+0x2d56f4>
    3ed8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3edc:	blls	25df4c <__assert_fail@plt+0x25cf34>
    3ee0:	qaddle	r4, sl, r6
    3ee4:	andlt	r4, fp, r8, lsr #12
    3ee8:	svchi	0x00f0e8bd
    3eec:	eorsvs	r2, fp, ip, lsl #6
    3ef0:			; <UNDEFINED> instruction: 0xf7fce7ec
    3ef4:			; <UNDEFINED> instruction: 0xf7fdef94
    3ef8:	movwcs	lr, #51216	; 0xc810
    3efc:	strb	r6, [r9, r3]!
    3f00:	andeq	r1, r1, r0, lsl r1
    3f04:	andeq	r0, r0, r0, lsl r1
    3f08:	andeq	r0, r1, r0, ror #31
    3f0c:			; <UNDEFINED> instruction: 0x4604b570
    3f10:	teqlt	r3, r3, lsl #16
    3f14:	ldrmi	r4, [r1], -lr, lsl #12
    3f18:			; <UNDEFINED> instruction: 0x46154630
    3f1c:	stc2	7, cr15, [r8], #-1016	; 0xfffffc08
    3f20:			; <UNDEFINED> instruction: 0x4620b930
    3f24:	svc	0x0074f7fc
    3f28:	movtlt	r4, #1540	; 0x604
    3f2c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3f30:	ldrtmi	r4, [r1], -r8, lsr #12
    3f34:	svc	0x00b4f7fc
    3f38:	strmi	r1, [r5], -r3, asr #24
    3f3c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    3f40:			; <UNDEFINED> instruction: 0x4620d0f4
    3f44:			; <UNDEFINED> instruction: 0xf7ff4629
    3f48:	strmi	pc, [r4], -sp, lsr #30
    3f4c:			; <UNDEFINED> instruction: 0x4628b170
    3f50:	svc	0x0002f7fc
    3f54:	ble	ffa4df5c <__assert_fail@plt+0xffa4cf44>
    3f58:	svc	0x00def7fc
    3f5c:	strtmi	r4, [r0], -r5, lsl #12
    3f60:	strcs	r6, [r0], #-2094	; 0xfffff7d2
    3f64:	svc	0x0030f7fc
    3f68:	ldrb	r6, [pc, lr, lsr #32]
    3f6c:	svc	0x00d4f7fc
    3f70:	strtmi	r4, [r8], -r6, lsl #12
    3f74:			; <UNDEFINED> instruction: 0xf7fc6835
    3f78:	ldrshtvs	lr, [r5], -r0
    3f7c:			; <UNDEFINED> instruction: 0xf7fce7d6
    3f80:	movwcs	lr, #53196	; 0xcfcc
    3f84:	ldrb	r6, [r1, r3]
    3f88:	movwcs	fp, #34104	; 0x8538
    3f8c:	andsle	r1, lr, #192, 16	; 0xc00000
    3f90:	svc	0x0080f7fc
    3f94:			; <UNDEFINED> instruction: 0xf100b1d8
    3f98:			; <UNDEFINED> instruction: 0xf64f0208
    3f9c:			; <UNDEFINED> instruction: 0xf6cf7301
    3fa0:	stcmi	3, cr7, [ip], {-0}
    3fa4:	strbcc	pc, [sl, #-1615]	; 0xfffff9b1	; <UNPREDICTABLE>
    3fa8:	ldrmi	pc, [r5, #-705]	; 0xfffffd3f
    3fac:	smlatbcc	r2, r3, fp, pc	; <UNPREDICTABLE>
    3fb0:	subvs	r4, r5, ip, ror r4
    3fb4:	mvnseq	pc, #33	; 0x21
    3fb8:	tstcs	r1, #3072	; 0xc00
    3fbc:	bne	ff4d5848 <__assert_fail@plt+0xff4d4830>
    3fc0:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    3fc4:	eorcs	pc, r3, r1, asr #16
    3fc8:	ldrmi	r6, [r0], -r4
    3fcc:	andcs	fp, r0, #56, 26	; 0xe00
    3fd0:	ldclt	6, cr4, [r8, #-64]!	; 0xffffffc0
    3fd4:	andeq	r1, r1, r4, rrx
    3fd8:			; <UNDEFINED> instruction: 0xf850b138
    3fdc:			; <UNDEFINED> instruction: 0xf64f2c04
    3fe0:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d2[2]
    3fe4:	addsmi	r4, sl, #1409286144	; 0x54000000
    3fe8:	ldrbmi	sp, [r0, -r0]!
    3fec:	tstvc	r1, pc, asr #12	; <UNPREDICTABLE>
    3ff0:	smlabtvc	r0, pc, r6, pc	; <UNPREDICTABLE>
    3ff4:	blx	fe85683e <__assert_fail@plt+0xfe855826>
    3ff8:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
    3ffc:	mvnseq	pc, r3, lsr #32
    4000:	tstcs	r3, r1, lsl #22
    4004:			; <UNDEFINED> instruction: 0xf8521a41
    4008:	blcs	10094 <__assert_fail@plt+0xf07c>
    400c:	addsmi	sp, r8, #237	; 0xed
    4010:	and	sp, sp, r2, lsl #2
    4014:	mulle	r5, r8, r2
    4018:			; <UNDEFINED> instruction: 0xf853461a
    401c:	blcs	13044 <__assert_fail@plt+0x1202c>
    4020:			; <UNDEFINED> instruction: 0xe7e2d1f8
    4024:			; <UNDEFINED> instruction: 0xf8503a08
    4028:	andsvs	r3, r3, r8, lsl #26
    402c:	mcrlt	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4030:	addeq	lr, r1, #2048	; 0x800
    4034:	svclt	0x0000e7f7
    4038:	andeq	r1, r1, sl, lsl r0
    403c:	blmi	1516990 <__assert_fail@plt+0x1515978>
    4040:	push	{r1, r3, r4, r5, r6, sl, lr}
    4044:			; <UNDEFINED> instruction: 0xb09047f0
    4048:			; <UNDEFINED> instruction: 0x460458d3
    404c:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    4050:	movwls	r6, #63515	; 0xf81b
    4054:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4058:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    405c:	stmdacs	r1, {r0, r3, r4, r5, r6, r7, sl, lr}
    4060:	strtmi	sp, [r0], -pc, lsl #16
    4064:	svc	0x0046f7fc
    4068:	bmi	12d5884 <__assert_fail@plt+0x12d486c>
    406c:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    4070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4074:	subsmi	r9, sl, pc, lsl #22
    4078:			; <UNDEFINED> instruction: 0x4628d174
    407c:	pop	{r4, ip, sp, pc}
    4080:			; <UNDEFINED> instruction: 0xf10d87f0
    4084:	movwcs	r0, #2056	; 0x808
    4088:	movwls	r4, #9757	; 0x261d
    408c:	andscc	pc, r0, sp, lsl #17
    4090:			; <UNDEFINED> instruction: 0xf88d461e
    4094:			; <UNDEFINED> instruction: 0xf10d3004
    4098:			; <UNDEFINED> instruction: 0xf8c80a20
    409c:	strcs	r3, [r1, -r4]
    40a0:	mulcc	r4, sp, r8
    40a4:	stmiblt	fp!, {r0, r2, sl, ip, pc}^
    40a8:	stmdavc	r3!, {r2, r3, r4, r5, r9, fp, lr}
    40ac:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    40b0:	andseq	pc, pc, #3
    40b4:			; <UNDEFINED> instruction: 0xf851095b
    40b8:	sbcsmi	r3, r3, r3, lsr #32
    40bc:	ldrle	r0, [r4, #-2009]!	; 0xfffff827
    40c0:	stmdavc	r4!, {r1, r2, r8, r9, sl, ip, pc}
    40c4:	andsvc	pc, ip, sp, lsl #17
    40c8:	cfstrscs	mvf9, [r0], {8}
    40cc:	stcls	0, cr13, [r5], {205}	; 0xcd
    40d0:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
    40d4:	andsvs	pc, r0, sp, lsl #17
    40d8:			; <UNDEFINED> instruction: 0xf89d441c
    40dc:	strls	r3, [r5], #-4
    40e0:	rscle	r2, r1, r0, lsl #22
    40e4:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    40e8:	strtmi	r4, [r0], -r1, lsl #12
    40ec:			; <UNDEFINED> instruction: 0xf878f7fe
    40f0:	strtmi	r4, [r1], -r3, asr #12
    40f4:	ldrbmi	r4, [r0], -r2, lsl #12
    40f8:	blx	1420fa <__assert_fail@plt+0x1410e2>
    40fc:	andls	r1, r6, r2, asr #24
    4100:	stcne	0, cr13, [r3], {26}
    4104:	stcls	0, cr13, [r8], {29}
    4108:			; <UNDEFINED> instruction: 0x9c05b928
    410c:	stmdavc	r3!, {r1, r2, r8, r9, sl, ip, pc}
    4110:			; <UNDEFINED> instruction: 0x9c08bb53
    4114:	strbmi	fp, [r0], -ip, lsl #23
    4118:	andsvc	pc, ip, sp, lsl #17
    411c:	mcr	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4120:	sbcsle	r2, r2, r0, lsl #16
    4124:	andvs	pc, r4, sp, lsl #17
    4128:	strbmi	lr, [r0], -pc, asr #15
    412c:	mrc	7, 2, APSR_nzcv, cr14, cr12, {7}
    4130:			; <UNDEFINED> instruction: 0xf88db178
    4134:	ldrb	r7, [r5, r4]
    4138:	strls	r9, [r6, -r5, lsl #24]
    413c:	andsvs	pc, ip, sp, lsl #17
    4140:	stcls	7, cr14, [r5], {198}	; 0xc6
    4144:			; <UNDEFINED> instruction: 0xf7fc4620
    4148:			; <UNDEFINED> instruction: 0xf88deed6
    414c:	andls	r6, r6, ip, lsl r0
    4150:	blmi	4fe050 <__assert_fail@plt+0x4fd038>
    4154:	ldmdbmi	r3, {r1, r2, r4, r7, r9, sp}
    4158:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
    415c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4160:	svc	0x005af7fc
    4164:	mrc	7, 2, APSR_nzcv, cr10, cr12, {7}
    4168:	adcscs	r4, r2, #16, 22	; 0x4000
    416c:	ldmdami	r1, {r4, r8, fp, lr}
    4170:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4174:			; <UNDEFINED> instruction: 0xf7fc4478
    4178:	blmi	3ffec0 <__assert_fail@plt+0x3feea8>
    417c:	stmdbmi	pc, {r0, r1, r4, r5, r7, r9, sp}	; <UNPREDICTABLE>
    4180:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    4184:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4188:	svc	0x0046f7fc
    418c:	andeq	r0, r1, r8, ror lr
    4190:	andeq	r0, r0, r0, lsl r1
    4194:	andeq	r0, r1, ip, asr lr
    4198:	andeq	r0, r1, sl, asr #28
    419c:	andeq	r0, r0, ip, lsl #2
    41a0:	andeq	r0, r0, lr, lsl #18
    41a4:	ldrdeq	r0, [r0], -r8
    41a8:	strdeq	r0, [r0], -r6
    41ac:	strdeq	r0, [r0], -r8
    41b0:	andeq	r0, r0, r2, asr #15
    41b4:	strdeq	r0, [r0], -r8
    41b8:	andeq	r0, r0, r6, ror #17
    41bc:			; <UNDEFINED> instruction: 0x000007b0
    41c0:			; <UNDEFINED> instruction: 0x000007ba
    41c4:	mvnsmi	lr, #737280	; 0xb4000
    41c8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    41cc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    41d0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    41d4:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    41d8:	blne	1d953d4 <__assert_fail@plt+0x1d943bc>
    41dc:	strhle	r1, [sl], -r6
    41e0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    41e4:	svccc	0x0004f855
    41e8:	strbmi	r3, [sl], -r1, lsl #8
    41ec:	ldrtmi	r4, [r8], -r1, asr #12
    41f0:	adcmi	r4, r6, #152, 14	; 0x2600000
    41f4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    41f8:	svclt	0x000083f8
    41fc:	muleq	r1, r2, fp
    4200:	andeq	r0, r1, r8, lsl #23
    4204:	svclt	0x00004770
    4208:	tstcs	r0, r2, lsl #22
    420c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4210:	mrclt	7, 4, APSR_nzcv, cr4, cr12, {7}
    4214:	strdeq	r0, [r1], -r4

Disassembly of section .fini:

00004218 <.fini>:
    4218:	push	{r3, lr}
    421c:	pop	{r3, pc}
