Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/ --output-directory=D:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.sopcinfo --report-file=html:D:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.html --report-file=qip:D:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/jtag_uart.qip --report-file=cmp:D:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F256C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart.qsys --language=VERILOG
Progress: Loading JTAG_UART/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Warning: jtag_uart: Used altera_avalon_jtag_uart 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module jtag_uart
Progress: Adding clock [clock_source 13.1]
Warning: clock: Used clock_source 13.0 (instead of 13.1)
Progress: Parameterizing module clock
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart: Read IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart: Write IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: jtag_uart: Generating jtag_uart "jtag_uart" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 2 connections
Info: reset_adaptation_transform: After transform: 3 modules, 4 connections
Info: merlin_mm_transform: After transform: 3 modules, 4 connections
Info: jtag_uart: Starting RTL generation for module 'jtag_uart_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_jtag_uart --dir=C:/Users/Steve/AppData/Local/Temp/alt7934_3085165044961266087.dir/0001_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Steve/AppData/Local/Temp/alt7934_3085165044961266087.dir/0001_jtag_uart_gen//jtag_uart_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'jtag_uart_jtag_uart'
Info: jtag_uart: "jtag_uart" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: rst_controller: "jtag_uart" instantiated altera_reset_controller "rst_controller"
Info: jtag_uart: Done jtag_uart" with 3 modules, 5 files, 32308 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
