#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffbdb01540 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffbdb20a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffbdb20a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffbdb20aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffbdb20ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x7fffbdb20b20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffbdb20b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7fffbdb20ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7fffbdb20be0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffbdb20c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffbdb7b340_0 .var/i "address_file", 31 0;
v0x7fffbdb7b440_0 .var "address_in", 31 0;
v0x7fffbdb7b530_0 .var "clk", 0 0;
v0x7fffbdb7b600_0 .var "data_in", 31 0;
v0x7fffbdb7b6a0_0 .net "data_out", 31 0, v0x7fffbdb7a770_0;  1 drivers
v0x7fffbdb7b740_0 .var "enable", 0 0;
v0x7fffbdb7b830_0 .net "hit", 0 0, L_0x7fffbdb7d0d0;  1 drivers
v0x7fffbdb7b8d0_0 .var/i "miss_count", 31 0;
v0x7fffbdb7b970_0 .var "rst", 0 0;
v0x7fffbdb7baa0_0 .var/i "scan_file", 31 0;
v0x7fffbdb7bb80_0 .var/i "total_count", 31 0;
E_0x7fffbdb1b7a0 .event negedge, v0x7fffbdb761f0_0;
S_0x7fffbdb4b620 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffbdb01540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffbdb35880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffbdb358c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffbdb35900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffbdb35940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffbdb35980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffbdb359c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7fffbdb35a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7fffbdb35a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffbdb7a280_0 .net *"_ivl_5", 6 0, L_0x7fffbdb7d210;  1 drivers
v0x7fffbdb7a360_0 .net "address_in", 31 0, v0x7fffbdb7b440_0;  1 drivers
v0x7fffbdb7a440_0 .net "clk", 0 0, v0x7fffbdb7b530_0;  1 drivers
v0x7fffbdb7a510 .array "data", 0 1;
v0x7fffbdb7a510_0 .net v0x7fffbdb7a510 0, 31 0, L_0x7fffbdb52800; 1 drivers
v0x7fffbdb7a510_1 .net v0x7fffbdb7a510 1, 31 0, L_0x7fffbdb7ced0; 1 drivers
v0x7fffbdb7a630_0 .net "data_in", 31 0, v0x7fffbdb7b600_0;  1 drivers
v0x7fffbdb7a770_0 .var "data_out", 31 0;
v0x7fffbdb7a830_0 .net "enable", 0 0, v0x7fffbdb7b740_0;  1 drivers
v0x7fffbdb7a8d0_0 .var "enables", 1 0;
v0x7fffbdb7a990_0 .net "hit_out", 0 0, L_0x7fffbdb7d0d0;  alias, 1 drivers
v0x7fffbdb7aa50_0 .var "hits", 1 0;
v0x7fffbdb7ab10_0 .net "match", 1 0, v0x7fffbdb7a150_0;  1 drivers
v0x7fffbdb7abb0_0 .net "rst", 0 0, v0x7fffbdb7b970_0;  1 drivers
v0x7fffbdb7ac50_0 .net "set_idx", 5 0, L_0x7fffbdb7d300;  1 drivers
v0x7fffbdb7ad10_0 .net "tag", 21 0, L_0x7fffbdb7d3f0;  1 drivers
v0x7fffbdb7ae20 .array "tags", 0 1;
v0x7fffbdb7ae20_0 .net v0x7fffbdb7ae20 0, 21 0, L_0x7fffbdb5abe0; 1 drivers
v0x7fffbdb7ae20_1 .net v0x7fffbdb7ae20 1, 21 0, L_0x7fffbdb49650; 1 drivers
v0x7fffbdb7af00 .array "valids", 0 1;
v0x7fffbdb7af00_0 .net v0x7fffbdb7af00 0, 0 0, L_0x7fffbdb598e0; 1 drivers
v0x7fffbdb7af00_1 .net v0x7fffbdb7af00 1, 0 0, L_0x7fffbdb4e5b0; 1 drivers
v0x7fffbdb7b000_0 .var/i "w", 31 0;
v0x7fffbdb7b1b0_0 .net "way", 1 0, L_0x7fffbdb7bc60;  1 drivers
E_0x7fffbdb19970 .event edge, v0x7fffbdb76110_0, v0x7fffbdb5ad40_0;
E_0x7fffbdb14b50 .event edge, v0x7fffbdb762b0_0, v0x7fffbdb77d70_0;
L_0x7fffbdb7c580 .part v0x7fffbdb7a8d0_0, 0, 1;
L_0x7fffbdb7cfe0 .part v0x7fffbdb7a8d0_0, 1, 1;
L_0x7fffbdb7d0d0 .reduce/or v0x7fffbdb7aa50_0;
L_0x7fffbdb7d210 .part v0x7fffbdb7b440_0, 4, 7;
L_0x7fffbdb7d300 .part L_0x7fffbdb7d210, 0, 6;
L_0x7fffbdb7d3f0 .part v0x7fffbdb7b440_0, 10, 22;
S_0x7fffbdb4c2f0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffbdb4b620;
 .timescale -9 -12;
S_0x7fffbdb4d050 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffbdb4c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffbdadb620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffbdadb660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000110>;
P_0x7fffbdadb6a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffbdb2e6f0_0 .net "clk", 0 0, v0x7fffbdb7b530_0;  alias, 1 drivers
v0x7fffbdb58f90 .array/i "counts", 127 0, 31 0;
v0x7fffbdb5ad40_0 .net "enable", 0 0, v0x7fffbdb7b740_0;  alias, 1 drivers
v0x7fffbdb529a0_0 .var/i "i", 31 0;
v0x7fffbdb4d8b0_0 .var/i "j", 31 0;
v0x7fffbdb48950_0 .var "min_idx", 5 0;
v0x7fffbdb76030_0 .var "new_idx", 5 0;
v0x7fffbdb76110_0 .net "next_out", 1 0, L_0x7fffbdb7bc60;  alias, 1 drivers
v0x7fffbdb761f0_0 .net "rst", 0 0, v0x7fffbdb7b970_0;  alias, 1 drivers
v0x7fffbdb762b0_0 .net "set_in", 5 0, L_0x7fffbdb7d300;  alias, 1 drivers
v0x7fffbdb76390_0 .var/i "tick", 31 0;
v0x7fffbdb76470_0 .net "way_in", 1 0, v0x7fffbdb7a150_0;  alias, 1 drivers
E_0x7fffbdb5acb0 .event edge, v0x7fffbdb5ad40_0, v0x7fffbdb76470_0, v0x7fffbdb762b0_0;
E_0x7fffbdb4a4d0 .event posedge, v0x7fffbdb2e6f0_0;
L_0x7fffbdb7bc60 .part v0x7fffbdb76030_0, 0, 2;
S_0x7fffbdb76610 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffbdb4b620;
 .timescale -9 -12;
P_0x7fffbdb767e0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffbdb768a0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbdb76610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbdb76a80 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbdb76ac0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbdb76b00 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbdb598e0 .functor BUFZ 1, L_0x7fffbdb7bd00, C4<0>, C4<0>, C4<0>;
L_0x7fffbdb5abe0 .functor BUFZ 22, L_0x7fffbdb7c010, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbdb52800 .functor BUFZ 32, L_0x7fffbdb7c2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbdb76c70_0 .net *"_ivl_0", 0 0, L_0x7fffbdb7bd00;  1 drivers
v0x7fffbdb76f10_0 .net *"_ivl_10", 7 0, L_0x7fffbdb7c0b0;  1 drivers
L_0x7ff482140060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdb76ff0_0 .net *"_ivl_13", 1 0, L_0x7ff482140060;  1 drivers
v0x7fffbdb770e0_0 .net *"_ivl_16", 31 0, L_0x7fffbdb7c2c0;  1 drivers
v0x7fffbdb771c0_0 .net *"_ivl_18", 7 0, L_0x7fffbdb7c360;  1 drivers
v0x7fffbdb772f0_0 .net *"_ivl_2", 7 0, L_0x7fffbdb7be20;  1 drivers
L_0x7ff4821400a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdb773d0_0 .net *"_ivl_21", 1 0, L_0x7ff4821400a8;  1 drivers
L_0x7ff482140018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdb774b0_0 .net *"_ivl_5", 1 0, L_0x7ff482140018;  1 drivers
v0x7fffbdb77590_0 .net *"_ivl_8", 21 0, L_0x7fffbdb7c010;  1 drivers
v0x7fffbdb77670_0 .var/i "block", 31 0;
v0x7fffbdb77750_0 .net "clk", 0 0, v0x7fffbdb7b530_0;  alias, 1 drivers
v0x7fffbdb777f0 .array "data", 0 63, 31 0;
v0x7fffbdb77890_0 .net "data_in", 31 0, v0x7fffbdb7b600_0;  alias, 1 drivers
v0x7fffbdb77970_0 .net "data_out", 31 0, L_0x7fffbdb52800;  alias, 1 drivers
v0x7fffbdb77a50_0 .net "enable", 0 0, L_0x7fffbdb7c580;  1 drivers
v0x7fffbdb77b10_0 .net "index_in", 5 0, L_0x7fffbdb7d300;  alias, 1 drivers
v0x7fffbdb77c00_0 .net "rst", 0 0, v0x7fffbdb7b970_0;  alias, 1 drivers
v0x7fffbdb77cd0 .array "tag", 0 63, 21 0;
v0x7fffbdb77d70_0 .net "tag_in", 21 0, L_0x7fffbdb7d3f0;  alias, 1 drivers
v0x7fffbdb77e30_0 .net "tag_out", 21 0, L_0x7fffbdb5abe0;  alias, 1 drivers
v0x7fffbdb77f10 .array "valid", 0 63, 0 0;
v0x7fffbdb77fb0_0 .net "valid_out", 0 0, L_0x7fffbdb598e0;  alias, 1 drivers
E_0x7fffbdafdb80 .event posedge, v0x7fffbdb77a50_0;
L_0x7fffbdb7bd00 .array/port v0x7fffbdb77f10, L_0x7fffbdb7be20;
L_0x7fffbdb7be20 .concat [ 6 2 0 0], L_0x7fffbdb7d300, L_0x7ff482140018;
L_0x7fffbdb7c010 .array/port v0x7fffbdb77cd0, L_0x7fffbdb7c0b0;
L_0x7fffbdb7c0b0 .concat [ 6 2 0 0], L_0x7fffbdb7d300, L_0x7ff482140060;
L_0x7fffbdb7c2c0 .array/port v0x7fffbdb777f0, L_0x7fffbdb7c360;
L_0x7fffbdb7c360 .concat [ 6 2 0 0], L_0x7fffbdb7d300, L_0x7ff4821400a8;
S_0x7fffbdb78190 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffbdb4b620;
 .timescale -9 -12;
P_0x7fffbdb78370 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffbdb78430 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbdb78190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbdb78610 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbdb78650 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbdb78690 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbdb4e5b0 .functor BUFZ 1, L_0x7fffbdb7c620, C4<0>, C4<0>, C4<0>;
L_0x7fffbdb49650 .functor BUFZ 22, L_0x7fffbdb7c8a0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbdb7ced0 .functor BUFZ 32, L_0x7fffbdb7ccb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbdb78830_0 .net *"_ivl_0", 0 0, L_0x7fffbdb7c620;  1 drivers
v0x7fffbdb78ad0_0 .net *"_ivl_10", 7 0, L_0x7fffbdb7c940;  1 drivers
L_0x7ff482140138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdb78bb0_0 .net *"_ivl_13", 1 0, L_0x7ff482140138;  1 drivers
v0x7fffbdb78ca0_0 .net *"_ivl_16", 31 0, L_0x7fffbdb7ccb0;  1 drivers
v0x7fffbdb78d80_0 .net *"_ivl_18", 7 0, L_0x7fffbdb7cd50;  1 drivers
v0x7fffbdb78eb0_0 .net *"_ivl_2", 7 0, L_0x7fffbdb7c6c0;  1 drivers
L_0x7ff482140180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdb78f90_0 .net *"_ivl_21", 1 0, L_0x7ff482140180;  1 drivers
L_0x7ff4821400f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbdb79070_0 .net *"_ivl_5", 1 0, L_0x7ff4821400f0;  1 drivers
v0x7fffbdb79150_0 .net *"_ivl_8", 21 0, L_0x7fffbdb7c8a0;  1 drivers
v0x7fffbdb79230_0 .var/i "block", 31 0;
v0x7fffbdb79310_0 .net "clk", 0 0, v0x7fffbdb7b530_0;  alias, 1 drivers
v0x7fffbdb793b0 .array "data", 0 63, 31 0;
v0x7fffbdb79470_0 .net "data_in", 31 0, v0x7fffbdb7b600_0;  alias, 1 drivers
v0x7fffbdb79530_0 .net "data_out", 31 0, L_0x7fffbdb7ced0;  alias, 1 drivers
v0x7fffbdb795f0_0 .net "enable", 0 0, L_0x7fffbdb7cfe0;  1 drivers
v0x7fffbdb796b0_0 .net "index_in", 5 0, L_0x7fffbdb7d300;  alias, 1 drivers
v0x7fffbdb797c0_0 .net "rst", 0 0, v0x7fffbdb7b970_0;  alias, 1 drivers
v0x7fffbdb798b0 .array "tag", 0 63, 21 0;
v0x7fffbdb79970_0 .net "tag_in", 21 0, L_0x7fffbdb7d3f0;  alias, 1 drivers
v0x7fffbdb79a30_0 .net "tag_out", 21 0, L_0x7fffbdb49650;  alias, 1 drivers
v0x7fffbdb79af0 .array "valid", 0 63, 0 0;
v0x7fffbdb79b90_0 .net "valid_out", 0 0, L_0x7fffbdb4e5b0;  alias, 1 drivers
E_0x7fffbdb04ff0 .event posedge, v0x7fffbdb795f0_0;
L_0x7fffbdb7c620 .array/port v0x7fffbdb79af0, L_0x7fffbdb7c6c0;
L_0x7fffbdb7c6c0 .concat [ 6 2 0 0], L_0x7fffbdb7d300, L_0x7ff4821400f0;
L_0x7fffbdb7c8a0 .array/port v0x7fffbdb798b0, L_0x7fffbdb7c940;
L_0x7fffbdb7c940 .concat [ 6 2 0 0], L_0x7fffbdb7d300, L_0x7ff482140138;
L_0x7fffbdb7ccb0 .array/port v0x7fffbdb793b0, L_0x7fffbdb7cd50;
L_0x7fffbdb7cd50 .concat [ 6 2 0 0], L_0x7fffbdb7d300, L_0x7ff482140180;
S_0x7fffbdb79dc0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffbdb4b620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffbdb59e90 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffbdb59ed0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffbdb7a050_0 .net "in", 1 0, v0x7fffbdb7aa50_0;  1 drivers
v0x7fffbdb7a150_0 .var "out", 1 0;
E_0x7fffbdb34840 .event edge, v0x7fffbdb7a050_0;
    .scope S_0x7fffbdb4d050;
T_0 ;
    %wait E_0x7fffbdb4a4d0;
    %load/vec4 v0x7fffbdb761f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb76390_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffbdb76030_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb529a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffbdb529a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb4d8b0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffbdb4d8b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbdb529a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffbdb4d8b0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffbdb58f90, 4, 0;
    %load/vec4 v0x7fffbdb4d8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb4d8b0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffbdb529a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb529a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbdb76390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb76390_0, 0, 32;
    %load/vec4 v0x7fffbdb76470_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffbdb76390_0;
    %load/vec4 v0x7fffbdb762b0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffbdb76470_0;
    %pad/u 3;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffbdb58f90, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbdb4d050;
T_1 ;
    %wait E_0x7fffbdb5acb0;
    %load/vec4 v0x7fffbdb5ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffbdb76470_0;
    %pad/u 6;
    %store/vec4 v0x7fffbdb76030_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffbdb48950_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb529a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffbdb529a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffbdb762b0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffbdb529a0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbdb58f90, 4;
    %load/vec4 v0x7fffbdb762b0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffbdb48950_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbdb58f90, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffbdb529a0_0;
    %pad/s 6;
    %store/vec4 v0x7fffbdb48950_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x7fffbdb529a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb529a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffbdb76390_0;
    %load/vec4 v0x7fffbdb762b0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffbdb48950_0;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb58f90, 0, 4;
    %load/vec4 v0x7fffbdb48950_0;
    %assign/vec4 v0x7fffbdb76030_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffbdb768a0;
T_2 ;
    %wait E_0x7fffbdb4a4d0;
    %load/vec4 v0x7fffbdb77c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb77670_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffbdb77670_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbdb77670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb77f10, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbdb77670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb77cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbdb77670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb777f0, 0, 4;
    %load/vec4 v0x7fffbdb77670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb77670_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbdb768a0;
T_3 ;
    %wait E_0x7fffbdafdb80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbdb77b10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb77f10, 0, 4;
    %load/vec4 v0x7fffbdb77d70_0;
    %load/vec4 v0x7fffbdb77b10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb77cd0, 0, 4;
    %load/vec4 v0x7fffbdb77890_0;
    %load/vec4 v0x7fffbdb77b10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb777f0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbdb78430;
T_4 ;
    %wait E_0x7fffbdb4a4d0;
    %load/vec4 v0x7fffbdb797c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb79230_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffbdb79230_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbdb79230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb79af0, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbdb79230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb798b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbdb79230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb793b0, 0, 4;
    %load/vec4 v0x7fffbdb79230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb79230_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffbdb78430;
T_5 ;
    %wait E_0x7fffbdb04ff0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbdb796b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb79af0, 0, 4;
    %load/vec4 v0x7fffbdb79970_0;
    %load/vec4 v0x7fffbdb796b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb798b0, 0, 4;
    %load/vec4 v0x7fffbdb79470_0;
    %load/vec4 v0x7fffbdb796b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbdb793b0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbdb79dc0;
T_6 ;
    %wait E_0x7fffbdb34840;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbdb7a150_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffbdb7a150_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffbdb7a050_0;
    %load/vec4 v0x7fffbdb7a150_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffbdb7a150_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffbdb7a150_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffbdb4b620;
T_7 ;
    %wait E_0x7fffbdb4a4d0;
    %load/vec4 v0x7fffbdb7abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbdb7aa50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbdb7a8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbdb7a770_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffbdb7a830_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbdb7b1b0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbdb7a8d0_0, 0;
    %load/vec4 v0x7fffbdb7a830_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffbdb7b1b0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffbdb7ab10_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffbdb7a510, 4;
    %assign/vec4 v0x7fffbdb7a770_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb7b000_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffbdb7b000_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffbdb7ad10_0;
    %ix/getv/s 4, v0x7fffbdb7b000_0;
    %load/vec4a v0x7fffbdb7ae20, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbdb7b000_0;
    %load/vec4a v0x7fffbdb7af00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbdb7b000_0;
    %store/vec4 v0x7fffbdb7aa50_0, 4, 1;
    %load/vec4 v0x7fffbdb7b000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb7b000_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbdb4b620;
T_8 ;
    %wait E_0x7fffbdb14b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb7b000_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffbdb7b000_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffbdb7ad10_0;
    %ix/getv/s 4, v0x7fffbdb7b000_0;
    %load/vec4a v0x7fffbdb7ae20, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbdb7b000_0;
    %load/vec4a v0x7fffbdb7af00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbdb7b000_0;
    %store/vec4 v0x7fffbdb7aa50_0, 4, 1;
    %load/vec4 v0x7fffbdb7b000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbdb7b000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffbdb4b620;
T_9 ;
    %wait E_0x7fffbdb19970;
    %load/vec4 v0x7fffbdb7a830_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbdb7b1b0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbdb7a8d0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffbdb01540;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb7b8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbdb7bb80_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffbdb01540;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbdb4b620 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffbdb01540;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdb7b530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbdb7b970_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbdb7b530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbdb7b970_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdb7b530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdb7b970_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffbdb7b530_0;
    %inv;
    %store/vec4 v0x7fffbdb7b530_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffbdb01540;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffbdb20be0, "r" {0 0 0};
    %store/vec4 v0x7fffbdb7b340_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffbdb7b340_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffbdb7b340_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffbdb01540;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbdb7b740_0, 0;
    %wait E_0x7fffbdb1b7a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffbdb7b340_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffbdb7b8d0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffbdb7bb80_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffbdb7b8d0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffbdb7bb80_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffbdb35a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffbdb359c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffbdb35a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffbdb20a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffbdb20b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffbdb7b340_0, "%x\012", v0x7fffbdb7b440_0 {0 0 0};
    %store/vec4 v0x7fffbdb7baa0_0, 0, 32;
    %wait E_0x7fffbdb4a4d0;
    %load/vec4 v0x7fffbdb7bb80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbdb7bb80_0, 0;
    %load/vec4 v0x7fffbdb7b830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffbdb7b8d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbdb7b8d0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffbdb7b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbdb7b740_0, 0;
T_14.3 ;
    %wait E_0x7fffbdb4a4d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbdb7b740_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
