

================================================================
== Vitis HLS Report for 'MatStream2AxiStream'
================================================================
* Date:           Wed Apr 21 09:52:00 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cvtcolor_bgr2hsv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.831 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        4|  2073603| 26.668 ns | 13.825 ms |    4|  2073603|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterOutRow_MMIterOutCol  |        1|  2073600|         2|          1|          1| 1 ~ 2073600 |    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0 = alloca i32"   --->   Operation 6 'alloca' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%rows_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1233]   --->   Operation 7 'read' 'rows_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1234]   --->   Operation 8 'read' 'cols_bound_per_npc_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.67ns)   --->   "%store_ln1241 = store i512, i512 %p_0" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 9 'store' 'store_ln1241' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_auto.volatile.i4P, i4 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 10 'read' 'last_blk_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata1, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata1, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.01ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_1, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1234]   --->   Operation 17 'add' 'sub_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1231 = zext i32 %rows_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 18 'zext' 'zext_ln1231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1231_1 = zext i32 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 19 'zext' 'zext_ln1231_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.42ns)   --->   "%mul_ln1231 = mul i64 %zext_ln1231_1, i64 %zext_ln1231" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 20 'mul' 'mul_ln1231' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%br_ln1241 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 21 'br' 'br_ln1241' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln1241, void" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i31, void %entry, i31 %j_1, void"   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = phi i10, void %entry, i10 %add_ln216, void"   --->   Operation 24 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i31 %j" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 25 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%icmp_ln1246 = icmp_slt  i32 %zext_ln1246, i32 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 26 'icmp' 'icmp_ln1246' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.13ns)   --->   "%icmp_ln1241 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln1231" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 27 'icmp' 'icmp_ln1241' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.08ns)   --->   "%add_ln1241 = add i64 %indvar_flatten, i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 28 'add' 'add_ln1241' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1241 = br i1 %icmp_ln1241, void %._crit_edge.loopexit.i, void %._crit_edge252.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 29 'br' 'br_ln1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%select_ln1238 = select i1 %icmp_ln1246, i31 %j, i31" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1238->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 30 'select' 'select_ln1238' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%zext_ln1239 = zext i31 %select_ln1238" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 31 'zext' 'zext_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%bLast = icmp_eq  i32 %zext_ln1239, i32 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1252->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 32 'icmp' 'bLast' <Predicate = (!icmp_ln1241)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_read, i4" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1263->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 33 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1241)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1253->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 34 'sext' 'sext_ln1253' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i5 %sext_ln1253" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1253->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 35 'zext' 'zext_ln1253' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%sub_ln1258 = sub i10, i10 %zext_ln1253" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 36 'sub' 'sub_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.91ns)   --->   "%icmp_ln882 = icmp_ult  i10 %empty, i10 %sub_ln1258"   --->   Operation 37 'icmp' 'icmp_ln882' <Predicate = (!icmp_ln1241)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1258 = br i1 %icmp_ln882, void %_ifconv, void %._crit_edge.loopexit.i._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 38 'br' 'br_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5, i5 %sext_ln1253"   --->   Operation 39 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.65>
ST_3 : Operation 41 [1/1] (0.65ns)   --->   "%br_ln1258 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 41 'br' 'br_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.65>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln216)   --->   "%conv_i9_i_i4_pn_i = phi i10 %or_ln, void %_ifconv, i10 %zext_ln1253, void %._crit_edge.loopexit.i._crit_edge"   --->   Operation 42 'phi' 'conv_i9_i_i4_pn_i' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln216 = add i10 %conv_i9_i_i4_pn_i, i10 %empty"   --->   Operation 43 'add' 'add_ln216' <Predicate = (!icmp_ln1241)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.00ns)   --->   "%add_ln1246 = add i31 %j, i31" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 44 'add' 'add_ln1246' <Predicate = (!icmp_ln1241)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.41ns)   --->   "%j_1 = select i1 %icmp_ln1246, i31 %add_ln1246, i31" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 45 'select' 'j_1' <Predicate = (!icmp_ln1241)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.83>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_load = load i512 %p_0, void %store_ln1241"   --->   Operation 47 'load' 'p_0_load' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln1239 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_10" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 50 'specpipeline' 'specpipeline_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln1239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 51 'specloopname' 'specloopname_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.83ns)   --->   "%imgOutput0_414_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %imgOutput0_414" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'read' 'imgOutput0_414_read' <Predicate = (!icmp_ln1241)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i24 %imgOutput0_414_read"   --->   Operation 53 'zext' 'zext_ln211' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%zext_ln785 = zext i10 %empty"   --->   Operation 54 'zext' 'zext_ln785' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i512 %zext_ln211, i512 %zext_ln785"   --->   Operation 55 'shl' 'shl_ln785' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.15ns) (out node of the LUT)   --->   "%or_ln1353 = or i512 %shl_ln785, i512 %p_0_load"   --->   Operation 56 'or' 'or_ln1353' <Predicate = (!icmp_ln1241)> <Delay = 1.15> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %ldata1, i512 %or_ln1353" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 57 'write' 'write_ln167' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1351 = zext i10 %empty"   --->   Operation 58 'zext' 'zext_ln1351' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.79ns)   --->   "%p_Val2_s = sub i11, i11 %zext_ln1351"   --->   Operation 59 'sub' 'p_Val2_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_Val2_s, i32"   --->   Operation 60 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%trunc_ln455 = trunc i11 %p_Val2_s"   --->   Operation 61 'trunc' 'trunc_ln455' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln793 = trunc i11 %p_Val2_s"   --->   Operation 62 'trunc' 'trunc_ln793' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.77ns)   --->   "%sub_ln550 = sub i9, i9 %trunc_ln793"   --->   Operation 63 'sub' 'sub_ln550' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%zext_ln785_1 = zext i9 %sub_ln550"   --->   Operation 64 'zext' 'zext_ln785_1' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%shl_ln785_1 = shl i512 %zext_ln211, i512 %zext_ln785_1"   --->   Operation 65 'shl' 'shl_ln785_1' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%zext_ln803 = zext i10 %trunc_ln455"   --->   Operation 66 'zext' 'zext_ln803' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%lshr_ln803 = lshr i512 %zext_ln211, i512 %zext_ln803"   --->   Operation 67 'lshr' 'lshr_ln803' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln791 = select i1 %p_Result_s, i512 %shl_ln785_1, i512 %lshr_ln803"   --->   Operation 68 'select' 'select_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln791 = store i512 %select_ln791, i512 %p_0, void %store_ln1241, i512 %p_0_load"   --->   Operation 69 'store' 'store_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.67>
ST_4 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln1258 = store i512 %or_ln1353, i512 %p_0, void %store_ln1241, i512 %p_0_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 70 'store' 'store_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.67>

State 5 <SV = 3> <Delay = 3.12>
ST_5 : Operation 71 [1/1] (0.91ns)   --->   "%icmp_ln878 = icmp_eq  i10 %empty, i10"   --->   Operation 71 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1269 = br i1 %icmp_ln878, void, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1269->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 72 'br' 'br_ln1269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_0_load_1 = load i512 %p_0, void %store_ln1241" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 73 'load' 'p_0_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %ldata1, i512 %p_0_load_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 74 'write' 'write_ln167' <Predicate = (!icmp_ln878)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1271->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 75 'br' 'br_ln1271' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln1281 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 76 'ret' 'ret_ln1281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgOutput0_414]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0                   (alloca           ) [ 011111]
rows_1                (read             ) [ 001000]
cols_bound_per_npc_1  (read             ) [ 001110]
store_ln1241          (store            ) [ 000000]
last_blk_width_read   (read             ) [ 000110]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
sub_i                 (add              ) [ 000110]
zext_ln1231           (zext             ) [ 000000]
zext_ln1231_1         (zext             ) [ 000000]
mul_ln1231            (mul              ) [ 000110]
br_ln1241             (br               ) [ 001110]
indvar_flatten        (phi              ) [ 000110]
j                     (phi              ) [ 000110]
empty                 (phi              ) [ 000111]
zext_ln1246           (zext             ) [ 000000]
icmp_ln1246           (icmp             ) [ 000000]
icmp_ln1241           (icmp             ) [ 000110]
add_ln1241            (add              ) [ 001110]
br_ln1241             (br               ) [ 000000]
select_ln1238         (select           ) [ 000000]
zext_ln1239           (zext             ) [ 000000]
bLast                 (icmp             ) [ 000000]
xf_bits_per_clock     (select           ) [ 000000]
sext_ln1253           (sext             ) [ 000000]
zext_ln1253           (zext             ) [ 000000]
sub_ln1258            (sub              ) [ 000000]
icmp_ln882            (icmp             ) [ 000110]
br_ln1258             (br               ) [ 000000]
or_ln                 (bitconcatenate   ) [ 000000]
br_ln0                (br               ) [ 000000]
br_ln1258             (br               ) [ 000000]
conv_i9_i_i4_pn_i     (phi              ) [ 000000]
add_ln216             (add              ) [ 001110]
add_ln1246            (add              ) [ 000000]
j_1                   (select           ) [ 001110]
br_ln0                (br               ) [ 001110]
p_0_load              (load             ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln1239   (specpipeline     ) [ 000000]
specloopname_ln1239   (specloopname     ) [ 000000]
imgOutput0_414_read   (read             ) [ 000000]
zext_ln211            (zext             ) [ 000000]
zext_ln785            (zext             ) [ 000000]
shl_ln785             (shl              ) [ 000000]
or_ln1353             (or               ) [ 000000]
write_ln167           (write            ) [ 000000]
zext_ln1351           (zext             ) [ 000000]
p_Val2_s              (sub              ) [ 000000]
p_Result_s            (bitselect        ) [ 000000]
trunc_ln455           (trunc            ) [ 000000]
trunc_ln793           (trunc            ) [ 000000]
sub_ln550             (sub              ) [ 000000]
zext_ln785_1          (zext             ) [ 000000]
shl_ln785_1           (shl              ) [ 000000]
zext_ln803            (zext             ) [ 000000]
lshr_ln803            (lshr             ) [ 000000]
select_ln791          (select           ) [ 000000]
store_ln791           (store            ) [ 000000]
store_ln1258          (store            ) [ 000000]
icmp_ln878            (icmp             ) [ 000001]
br_ln1269             (br               ) [ 000000]
p_0_load_1            (load             ) [ 000000]
write_ln167           (write            ) [ 000000]
br_ln1271             (br               ) [ 000000]
ret_ln1281            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgOutput0_414">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_414"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ldata1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMIterOutRow_MMIterOutCol_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="p_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rows_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cols_bound_per_npc_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="last_blk_width_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="imgOutput0_414_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgOutput0_414_read/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="512" slack="0"/>
<pin id="113" dir="0" index="2" bw="512" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="indvar_flatten_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="64" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="1"/>
<pin id="130" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="31" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="empty_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="1"/>
<pin id="141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="empty_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="conv_i9_i_i4_pn_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="153" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_i9_i_i4_pn_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_i9_i_i4_pn_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i9_i_i4_pn_i/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="512" slack="3"/>
<pin id="162" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_load/4 p_0_load_1/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln1241_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="512" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1241/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sub_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln1231_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1231/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln1231_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1231_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln1231_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1231/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln1246_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln1246_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1246/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln1241_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1241/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln1241_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1241/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln1238_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="31" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1238/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln1239_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1239/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bLast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xf_bits_per_clock_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="1"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln1253_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln1253_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln1258_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1258/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln882_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln216_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln1246_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1246/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="31" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln211_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="0"/>
<pin id="282" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln785_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln785/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln785_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln1353_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="512" slack="0"/>
<pin id="296" dir="0" index="1" bw="512" slack="0"/>
<pin id="297" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln1351_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1351/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Val2_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="0"/>
<pin id="308" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="11" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln455_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln455/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln793_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln793/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln550_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="9" slack="0"/>
<pin id="330" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln550/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln785_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln785_1/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shl_ln785_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln803_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln803/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="lshr_ln803_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="0"/>
<pin id="350" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln803/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln791_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="512" slack="0"/>
<pin id="356" dir="0" index="2" bw="512" slack="0"/>
<pin id="357" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln791_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="512" slack="0"/>
<pin id="363" dir="0" index="1" bw="512" slack="3"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln791/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln1258_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="512" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="3"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1258/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln878_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/5 "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_0_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="512" slack="0"/>
<pin id="379" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="385" class="1005" name="rows_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="cols_bound_per_npc_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="last_blk_width_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="sub_i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="407" class="1005" name="mul_ln1231_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1231 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln1241_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1241 "/>
</bind>
</comp>

<comp id="416" class="1005" name="add_ln1241_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1241 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln882_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln216_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln216 "/>
</bind>
</comp>

<comp id="430" class="1005" name="j_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="0"/>
<pin id="432" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="174" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="132" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="121" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="121" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="190" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="132" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="143" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="230" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="264"><net_src comp="154" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="143" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="132" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="190" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="104" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="139" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="160" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="294" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="304"><net_src comp="139" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="305" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="305" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="80" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="280" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="319" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="280" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="311" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="337" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="347" pin="2"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="294" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="139" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="82" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="388"><net_src comp="86" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="393"><net_src comp="92" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="400"><net_src comp="98" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="405"><net_src comp="169" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="410"><net_src comp="180" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="415"><net_src comp="195" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="200" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="424"><net_src comp="245" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="260" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="433"><net_src comp="272" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata1 | {4 5 }
 - Input state : 
	Port: MatStream2AxiStream : imgOutput0_414 | {4 }
	Port: MatStream2AxiStream : rows | {1 }
	Port: MatStream2AxiStream : cols_bound_per_npc | {1 }
	Port: MatStream2AxiStream : last_blk_width | {2 }
  - Chain level:
	State 1
		store_ln1241 : 1
	State 2
		mul_ln1231 : 1
	State 3
		zext_ln1246 : 1
		icmp_ln1246 : 2
		icmp_ln1241 : 1
		add_ln1241 : 1
		br_ln1241 : 2
		select_ln1238 : 3
		zext_ln1239 : 4
		bLast : 5
		xf_bits_per_clock : 6
		sext_ln1253 : 7
		zext_ln1253 : 8
		sub_ln1258 : 9
		icmp_ln882 : 10
		br_ln1258 : 11
		or_ln : 8
		conv_i9_i_i4_pn_i : 9
		add_ln216 : 10
		add_ln1246 : 1
		j_1 : 3
	State 4
		shl_ln785 : 1
		or_ln1353 : 2
		write_ln167 : 2
		p_Val2_s : 1
		p_Result_s : 2
		trunc_ln455 : 2
		trunc_ln793 : 2
		sub_ln550 : 3
		zext_ln785_1 : 4
		shl_ln785_1 : 5
		zext_ln803 : 3
		lshr_ln803 : 4
		select_ln791 : 6
		store_ln791 : 7
		store_ln1258 : 2
	State 5
		br_ln1269 : 1
		write_ln167 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln1238_fu_206      |    0    |    0    |    31   |
|  select  |     xf_bits_per_clock_fu_223    |    0    |    0    |    4    |
|          |            j_1_fu_272           |    0    |    0    |    31   |
|          |       select_ln791_fu_353       |    0    |    0    |   505   |
|----------|---------------------------------|---------|---------|---------|
|    or    |         or_ln1353_fu_294        |    0    |    0    |   512   |
|----------|---------------------------------|---------|---------|---------|
|          |           sub_i_fu_169          |    0    |    0    |    39   |
|    add   |        add_ln1241_fu_200        |    0    |    0    |    71   |
|          |         add_ln216_fu_260        |    0    |    0    |    17   |
|          |        add_ln1246_fu_266        |    0    |    0    |    38   |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         shl_ln785_fu_288        |    0    |    0    |    64   |
|          |        shl_ln785_1_fu_337       |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln1246_fu_190       |    0    |    0    |    20   |
|          |        icmp_ln1241_fu_195       |    0    |    0    |    29   |
|   icmp   |           bLast_fu_218          |    0    |    0    |    20   |
|          |        icmp_ln882_fu_245        |    0    |    0    |    13   |
|          |        icmp_ln878_fu_371        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|   lshr   |        lshr_ln803_fu_347        |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|          |        sub_ln1258_fu_239        |    0    |    0    |    17   |
|    sub   |         p_Val2_s_fu_305         |    0    |    0    |    18   |
|          |         sub_ln550_fu_327        |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |        mul_ln1231_fu_180        |    4    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |        rows_1_read_fu_86        |    0    |    0    |    0    |
|   read   | cols_bound_per_npc_1_read_fu_92 |    0    |    0    |    0    |
|          |  last_blk_width_read_read_fu_98 |    0    |    0    |    0    |
|          | imgOutput0_414_read_read_fu_104 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_110        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln1231_fu_174       |    0    |    0    |    0    |
|          |       zext_ln1231_1_fu_177      |    0    |    0    |    0    |
|          |        zext_ln1246_fu_186       |    0    |    0    |    0    |
|          |        zext_ln1239_fu_214       |    0    |    0    |    0    |
|   zext   |        zext_ln1253_fu_234       |    0    |    0    |    0    |
|          |        zext_ln211_fu_280        |    0    |    0    |    0    |
|          |        zext_ln785_fu_284        |    0    |    0    |    0    |
|          |        zext_ln1351_fu_301       |    0    |    0    |    0    |
|          |       zext_ln785_1_fu_333       |    0    |    0    |    0    |
|          |        zext_ln803_fu_343        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        sext_ln1253_fu_230       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           or_ln_fu_251          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|        p_Result_s_fu_311        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln455_fu_319       |    0    |    0    |    0    |
|          |        trunc_ln793_fu_323       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    4    |    0    |   1606  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1241_reg_416     |   64   |
|      add_ln216_reg_425     |   10   |
|cols_bound_per_npc_1_reg_390|   32   |
|  conv_i9_i_i4_pn_i_reg_151 |   10   |
|        empty_reg_139       |   10   |
|     icmp_ln1241_reg_412    |    1   |
|     icmp_ln882_reg_421     |    1   |
|   indvar_flatten_reg_117   |   64   |
|         j_1_reg_430        |   31   |
|          j_reg_128         |   31   |
| last_blk_width_read_reg_397|    4   |
|     mul_ln1231_reg_407     |   64   |
|         p_0_reg_377        |   512  |
|       rows_1_reg_385       |   32   |
|        sub_i_reg_402       |   32   |
+----------------------------+--------+
|            Total           |   898  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_110 |  p2  |   2  |  512 |  1024  ||    9    |
|   empty_reg_139  |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1044  ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |  1606  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   898  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   898  |  1624  |
+-----------+--------+--------+--------+--------+
