{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@126:136@HdlIdDef", "  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@118:128", "  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@124:134", "  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@125:135", "  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@115:125", "  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@116:126", "  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@123:133", "  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@127:137", "  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@130:140", "  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@128:138", "  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@114:124", "  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_continuous_tx_s;\n  wire              tdd_continuous_rx_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@131:141", "  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@119:129", "  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@129:139", "  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@120:130", "  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@132:142", "  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@121:131", "  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@122:132", "  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@117:127", "  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n  wire   [21:0]     tdd_vco_tx_on_1_s;\n  wire   [21:0]     tdd_vco_tx_off_1_s;\n  wire   [21:0]     tdd_rx_on_1_s;\n  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n"]], "Diff Content": {"Delete": [[131, "  wire   [21:0]     tdd_vco_tx_on_2_s;\n"]], "Add": []}}