$date
	Sun Sep 21 15:00:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_half_adder $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope function check_result $end
$var reg 1 % exp_Cout $end
$var reg 1 & exp_S $end
$upscope $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
0$
0#
0"
0!
$end
#10
1!
1$
0%
0&
#20
0$
1#
1&
#30
0!
1"
1$
#40
1%
0&
