verilog work "C:/Users/1001853/Documents/mojo/8bit ALU - Tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/tester_6.v"
verilog work "C:/Users/1001853/Documents/mojo/8bit ALU - Tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/shifter_3.v"
verilog work "C:/Users/1001853/Documents/mojo/8bit ALU - Tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v"
verilog work "C:/Users/1001853/Documents/mojo/8bit ALU - Tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/comparer_2.v"
verilog work "C:/Users/1001853/Documents/mojo/8bit ALU - Tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/boolean_4.v"
verilog work "C:/Users/1001853/Documents/mojo/8bit ALU - Tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/adder_1.v"
verilog work "C:/Users/1001853/Documents/mojo/8bit ALU - Tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
