#ifndef _SYSDBG_PMIC_REGS_H
#define _SYSDBG_PMIC_REGS_H

#define PMIC_ENUM32(x)	PMIC_##x = 0x7FFFFFFF
#define PMIC_CONCAT(base, reg)	base##_##reg

typedef enum 
{
	PMIC_CONCAT(PBS_CLIENT, REVISION2) = 0x01,
	PMIC_CONCAT(PBS_CLIENT, REVISION3) = 0x02,
	PMIC_CONCAT(PBS_CLIENT, REVISION4) = 0x03,
	PMIC_CONCAT(PBS_CLIENT, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(PBS_CLIENT, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(PBS_CLIENT, STATUS0) = 0x08,
	PMIC_CONCAT(PBS_CLIENT, STATUS1) = 0x09,
	PMIC_CONCAT(PBS_CLIENT, INT_RT_STS) = 0x10,
	PMIC_CONCAT(PBS_CLIENT, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(PBS_CLIENT, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(PBS_CLIENT, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(PBS_CLIENT, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(PBS_CLIENT, INT_EN_SET) = 0x15,
	PMIC_CONCAT(PBS_CLIENT, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(PBS_CLIENT, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(PBS_CLIENT, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(PBS_CLIENT, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(PBS_CLIENT, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(PBS_CLIENT, TRIG_CFG) = 0x40,
	PMIC_CONCAT(PBS_CLIENT, TRIG_CTL) = 0x42,
	PMIC_CONCAT(PBS_CLIENT, EN_CTL) = 0x46,
	PMIC_CONCAT(PBS_CLIENT, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(PBS_CLIENT, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(PBS_CLIENT, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(PBS_CLIENT, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(PBS_CLIENT, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(PBS_CLIENT, INT_TEST1) = 0xE0,
	PMIC_CONCAT(PBS_CLIENT, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(PBS_CLIENT, REGS_COUNT) = 0x1c,
}PBSCLIENTRegType; 

typedef enum 
{
	PMIC_CONCAT(SLPCLK, REVISION2) = 0x01,
	PMIC_CONCAT(SLPCLK, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(SLPCLK, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(SLPCLK, STATUS1) = 0x08,
	PMIC_CONCAT(SLPCLK, INT_RT_STS) = 0x10,
	PMIC_CONCAT(SLPCLK, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(SLPCLK, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(SLPCLK, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(SLPCLK, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(SLPCLK, INT_EN_SET) = 0x15,
	PMIC_CONCAT(SLPCLK, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(SLPCLK, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(SLPCLK, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(SLPCLK, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(SLPCLK, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(SLPCLK, DRV_CTL1) = 0x44,
	PMIC_CONCAT(SLPCLK, HALT_CTL) = 0x45,
	PMIC_CONCAT(SLPCLK, EN_CTL) = 0x46,
	PMIC_CONCAT(SLPCLK, SMPL_CTL1) = 0x48,
	PMIC_CONCAT(SLPCLK, SLPSRC_CTL1) = 0x49,
	PMIC_CONCAT(SLPCLK, LFRC_CTL) = 0x57,
	PMIC_CONCAT(SLPCLK, CAL_RC1) = 0x58,
	PMIC_CONCAT(SLPCLK, CAL_RC2) = 0x59,
	PMIC_CONCAT(SLPCLK, CAL_RC3) = 0x5A,
	PMIC_CONCAT(SLPCLK, CAL_RC4) = 0x5B,
	PMIC_CONCAT(SLPCLK, CAL_RC5) = 0x5C,
	PMIC_CONCAT(SLPCLK, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(SLPCLK, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(SLPCLK, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(SLPCLK, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(SLPCLK, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(SLPCLK, PERPH_RESET_CTL5) = 0xDC,
	PMIC_CONCAT(SLPCLK, PERPH_RESET_CTL6) = 0xDD,
	PMIC_CONCAT(SLPCLK, INT_TEST1) = 0xE0,
	PMIC_CONCAT(SLPCLK, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(SLPCLK, TEST1) = 0xE2,
	PMIC_CONCAT(SLPCLK, REGS_COUNT) = 0x24,
}SLPCLKRegType; 

typedef enum 
{
	PMIC_CONCAT(SMBB_USB, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(SMBB_USB, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(SMBB_USB, PWR_PTH_STS) = 0x08,
	PMIC_CONCAT(SMBB_USB, USB_CHG_PTH_STS) = 0x09,
	PMIC_CONCAT(SMBB_USB, CHG_GONE_INT) = 0xA,
	PMIC_CONCAT(SMBB_USB, AICL_STS) = 0x0C,
	PMIC_CONCAT(SMBB_USB, AICL_I_AUTO) = 0x0D,
	PMIC_CONCAT(SMBB_USB, AICL_I_TGT) = 0x0E,
	PMIC_CONCAT(SMBB_USB, INT_RT_STS) = 0x10,
	PMIC_CONCAT(SMBB_USB, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(SMBB_USB, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(SMBB_USB, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(SMBB_USB, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(SMBB_USB, INT_EN_SET) = 0x15,
	PMIC_CONCAT(SMBB_USB, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(SMBB_USB, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(SMBB_USB, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(SMBB_USB, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(SMBB_USB, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(SMBB_USB, CHG_PTH_CTL) = 0x40,
	PMIC_CONCAT(SMBB_USB, USB_OVP_CTL) = 0x42,
	PMIC_CONCAT(SMBB_USB, IUSB_MAX_EN) = 0x43,
	PMIC_CONCAT(SMBB_USB, IUSB_MAX) = 0x44,
	PMIC_CONCAT(SMBB_USB, USB_SUSP) = 0x47,
	PMIC_CONCAT(SMBB_USB, USB_OTG_CTL) = 0x48,
	PMIC_CONCAT(SMBB_USB, ENUM_TIMER_STOP) = 0x4E,
	PMIC_CONCAT(SMBB_USB, ENUM_TIMER) = 0x4F,
	PMIC_CONCAT(SMBB_USB, USB_OVP_FORCE) = 0x50,
	PMIC_CONCAT(SMBB_USB, FLCB_IUSB_MAX_LIM) = 0x51,
	PMIC_CONCAT(SMBB_USB, AICL_CTL) = 0x60,
	PMIC_CONCAT(SMBB_USB, AICL_DLY) = 0x61,
	PMIC_CONCAT(SMBB_USB, AICL_DEB) = 0x62,
	PMIC_CONCAT(SMBB_USB, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(SMBB_USB, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(SMBB_USB, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(SMBB_USB, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(SMBB_USB, PERPH_RESET_CTL5) = 0xDC,
	PMIC_CONCAT(SMBB_USB, PERPH_RESET_CTL6) = 0xDD,
	PMIC_CONCAT(SMBB_USB, USB_SPARE) = 0xDF,
	PMIC_CONCAT(SMBB_USB, INT_TEST1) = 0xE0,
	PMIC_CONCAT(SMBB_USB, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TST0) = 0xE2,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TST1) = 0xE3,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TST2) = 0xE4,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TST3) = 0xE5,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TST4) = 0xE6,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TST5) = 0xE7,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TST6) = 0xE8,
	PMIC_CONCAT(SMBB_USB, COMP_OVR0) = 0xE9,
	PMIC_CONCAT(SMBB_USB, COMP_OVR1) = 0xEA,
	PMIC_CONCAT(SMBB_USB, USB_COMP_OVR_GLOBAL) = 0xEB,
	PMIC_CONCAT(SMBB_USB, ENUM_TIMER_EN) = 0xEC,
	PMIC_CONCAT(SMBB_USB, CHG_GONE_REV_BST) = 0xED,
	PMIC_CONCAT(SMBB_USB, USB_TRIM_NUM) = 0xF0,
	PMIC_CONCAT(SMBB_USB, USB_OVP_TRIM) = 0xF1,
	PMIC_CONCAT(SMBB_USB, USB_ICHG_GAIN) = 0xF2,
	PMIC_CONCAT(SMBB_USB, REGS_COUNT) = 0x38,
}SMBBUSBRegType; 

typedef enum 
{
	PMIC_CONCAT(MPP, REVISION2) = 0x01,
	PMIC_CONCAT(MPP, REVISION3) = 0x02,
	PMIC_CONCAT(MPP, REVISION4) = 0x03,
	PMIC_CONCAT(MPP, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(MPP, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(MPP, STATUS1) = 0x08,
	PMIC_CONCAT(MPP, INT_RT_STS) = 0x10,
	PMIC_CONCAT(MPP, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(MPP, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(MPP, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(MPP, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(MPP, INT_EN_SET) = 0x15,
	PMIC_CONCAT(MPP, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(MPP, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(MPP, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(MPP, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(MPP, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(MPP, MODE_CTL) = 0x40,
	PMIC_CONCAT(MPP, DIG_VIN_CTL) = 0x41,
	PMIC_CONCAT(MPP, DIG_PULL_CTL) = 0x42,
	PMIC_CONCAT(MPP, DIG_IN_CTL) = 0x43,
	PMIC_CONCAT(MPP, EN_CTL) = 0x46,
	PMIC_CONCAT(MPP, ANA_OUT_CTL) = 0x48,
	PMIC_CONCAT(MPP, ANA_IN_CTL) = 0x4A,
	PMIC_CONCAT(MPP, SINK_CTL) = 0x4C,
	PMIC_CONCAT(MPP, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(MPP, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(MPP, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(MPP, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(MPP, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(MPP, REGS_COUNT) = 0x1e,
}MPPRegType; 

typedef enum 
{
	PMIC_CONCAT(BCLK_GEN_CLK, REVISION2) = 0x01,
	PMIC_CONCAT(BCLK_GEN_CLK, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(BCLK_GEN_CLK, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(BCLK_GEN_CLK, CLK_ENABLE) = 0x46,
	PMIC_CONCAT(BCLK_GEN_CLK, CLK_DIV) = 0x50,
	PMIC_CONCAT(BCLK_GEN_CLK, CLK_PHASE) = 0x51,
	PMIC_CONCAT(BCLK_GEN_CLK, GANG_CTL1) = 0xC0,
	PMIC_CONCAT(BCLK_GEN_CLK, GANG_CTL2) = 0xC1,
	PMIC_CONCAT(BCLK_GEN_CLK, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(BCLK_GEN_CLK, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(BCLK_GEN_CLK, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(BCLK_GEN_CLK, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(BCLK_GEN_CLK, TEST1) = 0xE2,
	PMIC_CONCAT(BCLK_GEN_CLK, REGS_COUNT) = 0xd,
}BCLKGENCLKRegType; 

typedef enum 
{
	PMIC_CONCAT(VREF_LPDDR, REVISION2) = 0x01,
	PMIC_CONCAT(VREF_LPDDR, REVISION3) = 0x02,
	PMIC_CONCAT(VREF_LPDDR, REVISION4) = 0x03,
	PMIC_CONCAT(VREF_LPDDR, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(VREF_LPDDR, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(VREF_LPDDR, STATUS1) = 0x08,
	PMIC_CONCAT(VREF_LPDDR, VREF_LPDDR2_EN) = 0x44,
	PMIC_CONCAT(VREF_LPDDR, EN_CTL1) = 0x46,
	PMIC_CONCAT(VREF_LPDDR, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(VREF_LPDDR, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(VREF_LPDDR, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(VREF_LPDDR, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(VREF_LPDDR, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(VREF_LPDDR, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(VREF_LPDDR, TRIM_VAL) = 0xF1,
	PMIC_CONCAT(VREF_LPDDR, REGS_COUNT) = 0xf,
}VREFLPDDRRegType; 

typedef enum 
{
	PMIC_CONCAT(HFBUCK2_CTRL, REVISION2) = 0x01,
	PMIC_CONCAT(HFBUCK2_CTRL, REVISION3) = 0x02,
	PMIC_CONCAT(HFBUCK2_CTRL, REVISION4) = 0x03,
	PMIC_CONCAT(HFBUCK2_CTRL, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(HFBUCK2_CTRL, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(HFBUCK2_CTRL, STATUS) = 0x08,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_RT_STS) = 0x10,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_EN_SET) = 0x15,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(HFBUCK2_CTRL, VOLTAGE_CTL1) = 0x40,
	PMIC_CONCAT(HFBUCK2_CTRL, VOLTAGE_CTL2) = 0x41,
	PMIC_CONCAT(HFBUCK2_CTRL, PFM_CTL) = 0x44,
	PMIC_CONCAT(HFBUCK2_CTRL, MODE_CTL) = 0x45,
	PMIC_CONCAT(HFBUCK2_CTRL, EN_CTL) = 0x46,
	PMIC_CONCAT(HFBUCK2_CTRL, PD_CTL) = 0x48,
	PMIC_CONCAT(HFBUCK2_CTRL, COMP_CAP_CTL) = 0x51,
	PMIC_CONCAT(HFBUCK2_CTRL, GM_CTL) = 0x52,
	PMIC_CONCAT(HFBUCK2_CTRL, RZ_CTL) = 0x53,
	PMIC_CONCAT(HFBUCK2_CTRL, ISNS_CTRL) = 0x55,
	PMIC_CONCAT(HFBUCK2_CTRL, SAW_CTL) = 0x56,
	PMIC_CONCAT(HFBUCK2_CTRL, DMAX_CTL) = 0x58,
	PMIC_CONCAT(HFBUCK2_CTRL, PULSE_SKIP_CTL) = 0x59,
	PMIC_CONCAT(HFBUCK2_CTRL, PULSE_SKIP_THRES) = 0x5A,
	PMIC_CONCAT(HFBUCK2_CTRL, AUTO_MODE_CTL) = 0x5B,
	PMIC_CONCAT(HFBUCK2_CTRL, INZERO_COUNT_CTL) = 0x5C,
	PMIC_CONCAT(HFBUCK2_CTRL, PFM_COUNT_CTL) = 0x5D,
	PMIC_CONCAT(HFBUCK2_CTRL, PS_VGA_CTL) = 0x5E,
	PMIC_CONCAT(HFBUCK2_CTRL, STEPPER_SS_CTL) = 0x60,
	PMIC_CONCAT(HFBUCK2_CTRL, STEPPER_VS_CTL) = 0x61,
	PMIC_CONCAT(HFBUCK2_CTRL, FT_CTL) = 0x62,
	PMIC_CONCAT(HFBUCK2_CTRL, QMODE_SHADOW) = 0x63,
	PMIC_CONCAT(HFBUCK2_CTRL, UL_LL_CTRL) = 0x68,
	PMIC_CONCAT(HFBUCK2_CTRL, UL_VOLTAGE) = 0x69,
	PMIC_CONCAT(HFBUCK2_CTRL, LL_VOLTAGE) = 0x6B,
	PMIC_CONCAT(HFBUCK2_CTRL, CTLR_MISC) = 0x7A,
	PMIC_CONCAT(HFBUCK2_CTRL, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(HFBUCK2_CTRL, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(HFBUCK2_CTRL, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(HFBUCK2_CTRL, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(HFBUCK2_CTRL, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_TEST1) = 0xE0,
	PMIC_CONCAT(HFBUCK2_CTRL, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(HFBUCK2_CTRL, CTLR_TEST) = 0xE2,
	PMIC_CONCAT(HFBUCK2_CTRL, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(HFBUCK2_CTRL, CTL_TRIM1) = 0xF1,
	PMIC_CONCAT(HFBUCK2_CTRL, CTL_TRIM2) = 0xF2,
	PMIC_CONCAT(HFBUCK2_CTRL, CTL_TRIM3) = 0xF3,
	PMIC_CONCAT(HFBUCK2_CTRL, CTL_TRIM4) = 0xF4,
	PMIC_CONCAT(HFBUCK2_CTRL, REGS_COUNT) = 0x38,
}HFBUCK2CTRLRegType; 

typedef enum 
{
	PMIC_CONCAT(COINCELL, REVISION2) = 0x01,
	PMIC_CONCAT(COINCELL, REVISION3) = 0x02,
	PMIC_CONCAT(COINCELL, REVISION4) = 0x03,
	PMIC_CONCAT(COINCELL, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(COINCELL, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(COINCELL, STATUS1) = 0x08,
	PMIC_CONCAT(COINCELL, COIN_CHG_RSET) = 0x44,
	PMIC_CONCAT(COINCELL, COIN_CHG_VSET) = 0x45,
	PMIC_CONCAT(COINCELL, EN_CTL) = 0x46,
	PMIC_CONCAT(COINCELL, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(COINCELL, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(COINCELL, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(COINCELL, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(COINCELL, TEST_CTRL) = 0xE0,
	PMIC_CONCAT(COINCELL, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(COINCELL, TRIM_OFFSET) = 0xF1,
	PMIC_CONCAT(COINCELL, REGS_COUNT) = 0x10,
}COINCELLRegType; 

typedef enum 
{
	PMIC_CONCAT(SPMI_P_DIG_OPTIONS, SPMI_SLAVE_ID0) = 0x44,
	PMIC_CONCAT(SPMI_P_DIG_OPTIONS, SPMI_SLAVE_ID1) = 0x45,
	PMIC_CONCAT(SPMI_P_DIG_OPTIONS, SPMI_GROUP_ID0) = 0x46,
	PMIC_CONCAT(SPMI_P_DIG_OPTIONS, SPMI_GROUP_ID1) = 0x47,
	PMIC_CONCAT(SPMI_P_DIG_OPTIONS, REGS_COUNT) = 0x4,
}SPMIPDIGOPTIONSRegType; 

typedef enum 
{
	PMIC_CONCAT(HFBUCK2_PS, REVISION2) = 0x01,
	PMIC_CONCAT(HFBUCK2_PS, REVISION3) = 0x02,
	PMIC_CONCAT(HFBUCK2_PS, REVISION4) = 0x03,
	PMIC_CONCAT(HFBUCK2_PS, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(HFBUCK2_PS, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(HFBUCK2_PS, PWM_CURRENT_LIM_CTL) = 0x4A,
	PMIC_CONCAT(HFBUCK2_PS, PFM_CURRENT_LIM_CTL) = 0x4B,
	PMIC_CONCAT(HFBUCK2_PS, SOFT_START_CTL) = 0x4C,
	PMIC_CONCAT(HFBUCK2_PS, SWITCH_SIZE_CTL) = 0x70,
	PMIC_CONCAT(HFBUCK2_PS, DEAD_TIME_CTRL1) = 0x71,
	PMIC_CONCAT(HFBUCK2_PS, DEAD_TIME_CTRL2) = 0x72,
	PMIC_CONCAT(HFBUCK2_PS, BLNK_TIME_CTL) = 0x73,
	PMIC_CONCAT(HFBUCK2_PS, INZERO_CTL) = 0x74,
	PMIC_CONCAT(HFBUCK2_PS, DIG_FSM_CTL) = 0x75,
	PMIC_CONCAT(HFBUCK2_PS, PWR_STG_MISC) = 0x79,
	PMIC_CONCAT(HFBUCK2_PS, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(HFBUCK2_PS, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(HFBUCK2_PS, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(HFBUCK2_PS, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(HFBUCK2_PS, FORCE_FET_TEST) = 0xE3,
	PMIC_CONCAT(HFBUCK2_PS, PWR_STG_TEST) = 0xE4,
	PMIC_CONCAT(HFBUCK2_PS, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(HFBUCK2_PS, PS_TRIM1) = 0xF1,
	PMIC_CONCAT(HFBUCK2_PS, PS_TRIM2) = 0xF2,
	PMIC_CONCAT(HFBUCK2_PS, REGS_COUNT) = 0x18,
}HFBUCK2PSRegType; 

typedef enum 
{
	PMIC_CONCAT(BBCLK, REVISION2) = 0x01,
	PMIC_CONCAT(BBCLK, REVISION3) = 0x02,
	PMIC_CONCAT(BBCLK, REVISION4) = 0x03,
	PMIC_CONCAT(BBCLK, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(BBCLK, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(BBCLK, STATUS1) = 0x08,
	PMIC_CONCAT(BBCLK, DRV_CTL1) = 0x44,
	PMIC_CONCAT(BBCLK, EN_CTL) = 0x46,
	PMIC_CONCAT(BBCLK, PD_CTL) = 0x48,
	PMIC_CONCAT(BBCLK, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(BBCLK, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(BBCLK, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(BBCLK, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(BBCLK, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(BBCLK, REGS_COUNT) = 0xe,
}BBCLKRegType; 

typedef enum 
{
	PMIC_CONCAT(RFCLK, REVISION2) = 0x01,
	PMIC_CONCAT(RFCLK, REVISION3) = 0x02,
	PMIC_CONCAT(RFCLK, REVISION4) = 0x03,
	PMIC_CONCAT(RFCLK, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(RFCLK, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(RFCLK, STATUS1) = 0x08,
	PMIC_CONCAT(RFCLK, DRV_CTL1) = 0x44,
	PMIC_CONCAT(RFCLK, EN_CTL) = 0x46,
	PMIC_CONCAT(RFCLK, PD_CTL) = 0x48,
	PMIC_CONCAT(RFCLK, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(RFCLK, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(RFCLK, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(RFCLK, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(RFCLK, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(RFCLK, REGS_COUNT) = 0xe,
}RFCLKRegType; 

typedef enum 
{
	PMIC_CONCAT(LDO_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(LDO_DIG, REVISION3) = 0x02,
	PMIC_CONCAT(LDO_DIG, REVISION4) = 0x03,
	PMIC_CONCAT(LDO_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(LDO_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(LDO_DIG, STATUS1) = 0x08,
	PMIC_CONCAT(LDO_DIG, STATUS2) = 0x09,
	PMIC_CONCAT(LDO_DIG, STATUS3) = 0x0A,
	PMIC_CONCAT(LDO_DIG, INT_RT_STS) = 0x10,
	PMIC_CONCAT(LDO_DIG, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(LDO_DIG, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(LDO_DIG, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(LDO_DIG, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(LDO_DIG, INT_EN_SET) = 0x15,
	PMIC_CONCAT(LDO_DIG, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(LDO_DIG, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(LDO_DIG, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(LDO_DIG, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(LDO_DIG, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(LDO_DIG, VOLTAGE_CTL1) = 0x40,
	PMIC_CONCAT(LDO_DIG, VOLTAGE_CTL2) = 0x41,
	PMIC_CONCAT(LDO_DIG, MODE_CTL2) = 0x45,
	PMIC_CONCAT(LDO_DIG, EN_CTL) = 0x46,
	PMIC_CONCAT(LDO_DIG, PD_CTL) = 0x48,
	PMIC_CONCAT(LDO_DIG, CURRENT_LIM_CTL) = 0x4A,
	PMIC_CONCAT(LDO_DIG, SOFT_START_CTL) = 0x4C,
	PMIC_CONCAT(LDO_DIG, CONFIG_CTL) = 0x52,
	PMIC_CONCAT(LDO_DIG, LL_VOLTAGE_CTL1) = 0x68,
	PMIC_CONCAT(LDO_DIG, LL_VOLTAGE_CTL2) = 0x69,
	PMIC_CONCAT(LDO_DIG, UL_VOLTAGE_CTL1) = 0x6A,
	PMIC_CONCAT(LDO_DIG, UL_VOLTAGE_CTL2) = 0x6B,
	PMIC_CONCAT(LDO_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(LDO_DIG, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(LDO_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(LDO_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(LDO_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(LDO_DIG, INT_TEST1) = 0xE0,
	PMIC_CONCAT(LDO_DIG, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(LDO_DIG, TEST1) = 0xE2,
	PMIC_CONCAT(LDO_DIG, TEST2) = 0xE3,
	PMIC_CONCAT(LDO_DIG, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(LDO_DIG, TRIM_CTRL) = 0xF1,
	PMIC_CONCAT(LDO_DIG, REGS_COUNT) = 0x2a,
}LDODIGRegType; 

typedef enum 
{
	PMIC_CONCAT(TEMP_ALARM, REVISION2) = 0x01,
	PMIC_CONCAT(TEMP_ALARM, REVISION3) = 0x02,
	PMIC_CONCAT(TEMP_ALARM, REVISION4) = 0x03,
	PMIC_CONCAT(TEMP_ALARM, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(TEMP_ALARM, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(TEMP_ALARM, STATUS1) = 0x08,
	PMIC_CONCAT(TEMP_ALARM, INT_RT_STS) = 0x10,
	PMIC_CONCAT(TEMP_ALARM, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(TEMP_ALARM, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(TEMP_ALARM, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(TEMP_ALARM, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(TEMP_ALARM, INT_EN_SET) = 0x15,
	PMIC_CONCAT(TEMP_ALARM, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(TEMP_ALARM, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(TEMP_ALARM, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(TEMP_ALARM, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(TEMP_ALARM, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(TEMP_ALARM, SHUTDOWN_CTL1) = 0x40,
	PMIC_CONCAT(TEMP_ALARM, SHUTDOWN_CTL2) = 0x42,
	PMIC_CONCAT(TEMP_ALARM, EN_CTL1) = 0x46,
	PMIC_CONCAT(TEMP_ALARM, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(TEMP_ALARM, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(TEMP_ALARM, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(TEMP_ALARM, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(TEMP_ALARM, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(TEMP_ALARM, INT_TEST1) = 0xE0,
	PMIC_CONCAT(TEMP_ALARM, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(TEMP_ALARM, TEST1) = 0xE2,
	PMIC_CONCAT(TEMP_ALARM, TEST2) = 0xE3,
	PMIC_CONCAT(TEMP_ALARM, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(TEMP_ALARM, TRIM_OFFSET) = 0xF1,
	PMIC_CONCAT(TEMP_ALARM, REGS_COUNT) = 0x1f,
}TEMPALARMRegType; 

typedef enum 
{
	PMIC_CONCAT(TIMER, REVISION2) = 0x01,
	PMIC_CONCAT(TIMER, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(TIMER, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(TIMER, STATUS1) = 0x08,
	PMIC_CONCAT(TIMER, INT_RT_STS) = 0x10,
	PMIC_CONCAT(TIMER, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(TIMER, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(TIMER, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(TIMER, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(TIMER, INT_EN_SET) = 0x15,
	PMIC_CONCAT(TIMER, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(TIMER, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(TIMER, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(TIMER, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(TIMER, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(TIMER, TIMER_DATA1) = 0x40,
	PMIC_CONCAT(TIMER, TIMER_DATA2) = 0x42,
	PMIC_CONCAT(TIMER, TIMER_MODE) = 0x45,
	PMIC_CONCAT(TIMER, EN_CTL) = 0x46,
	PMIC_CONCAT(TIMER, TIMER_RDATA1) = 0x48,
	PMIC_CONCAT(TIMER, TIMER_RDATA2) = 0x49,
	PMIC_CONCAT(TIMER, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(TIMER, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(TIMER, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(TIMER, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(TIMER, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(TIMER, INT_TEST1) = 0xE0,
	PMIC_CONCAT(TIMER, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(TIMER, REGS_COUNT) = 0x1c,
}TIMERRegType; 

typedef enum 
{
	PMIC_CONCAT(SPMI_P_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(SPMI_P_DIG, REVISION3) = 0x02,
	PMIC_CONCAT(SPMI_P_DIG, REVISION4) = 0x03,
	PMIC_CONCAT(SPMI_P_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(SPMI_P_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(SPMI_P_DIG, ERROR_SYNDROME) = 0x08,
	PMIC_CONCAT(SPMI_P_DIG, ERROR_DATA) = 0x0B,
	PMIC_CONCAT(SPMI_P_DIG, ERROR_ADDR_LO) = 0x0C,
	PMIC_CONCAT(SPMI_P_DIG, ERROR_ADDR_MD) = 0x0D,
	PMIC_CONCAT(SPMI_P_DIG, ERROR_ADDR_HI) = 0x0E,
	PMIC_CONCAT(SPMI_P_DIG, INT_RT_STS) = 0x10,
	PMIC_CONCAT(SPMI_P_DIG, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(SPMI_P_DIG, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(SPMI_P_DIG, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(SPMI_P_DIG, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(SPMI_P_DIG, INT_EN_SET) = 0x15,
	PMIC_CONCAT(SPMI_P_DIG, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(SPMI_P_DIG, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(SPMI_P_DIG, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(SPMI_P_DIG, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(SPMI_P_DIG, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(SPMI_P_DIG, SPMI_BUF_CFG) = 0x40,
	PMIC_CONCAT(SPMI_P_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(SPMI_P_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(SPMI_P_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(SPMI_P_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(SPMI_P_DIG, INT_TEST1) = 0xE0,
	PMIC_CONCAT(SPMI_P_DIG, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(SPMI_P_DIG, TEST1) = 0xE2,
	PMIC_CONCAT(SPMI_P_DIG, REGS_COUNT) = 0x1d,
}SPMIPDIGRegType; 

typedef enum 
{
	PMIC_CONCAT(BMS, REVISION2) = 0x01,
	PMIC_CONCAT(BMS, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(BMS, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(BMS, STATUS1) = 0x08,
	PMIC_CONCAT(BMS, INT_RT_STS) = 0x10,
	PMIC_CONCAT(BMS, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(BMS, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(BMS, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(BMS, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(BMS, INT_EN_SET) = 0x15,
	PMIC_CONCAT(BMS, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(BMS, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(BMS, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(BMS, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(BMS, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(BMS, MODE_CTL) = 0x40,
	PMIC_CONCAT(BMS, CC_DATA_CTL) = 0x42,
	PMIC_CONCAT(BMS, CC_CLEAR_CTL) = 0x43,
	PMIC_CONCAT(BMS, TOL_CTL) = 0x44,
	PMIC_CONCAT(BMS, EN_CTL1) = 0x46,
	PMIC_CONCAT(BMS, OCV_USE_LOW_LIMIT_THR0) = 0x48,
	PMIC_CONCAT(BMS, OCV_USE_LOW_LIMIT_THR1) = 0x49,
	PMIC_CONCAT(BMS, OCV_USE_HIGH_LIMIT_THR0) = 0x4A,
	PMIC_CONCAT(BMS, OCV_USE_HIGH_LIMIT_THR1) = 0x4B,
	PMIC_CONCAT(BMS, OCV_USE_LIMIT_CTL) = 0x4C,
	PMIC_CONCAT(BMS, OCV_THR0) = 0x50,
	PMIC_CONCAT(BMS, OCV_THR1) = 0x51,
	PMIC_CONCAT(BMS, OCV_THR_CTL) = 0x53,
	PMIC_CONCAT(BMS, S1_DELAY_CTL) = 0x5A,
	PMIC_CONCAT(BMS, S2_DELAY_CTL) = 0x5B,
	PMIC_CONCAT(BMS, S6_DELAY_CTL) = 0x5C,
	PMIC_CONCAT(BMS, S7_DELAY_CTL) = 0x5D,
	PMIC_CONCAT(BMS, S1_SAMP_AVG_CTL) = 0x60,
	PMIC_CONCAT(BMS, S2_SAMP_AVG_CTL) = 0x61,
	PMIC_CONCAT(BMS, S3_SAMP_AVG_CTL) = 0x62,
	PMIC_CONCAT(BMS, S4_SAMP_AVG_CTL) = 0x63,
	PMIC_CONCAT(BMS, S6_SAMP_AVG_CTL) = 0x64,
	PMIC_CONCAT(BMS, S7_SAMP_AVG_CTL) = 0x65,
	PMIC_CONCAT(BMS, S1_CNT_CTL) = 0x6A,
	PMIC_CONCAT(BMS, S2_CNT_CTL1) = 0x6C,
	PMIC_CONCAT(BMS, S2_CNT_CTL2) = 0x6D,
	PMIC_CONCAT(BMS, S3_CNT_CTL) = 0x6F,
	PMIC_CONCAT(BMS, S4_CNT_CTL) = 0x71,
	PMIC_CONCAT(BMS, S1_VSENSE_THR_CTL) = 0x73,
	PMIC_CONCAT(BMS, S2_VSENSE_THR_CTL) = 0x75,
	PMIC_CONCAT(BMS, S3_VSENSE_THR_CTL) = 0x77,
	PMIC_CONCAT(BMS, S4_VSENSE_THR_CTL) = 0x79,
	PMIC_CONCAT(BMS, CC_THR0) = 0x7A,
	PMIC_CONCAT(BMS, CC_THR1) = 0x7B,
	PMIC_CONCAT(BMS, CC_THR2) = 0x7C,
	PMIC_CONCAT(BMS, CC_THR3) = 0x7D,
	PMIC_CONCAT(BMS, CC_THR4) = 0x7E,
	PMIC_CONCAT(BMS, OCV_FOR_R_DATA0) = 0x80,
	PMIC_CONCAT(BMS, OCV_FOR_R_DATA1) = 0x81,
	PMIC_CONCAT(BMS, VSENSE_FOR_R_DATA0) = 0x82,
	PMIC_CONCAT(BMS, VSENSE_FOR_R_DATA1) = 0x83,
	PMIC_CONCAT(BMS, VBAT_FOR_R_DATA0) = 0x84,
	PMIC_CONCAT(BMS, VBAT_FOR_R_DATA1) = 0x85,
	PMIC_CONCAT(BMS, CC_DATA0) = 0x8A,
	PMIC_CONCAT(BMS, CC_DATA1) = 0x8B,
	PMIC_CONCAT(BMS, CC_DATA2) = 0x8C,
	PMIC_CONCAT(BMS, CC_DATA3) = 0x8D,
	PMIC_CONCAT(BMS, CC_DATA4) = 0x8E,
	PMIC_CONCAT(BMS, OCV_FOR_SOC_DATA0) = 0x90,
	PMIC_CONCAT(BMS, OCV_FOR_SOC_DATA1) = 0x91,
	PMIC_CONCAT(BMS, VSENSE_PON_DATA0) = 0x94,
	PMIC_CONCAT(BMS, VSENSE_PON_DATA1) = 0x95,
	PMIC_CONCAT(BMS, VSENSE_AVG_DATA0) = 0x98,
	PMIC_CONCAT(BMS, VSENSE_AVG_DATA1) = 0x99,
	PMIC_CONCAT(BMS, VBAT_AVG_DATA0) = 0x9E,
	PMIC_CONCAT(BMS, VBAT_AVG_DATA1) = 0x9F,
	PMIC_CONCAT(BMS, SW_CC_THR0) = 0xA0,
	PMIC_CONCAT(BMS, SW_CC_THR1) = 0xA1,
	PMIC_CONCAT(BMS, SW_CC_THR2) = 0xA2,
	PMIC_CONCAT(BMS, SW_CC_THR3) = 0xA3,
	PMIC_CONCAT(BMS, SW_CC_THR4) = 0xA4,
	PMIC_CONCAT(BMS, SW_CC_DATA0) = 0xA8,
	PMIC_CONCAT(BMS, SW_CC_DATA1) = 0xA9,
	PMIC_CONCAT(BMS, SW_CC_DATA2) = 0xAA,
	PMIC_CONCAT(BMS, SW_CC_DATA3) = 0xAB,
	PMIC_CONCAT(BMS, SW_CC_DATA4) = 0xAC,
	PMIC_CONCAT(BMS, BMS_DATA_REG_0) = 0xB0,
	PMIC_CONCAT(BMS, BMS_DATA_REG_1) = 0xB1,
	PMIC_CONCAT(BMS, BMS_DATA_REG_2) = 0xB2,
	PMIC_CONCAT(BMS, BMS_DATA_REG_3) = 0xB3,
	PMIC_CONCAT(BMS, BMS_DATA_REG_4) = 0xB4,
	PMIC_CONCAT(BMS, BMS_DATA_REG_5) = 0xB5,
	PMIC_CONCAT(BMS, BMS_DATA_REG_6) = 0xB6,
	PMIC_CONCAT(BMS, BMS_DATA_REG_7) = 0xB7,
	PMIC_CONCAT(BMS, BMS_DATA_REG_8) = 0xB8,
	PMIC_CONCAT(BMS, BMS_DATA_REG_9) = 0xB9,
	PMIC_CONCAT(BMS, BMS_DATA_REG_A) = 0xBA,
	PMIC_CONCAT(BMS, BMS_DATA_REG_B) = 0xBB,
	PMIC_CONCAT(BMS, BMS_DATA_REG_C) = 0xBC,
	PMIC_CONCAT(BMS, BMS_DATA_REG_D) = 0xBD,
	PMIC_CONCAT(BMS, BMS_DATA_REG_E) = 0xBE,
	PMIC_CONCAT(BMS, BMS_DATA_REG_F) = 0xBF,
	PMIC_CONCAT(BMS, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(BMS, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(BMS, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(BMS, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(BMS, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(BMS, INT_TEST1) = 0xE0,
	PMIC_CONCAT(BMS, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(BMS, TEST1) = 0xE2,
	PMIC_CONCAT(BMS, REGS_COUNT) = 0x69,
}BMSRegType; 

typedef enum 
{
	PMIC_CONCAT(CLK_DIST, REVISION2) = 0x01,
	PMIC_CONCAT(CLK_DIST, REVISION3) = 0x02,
	PMIC_CONCAT(CLK_DIST, REVISION4) = 0x03,
	PMIC_CONCAT(CLK_DIST, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(CLK_DIST, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(CLK_DIST, STATUS1) = 0x08,
	PMIC_CONCAT(CLK_DIST, INT_RT_STS) = 0x10,
	PMIC_CONCAT(CLK_DIST, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(CLK_DIST, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(CLK_DIST, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(CLK_DIST, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(CLK_DIST, INT_EN_SET) = 0x15,
	PMIC_CONCAT(CLK_DIST, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(CLK_DIST, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(CLK_DIST, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(CLK_DIST, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(CLK_DIST, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(CLK_DIST, CLK_CTL1) = 0x40,
	PMIC_CONCAT(CLK_DIST, CLK_CTL2) = 0x41,
	PMIC_CONCAT(CLK_DIST, CLK_CTL3) = 0x42,
	PMIC_CONCAT(CLK_DIST, CLK_CTL4) = 0x43,
	PMIC_CONCAT(CLK_DIST, HALT_CTL) = 0x45,
	PMIC_CONCAT(CLK_DIST, RC_CTL) = 0x46,
	PMIC_CONCAT(CLK_DIST, PD_CTL) = 0x48,
	PMIC_CONCAT(CLK_DIST, PMIC_SLEEP_CTL) = 0x4A,
	PMIC_CONCAT(CLK_DIST, SPARE1) = 0x51,
	PMIC_CONCAT(CLK_DIST, SPARE2) = 0x52,
	PMIC_CONCAT(CLK_DIST, SPARE3) = 0x53,
	PMIC_CONCAT(CLK_DIST, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(CLK_DIST, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(CLK_DIST, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(CLK_DIST, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(CLK_DIST, INT_TEST1) = 0xE0,
	PMIC_CONCAT(CLK_DIST, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(CLK_DIST, TEST1) = 0xE2,
	PMIC_CONCAT(CLK_DIST, TEST2) = 0xE4,
	PMIC_CONCAT(CLK_DIST, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(CLK_DIST, RC19M2_TRIM) = 0xF1,
	PMIC_CONCAT(CLK_DIST, RCLF_TRIM) = 0xF2,
	PMIC_CONCAT(CLK_DIST, REGS_COUNT) = 0x27,
}CLKDISTRegType; 

typedef enum 
{
	PMIC_CONCAT(INTBUS_ARB_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(INTBUS_ARB_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(INTBUS_ARB_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(INTBUS_ARB_DIG, STATUS1) = 0x08,
	PMIC_CONCAT(INTBUS_ARB_DIG, TIMEOUT) = 0x44,
	PMIC_CONCAT(INTBUS_ARB_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(INTBUS_ARB_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(INTBUS_ARB_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(INTBUS_ARB_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(INTBUS_ARB_DIG, TEST1) = 0xE2,
	PMIC_CONCAT(INTBUS_ARB_DIG, REGS_COUNT) = 0xa,
}INTBUSARBDIGRegType; 

typedef enum 
{
	PMIC_CONCAT(BCLK_GEN_MAIN, REVISION2) = 0x01,
	PMIC_CONCAT(BCLK_GEN_MAIN, REVISION3) = 0x02,
	PMIC_CONCAT(BCLK_GEN_MAIN, REVISION4) = 0x03,
	PMIC_CONCAT(BCLK_GEN_MAIN, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(BCLK_GEN_MAIN, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(BCLK_GEN_MAIN, STATUS) = 0x08,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_RT_STS) = 0x10,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_EN_SET) = 0x15,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(BCLK_GEN_MAIN, BCLK_GEN_ENABLE) = 0x46,
	PMIC_CONCAT(BCLK_GEN_MAIN, DLL_CFG) = 0x50,
	PMIC_CONCAT(BCLK_GEN_MAIN, QM_MODE) = 0x51,
	PMIC_CONCAT(BCLK_GEN_MAIN, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(BCLK_GEN_MAIN, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(BCLK_GEN_MAIN, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(BCLK_GEN_MAIN, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_TEST1) = 0xE0,
	PMIC_CONCAT(BCLK_GEN_MAIN, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(BCLK_GEN_MAIN, TEST1) = 0xE2,
	PMIC_CONCAT(BCLK_GEN_MAIN, TEST2) = 0xE3,
	PMIC_CONCAT(BCLK_GEN_MAIN, TEST3) = 0xE4,
	PMIC_CONCAT(BCLK_GEN_MAIN, TEST4) = 0xE5,
	PMIC_CONCAT(BCLK_GEN_MAIN, REGS_COUNT) = 0x1e,
}BCLKGENMAINRegType; 

typedef enum 
{
	PMIC_CONCAT(REVID_PM8110, REVISION2) = 0x01,
	PMIC_CONCAT(REVID_PM8110, REVISION3) = 0x02,
	PMIC_CONCAT(REVID_PM8110, REVISION4) = 0x03,
	PMIC_CONCAT(REVID_PM8110, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(REVID_PM8110, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(REVID_PM8110, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(REVID_PM8110, REGS_COUNT) = 0x6,
}REVIDPM8110RegType; 

typedef enum 
{
	PMIC_CONCAT(BUA, REVISION2) = 0x01,
	PMIC_CONCAT(BUA, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(BUA, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(BUA, STATUS1) = 0x08,
	PMIC_CONCAT(BUA, STATUS2) = 0x09,
	PMIC_CONCAT(BUA, INT_RT_STS) = 0x10,
	PMIC_CONCAT(BUA, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(BUA, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(BUA, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(BUA, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(BUA, INT_EN_SET) = 0x15,
	PMIC_CONCAT(BUA, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(BUA, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(BUA, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(BUA, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(BUA, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(BUA, BUA_CTL1) = 0x40,
	PMIC_CONCAT(BUA, EN_CTL1) = 0x46,
	PMIC_CONCAT(BUA, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(BUA, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(BUA, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(BUA, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(BUA, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(BUA, INT_TEST1) = 0xE0,
	PMIC_CONCAT(BUA, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(BUA, TEST1) = 0xE2,
	PMIC_CONCAT(BUA, REGS_COUNT) = 0x1a,
}BUARegType; 

typedef enum 
{
	PMIC_CONCAT(LDO_XO_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(LDO_XO_DIG, REVISION3) = 0x02,
	PMIC_CONCAT(LDO_XO_DIG, REVISION4) = 0x03,
	PMIC_CONCAT(LDO_XO_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(LDO_XO_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(LDO_XO_DIG, STATUS1) = 0x08,
	PMIC_CONCAT(LDO_XO_DIG, VOLTAGE_CTL1) = 0x40,
	PMIC_CONCAT(LDO_XO_DIG, VOLTAGE_CTL2) = 0x41,
	PMIC_CONCAT(LDO_XO_DIG, MODE_CTL2) = 0x45,
	PMIC_CONCAT(LDO_XO_DIG, EN_CTL) = 0x46,
	PMIC_CONCAT(LDO_XO_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(LDO_XO_DIG, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(LDO_XO_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(LDO_XO_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(LDO_XO_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(LDO_XO_DIG, TEST1) = 0xE2,
	PMIC_CONCAT(LDO_XO_DIG, REGS_COUNT) = 0x10,
}LDOXODIGRegType; 

typedef enum 
{
	PMIC_CONCAT(SMBB_BUCK, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(SMBB_BUCK, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(SMBB_BUCK, BUCK_OK) = 0x08,
	PMIC_CONCAT(SMBB_BUCK, INT_RT_STS) = 0x10,
	PMIC_CONCAT(SMBB_BUCK, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(SMBB_BUCK, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(SMBB_BUCK, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(SMBB_BUCK, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(SMBB_BUCK, INT_EN_SET) = 0x15,
	PMIC_CONCAT(SMBB_BUCK, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(SMBB_BUCK, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(SMBB_BUCK, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(SMBB_BUCK, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(SMBB_BUCK, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(SMBB_BUCK, ENABLE_CONTROL) = 0x46,
	PMIC_CONCAT(SMBB_BUCK, VDD_LOOP_GM_CTRL) = 0x60,
	PMIC_CONCAT(SMBB_BUCK, VCHG_LOOP_GM_CTRL) = 0x61,
	PMIC_CONCAT(SMBB_BUCK, IBAT_LOOP_GM_CTRL) = 0x62,
	PMIC_CONCAT(SMBB_BUCK, ICHG_LOOP_GM_CTRL) = 0x63,
	PMIC_CONCAT(SMBB_BUCK, VDD_LOOP_COMP_RES) = 0x64,
	PMIC_CONCAT(SMBB_BUCK, VCHG_LOOP_COMP_RES) = 0x65,
	PMIC_CONCAT(SMBB_BUCK, SAWTOOH_SLOPE_GAIN) = 0x68,
	PMIC_CONCAT(SMBB_BUCK, PULSE_SKIPPING_COMP_EN) = 0x6A,
	PMIC_CONCAT(SMBB_BUCK, ZERO_COMPCAP_CTRL) = 0x6B,
	PMIC_CONCAT(SMBB_BUCK, HIGH_POLE_COMPCAP_CTRL) = 0x6C,
	PMIC_CONCAT(SMBB_BUCK, ILIMIT_CTRL) = 0x6E,
	PMIC_CONCAT(SMBB_BUCK, MIN_PON) = 0x71,
	PMIC_CONCAT(SMBB_BUCK, SLEW_RATE_CONTROL) = 0x72,
	PMIC_CONCAT(SMBB_BUCK, PSTG_CONTROL) = 0x73,
	PMIC_CONCAT(SMBB_BUCK, BCK_VBAT_REG_MODE) = 0x74,
	PMIC_CONCAT(SMBB_BUCK, VCHG_DISCHG) = 0x76,
	PMIC_CONCAT(SMBB_BUCK, VCHG_OV) = 0x77,
	PMIC_CONCAT(SMBB_BUCK, SWITCHOVER) = 0x78,
	PMIC_CONCAT(SMBB_BUCK, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(SMBB_BUCK, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(SMBB_BUCK, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(SMBB_BUCK, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(SMBB_BUCK, BUCK_SPARE) = 0xDF,
	PMIC_CONCAT(SMBB_BUCK, INT_TEST1) = 0xE0,
	PMIC_CONCAT(SMBB_BUCK, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(SMBB_BUCK, TRIM_CAL_TEST) = 0xE2,
	PMIC_CONCAT(SMBB_BUCK, TRIM_CAL_TEST2) = 0xE3,
	PMIC_CONCAT(SMBB_BUCK, TEST_ATEST) = 0xE4,
	PMIC_CONCAT(SMBB_BUCK, TEST_EN_SMBC_LOOP) = 0xE5,
	PMIC_CONCAT(SMBB_BUCK, TEST_SMBC_MODES) = 0xE6,
	PMIC_CONCAT(SMBB_BUCK, TEMP_TEST) = 0xE7,
	PMIC_CONCAT(SMBB_BUCK, DTEST_CTRL) = 0xE8,
	PMIC_CONCAT(SMBB_BUCK, VPH_OK_THR_TST) = 0xE9,
	PMIC_CONCAT(SMBB_BUCK, BUCK_COMP_OVR_GLOBAL) = 0xEA,
	PMIC_CONCAT(SMBB_BUCK, COMPARATOR_OVRIDE_1) = 0xEB,
	PMIC_CONCAT(SMBB_BUCK, COMPARATOR_OVRIDE_2) = 0xEC,
	PMIC_CONCAT(SMBB_BUCK, COMPARATOR_OVRIDE_3) = 0xED,
	PMIC_CONCAT(SMBB_BUCK, TEST_DRIVER_OVERLAP) = 0xEE,
	PMIC_CONCAT(SMBB_BUCK, ASYNC_FSM_TST) = 0xEF,
	PMIC_CONCAT(SMBB_BUCK, BUCK_TRIM_NUM) = 0xF0,
	PMIC_CONCAT(SMBB_BUCK, BUCK_CTRL_TRIM1) = 0xF1,
	PMIC_CONCAT(SMBB_BUCK, BUCK_CTRL_TRIM2) = 0xF2,
	PMIC_CONCAT(SMBB_BUCK, BUCK_CTRL_TRIM3) = 0xF3,
	PMIC_CONCAT(SMBB_BUCK, BUCK_CTRL_TRIM4) = 0xF4,
	PMIC_CONCAT(SMBB_BUCK, BUCK_CTRL_TRIM5) = 0xF5,
	PMIC_CONCAT(SMBB_BUCK, BUCK_CTRL_TRIM6) = 0xF6,
	PMIC_CONCAT(SMBB_BUCK, BUCK_CTRL_TRIM7) = 0xF7,
	PMIC_CONCAT(SMBB_BUCK, IBAT_DAC_TRIM) = 0xF8,
	PMIC_CONCAT(SMBB_BUCK, VDET_TRIM_SEL) = 0xF9,
	PMIC_CONCAT(SMBB_BUCK, IBAT_GAIN) = 0xFA,
	PMIC_CONCAT(SMBB_BUCK, REGS_COUNT) = 0x41,
}SMBBBUCKRegType; 

typedef enum 
{
	PMIC_CONCAT(MISC_PM8110, REVISION2) = 0x01,
	PMIC_CONCAT(MISC_PM8110, REVISION3) = 0x02,
	PMIC_CONCAT(MISC_PM8110, REVISION4) = 0x03,
	PMIC_CONCAT(MISC_PM8110, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(MISC_PM8110, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(MISC_PM8110, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(MISC_PM8110, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(MISC_PM8110, XVDD_DVDD_SRC_CTL) = 0x42,
	PMIC_CONCAT(MISC_PM8110, BUCK_CMN_CTL1) = 0x45,
	PMIC_CONCAT(MISC_PM8110, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(MISC_PM8110, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(MISC_PM8110, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(MISC_PM8110, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(MISC_PM8110, TEST_ACCESS) = 0xE0,
	PMIC_CONCAT(MISC_PM8110, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(MISC_PM8110, TP_REV) = 0xF1,
	PMIC_CONCAT(MISC_PM8110, FAB_ID) = 0xF2,
	PMIC_CONCAT(MISC_PM8110, WAFER_ID) = 0xF3,
	PMIC_CONCAT(MISC_PM8110, X_COORD) = 0xF4,
	PMIC_CONCAT(MISC_PM8110, Y_COORD) = 0xF5,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_11_10) = 0xF6,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_10_09) = 0xF7,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_09_08) = 0xF8,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_07_06) = 0xF9,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_06_05) = 0xFA,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_05_04) = 0xFB,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_03_02) = 0xFC,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_02_01) = 0xFD,
	PMIC_CONCAT(MISC_PM8110, LOT_ID_01_00) = 0xFE,
	PMIC_CONCAT(MISC_PM8110, MFG_ID_SPARE) = 0xFF,
	PMIC_CONCAT(MISC_PM8110, REGS_COUNT) = 0x1e,
}MISCPM8110RegType; 

typedef enum 
{
	PMIC_CONCAT(MBG_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(MBG_DIG, REVISION3) = 0x02,
	PMIC_CONCAT(MBG_DIG, REVISION4) = 0x03,
	PMIC_CONCAT(MBG_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(MBG_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(MBG_DIG, STATUS1) = 0x08,
	PMIC_CONCAT(MBG_DIG, MODE_CTRL) = 0x44,
	PMIC_CONCAT(MBG_DIG, EN_CTL) = 0x46,
	PMIC_CONCAT(MBG_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(MBG_DIG, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(MBG_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(MBG_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(MBG_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(MBG_DIG, TEST1) = 0xE2,
	PMIC_CONCAT(MBG_DIG, TEST2) = 0xE3,
	PMIC_CONCAT(MBG_DIG, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM1) = 0xF1,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM2) = 0xF2,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM3) = 0xF3,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM4) = 0xF4,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM5) = 0xF5,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM6) = 0xF6,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM7) = 0xF7,
	PMIC_CONCAT(MBG_DIG, MBG_TRIM8) = 0xF8,
	PMIC_CONCAT(MBG_DIG, REGS_COUNT) = 0x18,
}MBGDIGRegType; 

typedef enum 
{
	PMIC_CONCAT(INTR_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(INTR_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(INTR_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(INTR_DIG, STATUS1) = 0x08,
	PMIC_CONCAT(INTR_DIG, STATUS2) = 0x09,
	PMIC_CONCAT(INTR_DIG, INT_RESEND_ALL) = 0x40,
	PMIC_CONCAT(INTR_DIG, EN_CTL1) = 0x46,
	PMIC_CONCAT(INTR_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(INTR_DIG, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(INTR_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(INTR_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(INTR_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(INTR_DIG, TEST1) = 0xE0,
	PMIC_CONCAT(INTR_DIG, REGS_COUNT) = 0xd,
}INTRDIGRegType; 

typedef enum 
{
	PMIC_CONCAT(IADC_ADJ, REVISION2) = 0x01,
	PMIC_CONCAT(IADC_ADJ, REVISION3) = 0x02,
	PMIC_CONCAT(IADC_ADJ, REVISION4) = 0x03,
	PMIC_CONCAT(IADC_ADJ, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(IADC_ADJ, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(IADC_ADJ, STATUS1) = 0x08,
	PMIC_CONCAT(IADC_ADJ, STATUS2) = 0x09,
	PMIC_CONCAT(IADC_ADJ, INT_RT_STS) = 0x10,
	PMIC_CONCAT(IADC_ADJ, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(IADC_ADJ, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(IADC_ADJ, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(IADC_ADJ, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(IADC_ADJ, INT_EN_SET) = 0x15,
	PMIC_CONCAT(IADC_ADJ, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(IADC_ADJ, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(IADC_ADJ, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(IADC_ADJ, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(IADC_ADJ, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(IADC_ADJ, MODE_CTL) = 0x40,
	PMIC_CONCAT(IADC_ADJ, EN_CTL1) = 0x46,
	PMIC_CONCAT(IADC_ADJ, ADC_CH_SEL_CTL) = 0x48,
	PMIC_CONCAT(IADC_ADJ, ADC_DIG_PARAM) = 0x50,
	PMIC_CONCAT(IADC_ADJ, CONV_REQ) = 0x52,
	PMIC_CONCAT(IADC_ADJ, CONV_SEQ_CTL) = 0x54,
	PMIC_CONCAT(IADC_ADJ, CONV_SEQ_TRIG_CTL) = 0x55,
	PMIC_CONCAT(IADC_ADJ, MEAS_INTERVAL_CTL) = 0x57,
	PMIC_CONCAT(IADC_ADJ, MEAS_INTERVAL_OP_CTL) = 0x59,
	PMIC_CONCAT(IADC_ADJ, FAST_AVG_CTL) = 0x5A,
	PMIC_CONCAT(IADC_ADJ, FAST_AVG_EN) = 0x5B,
	PMIC_CONCAT(IADC_ADJ, LOW_THR0) = 0x5C,
	PMIC_CONCAT(IADC_ADJ, LOW_THR1) = 0x5D,
	PMIC_CONCAT(IADC_ADJ, HIGH_THR0) = 0x5E,
	PMIC_CONCAT(IADC_ADJ, HIGH_THR1) = 0x5F,
	PMIC_CONCAT(IADC_ADJ, DATA0) = 0x60,
	PMIC_CONCAT(IADC_ADJ, DATA1) = 0x61,
	PMIC_CONCAT(IADC_ADJ, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(IADC_ADJ, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(IADC_ADJ, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(IADC_ADJ, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(IADC_ADJ, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(IADC_ADJ, INT_TEST1) = 0xE0,
	PMIC_CONCAT(IADC_ADJ, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(IADC_ADJ, TEST5_DTEST) = 0xE6,
	PMIC_CONCAT(IADC_ADJ, TRIM2_ADC_OFFSET1) = 0xF2,
	PMIC_CONCAT(IADC_ADJ, TRIM3_ADC_OFFSET0) = 0xF3,
	PMIC_CONCAT(IADC_ADJ, TRIM2_ADC_FULLSCALE1) = 0xF4,
	PMIC_CONCAT(IADC_ADJ, TRIM3_ADC_FULLSCALE0) = 0xF5,
	PMIC_CONCAT(IADC_ADJ, REGS_COUNT) = 0x2f,
}IADCADJRegType; 

typedef enum 
{
	PMIC_CONCAT(TRIM, REVISION2) = 0x01,
	PMIC_CONCAT(TRIM, REVISION3) = 0x02,
	PMIC_CONCAT(TRIM, REVISION4) = 0x03,
	PMIC_CONCAT(TRIM, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(TRIM, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(TRIM, TRIM_REG_INIT_STATUS) = 0x08,
	PMIC_CONCAT(TRIM, OTP_PROG_STATUS) = 0x09,
	PMIC_CONCAT(TRIM, OTP_NUM_TRIM_REG_LSB) = 0x0A,
	PMIC_CONCAT(TRIM, OTP_NUM_TRIM_REG_MSB) = 0x0B,
	PMIC_CONCAT(TRIM, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(TRIM, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(TRIM, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(TRIM, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(TRIM, TRIM_OTP_CFG1) = 0xE0,
	PMIC_CONCAT(TRIM, TRIM_OTP_CFG2) = 0xE1,
	PMIC_CONCAT(TRIM, TRIM_OTP_PROG_CTL) = 0xE2,
	PMIC_CONCAT(TRIM, TRIM_REG_INIT_CTL) = 0xE3,
	PMIC_CONCAT(TRIM, TRIM_OTP_HA_CTL) = 0xE4,
	PMIC_CONCAT(TRIM, TEST1) = 0xE5,
	PMIC_CONCAT(TRIM, TEST_TRIM_CLK_REQ) = 0xE6,
	PMIC_CONCAT(TRIM, REGS_COUNT) = 0x14,
}TRIMRegType; 

typedef enum 
{
	PMIC_CONCAT(PBS_CORE, REVISION2) = 0x01,
	PMIC_CONCAT(PBS_CORE, REVISION3) = 0x02,
	PMIC_CONCAT(PBS_CORE, REVISION4) = 0x03,
	PMIC_CONCAT(PBS_CORE, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(PBS_CORE, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(PBS_CORE, SEQ_STATUS0) = 0x08,
	PMIC_CONCAT(PBS_CORE, SEQ_STATUS3) = 0x09,
	PMIC_CONCAT(PBS_CORE, SEQ_PC_STATUS0) = 0x0A,
	PMIC_CONCAT(PBS_CORE, SEQ_PC_STATUS1) = 0x0B,
	PMIC_CONCAT(PBS_CORE, SEQ_IR_STATUS0) = 0x0C,
	PMIC_CONCAT(PBS_CORE, SEQ_IR_STATUS1) = 0x0D,
	PMIC_CONCAT(PBS_CORE, SEQ_IR_STATUS2) = 0x0E,
	PMIC_CONCAT(PBS_CORE, SEQ_IR_STATUS3) = 0x0F,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_CFG) = 0x40,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_CTL) = 0x41,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_ADDR_LSB) = 0x42,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_ADDR_MSB) = 0x43,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_WR_DATA0) = 0x48,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_WR_DATA1) = 0x49,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_WR_DATA2) = 0x4A,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_WR_DATA3) = 0x4B,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_RD_DATA0) = 0x4C,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_RD_DATA1) = 0x4D,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_RD_DATA2) = 0x4E,
	PMIC_CONCAT(PBS_CORE, MEM_INTF_RD_DATA3) = 0x4F,
	PMIC_CONCAT(PBS_CORE, SEQ_STATUS1) = 0x90,
	PMIC_CONCAT(PBS_CORE, SEQ_STATUS2) = 0x91,
	PMIC_CONCAT(PBS_CORE, SEQ_ERR_PC_STATUS0) = 0x92,
	PMIC_CONCAT(PBS_CORE, SEQ_ERR_PC_STATUS1) = 0x93,
	PMIC_CONCAT(PBS_CORE, SEQ_ERR_IR_STATUS0) = 0x94,
	PMIC_CONCAT(PBS_CORE, SEQ_ERR_IR_STATUS1) = 0x95,
	PMIC_CONCAT(PBS_CORE, SEQ_ERR_IR_STATUS2) = 0x96,
	PMIC_CONCAT(PBS_CORE, SEQ_ERR_IR_STATUS3) = 0x97,
	PMIC_CONCAT(PBS_CORE, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(PBS_CORE, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(PBS_CORE, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(PBS_CORE, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(PBS_CORE, SEQ_DEBUG_CFG) = 0xE0,
	PMIC_CONCAT(PBS_CORE, SEQ_DEBUG_NEXT) = 0xE1,
	PMIC_CONCAT(PBS_CORE, OTP_CFG1) = 0xE2,
	PMIC_CONCAT(PBS_CORE, OTP_CFG2) = 0xE3,
	PMIC_CONCAT(PBS_CORE, TEST1) = 0xE4,
	PMIC_CONCAT(PBS_CORE, REGS_COUNT) = 0x2a,
}PBSCORERegType; 

typedef enum 
{
	PMIC_CONCAT(VADC_BTM, REVISION2) = 0x01,
	PMIC_CONCAT(VADC_BTM, REVISION3) = 0x02,
	PMIC_CONCAT(VADC_BTM, REVISION4) = 0x03,
	PMIC_CONCAT(VADC_BTM, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(VADC_BTM, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(VADC_BTM, STATUS1) = 0x08,
	PMIC_CONCAT(VADC_BTM, STATUS2) = 0x09,
	PMIC_CONCAT(VADC_BTM, STATUS_LOW) = 0x0A,
	PMIC_CONCAT(VADC_BTM, STATUS_HIGH) = 0x0B,
	PMIC_CONCAT(VADC_BTM, INT_RT_STS) = 0x10,
	PMIC_CONCAT(VADC_BTM, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(VADC_BTM, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(VADC_BTM, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(VADC_BTM, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(VADC_BTM, INT_EN_SET) = 0x15,
	PMIC_CONCAT(VADC_BTM, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(VADC_BTM, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(VADC_BTM, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(VADC_BTM, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(VADC_BTM, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(VADC_BTM, MODE_CTL) = 0x40,
	PMIC_CONCAT(VADC_BTM, MULTI_MEAS_EN) = 0x41,
	PMIC_CONCAT(VADC_BTM, LOW_THR_INT_EN) = 0x42,
	PMIC_CONCAT(VADC_BTM, HIGH_THR_INT_EN) = 0x43,
	PMIC_CONCAT(VADC_BTM, EN_CTL1) = 0x46,
	PMIC_CONCAT(VADC_BTM, M0_ADC_CH_SEL_CTL) = 0x48,
	PMIC_CONCAT(VADC_BTM, ADC_DIG_PARAM) = 0x50,
	PMIC_CONCAT(VADC_BTM, HW_SETTLE_DELAY) = 0x51,
	PMIC_CONCAT(VADC_BTM, CONV_REQ) = 0x52,
	PMIC_CONCAT(VADC_BTM, CONV_SEQ_CTL) = 0x54,
	PMIC_CONCAT(VADC_BTM, CONV_SEQ_TRIG_CTL) = 0x55,
	PMIC_CONCAT(VADC_BTM, MEAS_INTERVAL_CTL) = 0x57,
	PMIC_CONCAT(VADC_BTM, MEAS_INTERVAL_CTL2) = 0x58,
	PMIC_CONCAT(VADC_BTM, MEAS_INTERVAL_OP_CTL) = 0x59,
	PMIC_CONCAT(VADC_BTM, FAST_AVG_CTL) = 0x5A,
	PMIC_CONCAT(VADC_BTM, FAST_AVG_EN) = 0x5B,
	PMIC_CONCAT(VADC_BTM, M0_LOW_THR0) = 0x5C,
	PMIC_CONCAT(VADC_BTM, M0_LOW_THR1) = 0x5D,
	PMIC_CONCAT(VADC_BTM, M0_HIGH_THR0) = 0x5E,
	PMIC_CONCAT(VADC_BTM, M0_HIGH_THR1) = 0x5F,
	PMIC_CONCAT(VADC_BTM, M0_DATA0) = 0x60,
	PMIC_CONCAT(VADC_BTM, M0_DATA1) = 0x61,
	PMIC_CONCAT(VADC_BTM, M1_ADC_CH_SEL_CTL) = 0x68,
	PMIC_CONCAT(VADC_BTM, M1_LOW_THR0) = 0x69,
	PMIC_CONCAT(VADC_BTM, M1_LOW_THR1) = 0x6A,
	PMIC_CONCAT(VADC_BTM, M1_HIGH_THR0) = 0x6B,
	PMIC_CONCAT(VADC_BTM, M1_HIGH_THR1) = 0x6C,
	PMIC_CONCAT(VADC_BTM, M1_MEAS_INTERVAL_CTL) = 0x6D,
	PMIC_CONCAT(VADC_BTM, M2_ADC_CH_SEL_CTL) = 0x70,
	PMIC_CONCAT(VADC_BTM, M2_LOW_THR0) = 0x71,
	PMIC_CONCAT(VADC_BTM, M2_LOW_THR1) = 0x72,
	PMIC_CONCAT(VADC_BTM, M2_HIGH_THR0) = 0x73,
	PMIC_CONCAT(VADC_BTM, M2_HIGH_THR1) = 0x74,
	PMIC_CONCAT(VADC_BTM, M2_MEAS_INTERVAL_CTL) = 0x75,
	PMIC_CONCAT(VADC_BTM, M3_ADC_CH_SEL_CTL) = 0x78,
	PMIC_CONCAT(VADC_BTM, M3_LOW_THR0) = 0x79,
	PMIC_CONCAT(VADC_BTM, M3_LOW_THR1) = 0x7A,
	PMIC_CONCAT(VADC_BTM, M3_HIGH_THR0) = 0x7B,
	PMIC_CONCAT(VADC_BTM, M3_HIGH_THR1) = 0x7C,
	PMIC_CONCAT(VADC_BTM, M3_MEAS_INTERVAL_CTL) = 0x7D,
	PMIC_CONCAT(VADC_BTM, M4_ADC_CH_SEL_CTL) = 0x80,
	PMIC_CONCAT(VADC_BTM, M4_LOW_THR0) = 0x81,
	PMIC_CONCAT(VADC_BTM, M4_LOW_THR1) = 0x82,
	PMIC_CONCAT(VADC_BTM, M4_HIGH_THR0) = 0x83,
	PMIC_CONCAT(VADC_BTM, M4_HIGH_THR1) = 0x84,
	PMIC_CONCAT(VADC_BTM, M4_MEAS_INTERVAL_CTL) = 0x85,
	PMIC_CONCAT(VADC_BTM, M5_ADC_CH_SEL_CTL) = 0x88,
	PMIC_CONCAT(VADC_BTM, M5_LOW_THR0) = 0x89,
	PMIC_CONCAT(VADC_BTM, M5_LOW_THR1) = 0x8A,
	PMIC_CONCAT(VADC_BTM, M5_HIGH_THR0) = 0x8B,
	PMIC_CONCAT(VADC_BTM, M5_HIGH_THR1) = 0x8C,
	PMIC_CONCAT(VADC_BTM, M5_MEAS_INTERVAL_CTL) = 0x8D,
	PMIC_CONCAT(VADC_BTM, M6_ADC_CH_SEL_CTL) = 0x90,
	PMIC_CONCAT(VADC_BTM, M6_LOW_THR0) = 0x91,
	PMIC_CONCAT(VADC_BTM, M6_LOW_THR1) = 0x92,
	PMIC_CONCAT(VADC_BTM, M6_HIGH_THR0) = 0x93,
	PMIC_CONCAT(VADC_BTM, M6_HIGH_THR1) = 0x94,
	PMIC_CONCAT(VADC_BTM, M6_MEAS_INTERVAL_CTL) = 0x95,
	PMIC_CONCAT(VADC_BTM, M7_ADC_CH_SEL_CTL) = 0x98,
	PMIC_CONCAT(VADC_BTM, M7_LOW_THR0) = 0x99,
	PMIC_CONCAT(VADC_BTM, M7_LOW_THR1) = 0x9A,
	PMIC_CONCAT(VADC_BTM, M7_HIGH_THR0) = 0x9B,
	PMIC_CONCAT(VADC_BTM, M7_HIGH_THR1) = 0x9C,
	PMIC_CONCAT(VADC_BTM, M7_MEAS_INTERVAL_CTL) = 0x9D,
	PMIC_CONCAT(VADC_BTM, M1_DATA0) = 0xA0,
	PMIC_CONCAT(VADC_BTM, M1_DATA1) = 0xA1,
	PMIC_CONCAT(VADC_BTM, M2_DATA0) = 0xA2,
	PMIC_CONCAT(VADC_BTM, M2_DATA1) = 0xA3,
	PMIC_CONCAT(VADC_BTM, M3_DATA0) = 0xA4,
	PMIC_CONCAT(VADC_BTM, M3_DATA1) = 0xA5,
	PMIC_CONCAT(VADC_BTM, M4_DATA0) = 0xA6,
	PMIC_CONCAT(VADC_BTM, M4_DATA1) = 0xA7,
	PMIC_CONCAT(VADC_BTM, M5_DATA0) = 0xA8,
	PMIC_CONCAT(VADC_BTM, M5_DATA1) = 0xA9,
	PMIC_CONCAT(VADC_BTM, M6_DATA0) = 0xAA,
	PMIC_CONCAT(VADC_BTM, M6_DATA1) = 0xAB,
	PMIC_CONCAT(VADC_BTM, M7_DATA0) = 0xAC,
	PMIC_CONCAT(VADC_BTM, M7_DATA1) = 0xAD,
	PMIC_CONCAT(VADC_BTM, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(VADC_BTM, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(VADC_BTM, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(VADC_BTM, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(VADC_BTM, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(VADC_BTM, INT_TEST1) = 0xE0,
	PMIC_CONCAT(VADC_BTM, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(VADC_BTM, TEST1) = 0xE2,
	PMIC_CONCAT(VADC_BTM, REGS_COUNT) = 0x6a,
}VADCBTMRegType; 

typedef enum 
{
	PMIC_CONCAT(SMBB_CHGR, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(SMBB_CHGR, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(SMBB_CHGR, CHG_OPTION) = 0x08,
	PMIC_CONCAT(SMBB_CHGR, ATC_STATUS) = 0x0A,
	PMIC_CONCAT(SMBB_CHGR, VBAT_STATUS) = 0x0B,
	PMIC_CONCAT(SMBB_CHGR, IBAT_BMS) = 0x0C,
	PMIC_CONCAT(SMBB_CHGR, IBAT_STS) = 0x0D,
	PMIC_CONCAT(SMBB_CHGR, INT_RT_STS) = 0x10,
	PMIC_CONCAT(SMBB_CHGR, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(SMBB_CHGR, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(SMBB_CHGR, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(SMBB_CHGR, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(SMBB_CHGR, INT_EN_SET) = 0x15,
	PMIC_CONCAT(SMBB_CHGR, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(SMBB_CHGR, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(SMBB_CHGR, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(SMBB_CHGR, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(SMBB_CHGR, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(SMBB_CHGR, VDD_MAX) = 0x40,
	PMIC_CONCAT(SMBB_CHGR, VDD_SAFE) = 0x41,
	PMIC_CONCAT(SMBB_CHGR, VDD_MAX_STEP) = 0x42,
	PMIC_CONCAT(SMBB_CHGR, VDDMAX_GSM_ADJ) = 0x43,
	PMIC_CONCAT(SMBB_CHGR, IBAT_MAX) = 0x44,
	PMIC_CONCAT(SMBB_CHGR, IBAT_SAFE) = 0x45,
	PMIC_CONCAT(SMBB_CHGR, IBAT_MAX_STEP) = 0x46,
	PMIC_CONCAT(SMBB_CHGR, VIN_MIN) = 0x47,
	PMIC_CONCAT(SMBB_CHGR, VIN_MIN_STEP) = 0x48,
	PMIC_CONCAT(SMBB_CHGR, CHG_CTRL) = 0x49,
	PMIC_CONCAT(SMBB_CHGR, CHG_FAILED) = 0x4A,
	PMIC_CONCAT(SMBB_CHGR, ATC_CTRL) = 0x4B,
	PMIC_CONCAT(SMBB_CHGR, ATC_FAILED) = 0x4C,
	PMIC_CONCAT(SMBB_CHGR, VDD_MAX_EXTENDED) = 0x4D,
	PMIC_CONCAT(SMBB_CHGR, VBAT_TRKL) = 0x50,
	PMIC_CONCAT(SMBB_CHGR, VBAT_WEAK) = 0x52,
	PMIC_CONCAT(SMBB_CHGR, IBAT_ATC_A) = 0x54,
	PMIC_CONCAT(SMBB_CHGR, IBAT_ATC_B) = 0x55,
	PMIC_CONCAT(SMBB_CHGR, IBAT_TERM_CHGR) = 0x5B,
	PMIC_CONCAT(SMBB_CHGR, IBAT_TERM_BMS) = 0x5C,
	PMIC_CONCAT(SMBB_CHGR, VBAT_DET) = 0x5D,
	PMIC_CONCAT(SMBB_CHGR, TTRKL_MAX_EN) = 0x5E,
	PMIC_CONCAT(SMBB_CHGR, TTRKL_MAX) = 0x5F,
	PMIC_CONCAT(SMBB_CHGR, TCHG_MAX_EN) = 0x60,
	PMIC_CONCAT(SMBB_CHGR, TCHG_MAX) = 0x61,
	PMIC_CONCAT(SMBB_CHGR, CHG_WDOG_TIME) = 0x62,
	PMIC_CONCAT(SMBB_CHGR, CHG_WDOG_DLY) = 0x63,
	PMIC_CONCAT(SMBB_CHGR, CHG_WDOG_PET) = 0x64,
	PMIC_CONCAT(SMBB_CHGR, CHG_WDOG_EN) = 0x65,
	PMIC_CONCAT(SMBB_CHGR, CHG_TEMP_THRESH) = 0x66,
	PMIC_CONCAT(SMBB_CHGR, IR_DROP_COMPEN) = 0x67,
	PMIC_CONCAT(SMBB_CHGR, VDD_MAX_COMPEN) = 0x68,
	PMIC_CONCAT(SMBB_CHGR, CHG_OPTION_OVR) = 0x69,
	PMIC_CONCAT(SMBB_CHGR, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(SMBB_CHGR, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(SMBB_CHGR, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(SMBB_CHGR, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(SMBB_CHGR, PERPH_RESET_CTL5) = 0xDC,
	PMIC_CONCAT(SMBB_CHGR, PERPH_RESET_CTL6) = 0xDD,
	PMIC_CONCAT(SMBB_CHGR, CHGR_SPARE) = 0xDF,
	PMIC_CONCAT(SMBB_CHGR, INT_TEST1) = 0xE0,
	PMIC_CONCAT(SMBB_CHGR, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(SMBB_CHGR, TRKL_CHG_TEST) = 0xE2,
	PMIC_CONCAT(SMBB_CHGR, TRICKLE_CLAMP) = 0xE3,
	PMIC_CONCAT(SMBB_CHGR, FSM_STATE_CAPTURE) = 0xE6,
	PMIC_CONCAT(SMBB_CHGR, FSM_STATE_STS) = 0xE7,
	PMIC_CONCAT(SMBB_CHGR, FSM_STATE_TEST) = 0xE8,
	PMIC_CONCAT(SMBB_CHGR, FSM_STATE_WRITE) = 0xE9,
	PMIC_CONCAT(SMBB_CHGR, DTEST_CTRL1) = 0xEA,
	PMIC_CONCAT(SMBB_CHGR, TIMER_SPEEDUP) = 0xEC,
	PMIC_CONCAT(SMBB_CHGR, COMP_OVR0) = 0xED,
	PMIC_CONCAT(SMBB_CHGR, COMP_OVR1) = 0xEE,
	PMIC_CONCAT(SMBB_CHGR, CHGR_COMP_OVR_GLOBAL) = 0xEF,
	PMIC_CONCAT(SMBB_CHGR, REGS_COUNT) = 0x47,
}SMBBCHGRRegType; 

typedef enum 
{
	PMIC_CONCAT(IADC, REVISION2) = 0x01,
	PMIC_CONCAT(IADC, REVISION3) = 0x02,
	PMIC_CONCAT(IADC, REVISION4) = 0x03,
	PMIC_CONCAT(IADC, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(IADC, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(IADC, STATUS1) = 0x08,
	PMIC_CONCAT(IADC, STATUS2) = 0x09,
	PMIC_CONCAT(IADC, INT_RT_STS) = 0x10,
	PMIC_CONCAT(IADC, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(IADC, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(IADC, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(IADC, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(IADC, INT_EN_SET) = 0x15,
	PMIC_CONCAT(IADC, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(IADC, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(IADC, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(IADC, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(IADC, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(IADC, MODE_CTL) = 0x40,
	PMIC_CONCAT(IADC, EN_CTL1) = 0x46,
	PMIC_CONCAT(IADC, ADC_CH_SEL_CTL) = 0x48,
	PMIC_CONCAT(IADC, ADC_DIG_PARAM) = 0x50,
	PMIC_CONCAT(IADC, CONV_REQ) = 0x52,
	PMIC_CONCAT(IADC, CONV_SEQ_CTL) = 0x54,
	PMIC_CONCAT(IADC, CONV_SEQ_TRIG_CTL) = 0x55,
	PMIC_CONCAT(IADC, MEAS_INTERVAL_CTL) = 0x57,
	PMIC_CONCAT(IADC, MEAS_INTERVAL_OP_CTL) = 0x59,
	PMIC_CONCAT(IADC, FAST_AVG_CTL) = 0x5A,
	PMIC_CONCAT(IADC, FAST_AVG_EN) = 0x5B,
	PMIC_CONCAT(IADC, LOW_THR0) = 0x5C,
	PMIC_CONCAT(IADC, LOW_THR1) = 0x5D,
	PMIC_CONCAT(IADC, HIGH_THR0) = 0x5E,
	PMIC_CONCAT(IADC, HIGH_THR1) = 0x5F,
	PMIC_CONCAT(IADC, DATA0) = 0x60,
	PMIC_CONCAT(IADC, DATA1) = 0x61,
	PMIC_CONCAT(IADC, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(IADC, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(IADC, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(IADC, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(IADC, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(IADC, INT_TEST1) = 0xE0,
	PMIC_CONCAT(IADC, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(IADC, TEST1_ADC_ANA_PARAM) = 0xE2,
	PMIC_CONCAT(IADC, TEST2_ADC_DIG_PARAM) = 0xE3,
	PMIC_CONCAT(IADC, TEST3_ADC_RSV) = 0xE4,
	PMIC_CONCAT(IADC, TEST4_ADC_ATEST) = 0xE5,
	PMIC_CONCAT(IADC, TEST5_DTEST) = 0xE6,
	PMIC_CONCAT(IADC, TEST6_CADC_LDO_VOUT) = 0xE7,
	PMIC_CONCAT(IADC, TEST6_CADC_LDO_CTL) = 0xE8,
	PMIC_CONCAT(IADC, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(IADC, TRIM1_LDO) = 0xF1,
	PMIC_CONCAT(IADC, TRIM2_ADC_OFFSET1) = 0xF2,
	PMIC_CONCAT(IADC, TRIM3_ADC_OFFSET0) = 0xF3,
	PMIC_CONCAT(IADC, TRIM2_ADC_FULLSCALE1) = 0xF4,
	PMIC_CONCAT(IADC, TRIM3_ADC_FULLSCALE0) = 0xF5,
	PMIC_CONCAT(IADC, REGS_COUNT) = 0x37,
}IADCRegType; 

typedef enum 
{
	PMIC_CONCAT(SMBB_MISC, REVISION2) = 0x01,
	PMIC_CONCAT(SMBB_MISC, REVISION3) = 0x02,
	PMIC_CONCAT(SMBB_MISC, REVISION4) = 0x03,
	PMIC_CONCAT(SMBB_MISC, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(SMBB_MISC, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(SMBB_MISC, INT_RT_STS) = 0x10,
	PMIC_CONCAT(SMBB_MISC, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(SMBB_MISC, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(SMBB_MISC, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(SMBB_MISC, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(SMBB_MISC, INT_EN_SET) = 0x15,
	PMIC_CONCAT(SMBB_MISC, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(SMBB_MISC, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(SMBB_MISC, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(SMBB_MISC, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(SMBB_MISC, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(SMBB_MISC, LOW_POWER_MODE) = 0x40,
	PMIC_CONCAT(SMBB_MISC, BOOT) = 0x41,
	PMIC_CONCAT(SMBB_MISC, BOOT_DONE) = 0x42,
	PMIC_CONCAT(SMBB_MISC, VBAT_BOOT_THRES) = 0x43,
	PMIC_CONCAT(SMBB_MISC, TFT_WDOG) = 0x44,
	PMIC_CONCAT(SMBB_MISC, TFT) = 0x45,
	PMIC_CONCAT(SMBB_MISC, TFT_MODE_TYPE) = 0x46,
	PMIC_CONCAT(SMBB_MISC, TFT_MODE) = 0x47,
	PMIC_CONCAT(SMBB_MISC, VPH_DISCHG_LD) = 0x48,
	PMIC_CONCAT(SMBB_MISC, RAW_XVDD_RB_SCRATCH) = 0xCD,
	PMIC_CONCAT(SMBB_MISC, RAW_DVDD_RB_SCRATCH) = 0xCE,
	PMIC_CONCAT(SMBB_MISC, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(SMBB_MISC, SMBB_MISC_SPARE) = 0xD7,
	PMIC_CONCAT(SMBB_MISC, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(SMBB_MISC, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(SMBB_MISC, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(SMBB_MISC, PERPH_RESET_CTL5) = 0xDC,
	PMIC_CONCAT(SMBB_MISC, PERPH_RESET_CTL6) = 0xDD,
	PMIC_CONCAT(SMBB_MISC, PERPH_RESET_CTL7) = 0xDE,
	PMIC_CONCAT(SMBB_MISC, PERPH_RESET_CTL8) = 0xDF,
	PMIC_CONCAT(SMBB_MISC, INT_TEST1) = 0xE0,
	PMIC_CONCAT(SMBB_MISC, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(SMBB_MISC, CLOCK_TEST_SLEEP) = 0xE2,
	PMIC_CONCAT(SMBB_MISC, TFT_TEST) = 0xE3,
	PMIC_CONCAT(SMBB_MISC, VPH_DISCHG_LD_TST) = 0xE4,
	PMIC_CONCAT(SMBB_MISC, REGS_COUNT) = 0x29,
}SMBBMISCRegType; 

typedef enum 
{
	PMIC_CONCAT(XO_CORE, REVISION2) = 0x01,
	PMIC_CONCAT(XO_CORE, REVISION3) = 0x02,
	PMIC_CONCAT(XO_CORE, REVISION4) = 0x03,
	PMIC_CONCAT(XO_CORE, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(XO_CORE, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(XO_CORE, STATUS1) = 0x08,
	PMIC_CONCAT(XO_CORE, VOLTAGE_CTL1) = 0x40,
	PMIC_CONCAT(XO_CORE, MODE_CTL1) = 0x44,
	PMIC_CONCAT(XO_CORE, EN_CTL) = 0x46,
	PMIC_CONCAT(XO_CORE, XO_TIMER1) = 0x4C,
	PMIC_CONCAT(XO_CORE, XO_TIMER2) = 0x4D,
	PMIC_CONCAT(XO_CORE, XO_STEPPER) = 0x5A,
	PMIC_CONCAT(XO_CORE, XO_ADJ_FINE) = 0x5C,
	PMIC_CONCAT(XO_CORE, XO_ADJ_COARSE) = 0x5B,
	PMIC_CONCAT(XO_CORE, XO_CTL) = 0x5E,
	PMIC_CONCAT(XO_CORE, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(XO_CORE, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(XO_CORE, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(XO_CORE, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(XO_CORE, TEST1) = 0xE2,
	PMIC_CONCAT(XO_CORE, TEST2) = 0xE4,
	PMIC_CONCAT(XO_CORE, REGS_COUNT) = 0x15,
}XOCORERegType; 

typedef enum 
{
	PMIC_CONCAT(FTS2_CTRL, REVISION2) = 0x01,
	PMIC_CONCAT(FTS2_CTRL, REVISION3) = 0x02,
	PMIC_CONCAT(FTS2_CTRL, REVISION4) = 0x03,
	PMIC_CONCAT(FTS2_CTRL, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(FTS2_CTRL, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(FTS2_CTRL, STATUS_1) = 0x08,
	PMIC_CONCAT(FTS2_CTRL, STATUS_2) = 0x09,
	PMIC_CONCAT(FTS2_CTRL, STATUS_3) = 0x0A,
	PMIC_CONCAT(FTS2_CTRL, STATUS_4) = 0x0B,
	PMIC_CONCAT(FTS2_CTRL, INT_RT_STS) = 0x10,
	PMIC_CONCAT(FTS2_CTRL, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(FTS2_CTRL, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(FTS2_CTRL, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(FTS2_CTRL, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(FTS2_CTRL, INT_EN_SET) = 0x15,
	PMIC_CONCAT(FTS2_CTRL, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(FTS2_CTRL, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(FTS2_CTRL, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(FTS2_CTRL, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(FTS2_CTRL, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(FTS2_CTRL, VOLTAGE_CTL1) = 0x40,
	PMIC_CONCAT(FTS2_CTRL, VOLTAGE_CTL2) = 0x41,
	PMIC_CONCAT(FTS2_CTRL, VSET_VALID) = 0x42,
	PMIC_CONCAT(FTS2_CTRL, VOLTAGE_CTL3) = 0x44,
	PMIC_CONCAT(FTS2_CTRL, MODE_CTL) = 0x45,
	PMIC_CONCAT(FTS2_CTRL, EN_CTL) = 0x46,
	PMIC_CONCAT(FTS2_CTRL, PD_CTL) = 0x48,
	PMIC_CONCAT(FTS2_CTRL, FREQ_CTL) = 0x50,
	PMIC_CONCAT(FTS2_CTRL, MULTIPHASE_CTL) = 0x51,
	PMIC_CONCAT(FTS2_CTRL, PHASE_CTL) = 0x52,
	PMIC_CONCAT(FTS2_CTRL, PHASE_ID) = 0x53,
	PMIC_CONCAT(FTS2_CTRL, PHASE_CNT) = 0x54,
	PMIC_CONCAT(FTS2_CTRL, SPARE) = 0x55,
	PMIC_CONCAT(FTS2_CTRL, SS_CTL) = 0x60,
	PMIC_CONCAT(FTS2_CTRL, VS_CTL) = 0x61,
	PMIC_CONCAT(FTS2_CTRL, CORR_CFG) = 0x62,
	PMIC_CONCAT(FTS2_CTRL, RAMP_CFG) = 0x63,
	PMIC_CONCAT(FTS2_CTRL, COMPENS_CFG) = 0x64,
	PMIC_CONCAT(FTS2_CTRL, CFG_VREG_OK) = 0x65,
	PMIC_CONCAT(FTS2_CTRL, CFG_VREG_FAULT) = 0x66,
	PMIC_CONCAT(FTS2_CTRL, CFG_PFM_COMP) = 0x67,
	PMIC_CONCAT(FTS2_CTRL, UL_LL_CTL) = 0x68,
	PMIC_CONCAT(FTS2_CTRL, VSET_ULS) = 0x69,
	PMIC_CONCAT(FTS2_CTRL, ULS_VALID) = 0x6A,
	PMIC_CONCAT(FTS2_CTRL, VSET_LLS) = 0x6B,
	PMIC_CONCAT(FTS2_CTRL, LLS_VALID) = 0x6C,
	PMIC_CONCAT(FTS2_CTRL, GPL_HI) = 0x6D,
	PMIC_CONCAT(FTS2_CTRL, GPL_LO) = 0x6E,
	PMIC_CONCAT(FTS2_CTRL, FB_FILT_CFG) = 0x6F,
	PMIC_CONCAT(FTS2_CTRL, CFG_ATEST1) = 0xB0,
	PMIC_CONCAT(FTS2_CTRL, CFG_ATEST2) = 0xB1,
	PMIC_CONCAT(FTS2_CTRL, CFG_ATEST3) = 0xB2,
	PMIC_CONCAT(FTS2_CTRL, CFG_ATEST4) = 0xB3,
	PMIC_CONCAT(FTS2_CTRL, CFG_DTEST1) = 0xB4,
	PMIC_CONCAT(FTS2_CTRL, CFG_DTEST2) = 0xB5,
	PMIC_CONCAT(FTS2_CTRL, CFG_DTEST3) = 0xB6,
	PMIC_CONCAT(FTS2_CTRL, CFG_DTEST4) = 0xB7,
	PMIC_CONCAT(FTS2_CTRL, GANG_CTL1) = 0xC0,
	PMIC_CONCAT(FTS2_CTRL, GANG_CTL2) = 0xC1,
	PMIC_CONCAT(FTS2_CTRL, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(FTS2_CTRL, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(FTS2_CTRL, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(FTS2_CTRL, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(FTS2_CTRL, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(FTS2_CTRL, INT_TEST1) = 0xE0,
	PMIC_CONCAT(FTS2_CTRL, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(FTS2_CTRL, MODE_FSM_MASK) = 0xE2,
	PMIC_CONCAT(FTS2_CTRL, GATE_DRV_MUX) = 0xE3,
	PMIC_CONCAT(FTS2_CTRL, CORR_DUTY_MUX) = 0xE4,
	PMIC_CONCAT(FTS2_CTRL, EN_OPTIONS_DFT) = 0xE5,
	PMIC_CONCAT(FTS2_CTRL, MAN_CAL_CTL) = 0xE7,
	PMIC_CONCAT(FTS2_CTRL, CAL_REQUEST) = 0xE8,
	PMIC_CONCAT(FTS2_CTRL, CAL_CTL) = 0xE9,
	PMIC_CONCAT(FTS2_CTRL, IDAC_CAL_VAL) = 0xEA,
	PMIC_CONCAT(FTS2_CTRL, CORR_CAL_VAL) = 0xEB,
	PMIC_CONCAT(FTS2_CTRL, PWM_CAL_VAL) = 0xEC,
	PMIC_CONCAT(FTS2_CTRL, PFM_CAL_VAL) = 0xED,
	PMIC_CONCAT(FTS2_CTRL, MPHASE_IDAC) = 0xEE,
	PMIC_CONCAT(FTS2_CTRL, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(FTS2_CTRL, REFDAC_TRIM) = 0xF1,
	PMIC_CONCAT(FTS2_CTRL, IDAC_TRIM) = 0xF2,
	PMIC_CONCAT(FTS2_CTRL, CORR_TRIM) = 0xF3,
	PMIC_CONCAT(FTS2_CTRL, PWM_TRIM) = 0xF4,
	PMIC_CONCAT(FTS2_CTRL, PFM_TRIM) = 0xF5,
	PMIC_CONCAT(FTS2_CTRL, RAMP_TRIM) = 0xF6,
	PMIC_CONCAT(FTS2_CTRL, REGS_COUNT) = 0x55,
}FTS2CTRLRegType; 

typedef enum 
{
	PMIC_CONCAT(VADC_ADJ, REVISION2) = 0x01,
	PMIC_CONCAT(VADC_ADJ, REVISION3) = 0x02,
	PMIC_CONCAT(VADC_ADJ, REVISION4) = 0x03,
	PMIC_CONCAT(VADC_ADJ, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(VADC_ADJ, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(VADC_ADJ, STATUS1) = 0x08,
	PMIC_CONCAT(VADC_ADJ, STATUS2) = 0x09,
	PMIC_CONCAT(VADC_ADJ, INT_RT_STS) = 0x10,
	PMIC_CONCAT(VADC_ADJ, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(VADC_ADJ, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(VADC_ADJ, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(VADC_ADJ, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(VADC_ADJ, INT_EN_SET) = 0x15,
	PMIC_CONCAT(VADC_ADJ, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(VADC_ADJ, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(VADC_ADJ, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(VADC_ADJ, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(VADC_ADJ, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(VADC_ADJ, MODE_CTL) = 0x40,
	PMIC_CONCAT(VADC_ADJ, EN_CTL1) = 0x46,
	PMIC_CONCAT(VADC_ADJ, ADC_CH_SEL_CTL) = 0x48,
	PMIC_CONCAT(VADC_ADJ, ADC_DIG_PARAM) = 0x50,
	PMIC_CONCAT(VADC_ADJ, HW_SETTLE_DELAY) = 0x51,
	PMIC_CONCAT(VADC_ADJ, CONV_REQ) = 0x52,
	PMIC_CONCAT(VADC_ADJ, CONV_SEQ_CTL) = 0x54,
	PMIC_CONCAT(VADC_ADJ, CONV_SEQ_TRIG_CTL) = 0x55,
	PMIC_CONCAT(VADC_ADJ, MEAS_INTERVAL_CTL) = 0x57,
	PMIC_CONCAT(VADC_ADJ, MEAS_INTERVAL_OP_CTL) = 0x59,
	PMIC_CONCAT(VADC_ADJ, FAST_AVG_CTL) = 0x5A,
	PMIC_CONCAT(VADC_ADJ, FAST_AVG_EN) = 0x5B,
	PMIC_CONCAT(VADC_ADJ, LOW_THR0) = 0x5C,
	PMIC_CONCAT(VADC_ADJ, LOW_THR1) = 0x5D,
	PMIC_CONCAT(VADC_ADJ, HIGH_THR0) = 0x5E,
	PMIC_CONCAT(VADC_ADJ, HIGH_THR1) = 0x5F,
	PMIC_CONCAT(VADC_ADJ, DATA0) = 0x60,
	PMIC_CONCAT(VADC_ADJ, DATA1) = 0x61,
	PMIC_CONCAT(VADC_ADJ, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(VADC_ADJ, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(VADC_ADJ, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(VADC_ADJ, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(VADC_ADJ, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(VADC_ADJ, INT_TEST1) = 0xE0,
	PMIC_CONCAT(VADC_ADJ, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(VADC_ADJ, TEST6_DTEST) = 0xE7,
	PMIC_CONCAT(VADC_ADJ, REGS_COUNT) = 0x2c,
}VADCADJRegType; 

typedef enum 
{
	PMIC_CONCAT(FTS2_PS, REVISION2) = 0x01,
	PMIC_CONCAT(FTS2_PS, REVISION3) = 0x02,
	PMIC_CONCAT(FTS2_PS, REVISION4) = 0x03,
	PMIC_CONCAT(FTS2_PS, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(FTS2_PS, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(FTS2_PS, VOLTAGE_CTL1) = 0x40,
	PMIC_CONCAT(FTS2_PS, VOLTAGE_CTL2) = 0x41,
	PMIC_CONCAT(FTS2_PS, FREQ_CTL) = 0x50,
	PMIC_CONCAT(FTS2_PS, MULTIPHASE_CTL) = 0x51,
	PMIC_CONCAT(FTS2_PS, PHASE_CTL) = 0x52,
	PMIC_CONCAT(FTS2_PS, PHASE_ID) = 0x53,
	PMIC_CONCAT(FTS2_PS, PHASE_CNT) = 0x54,
	PMIC_CONCAT(FTS2_PS, PWM_CL_CTL) = 0x60,
	PMIC_CONCAT(FTS2_PS, LPM_CL_CTL) = 0x61,
	PMIC_CONCAT(FTS2_PS, AUTO_CTL) = 0x62,
	PMIC_CONCAT(FTS2_PS, ZX_ADAPT_CTL) = 0x63,
	PMIC_CONCAT(FTS2_PS, ZX_ADAPT_VAL) = 0x64,
	PMIC_CONCAT(FTS2_PS, FSM_MINON_CFG) = 0x70,
	PMIC_CONCAT(FTS2_PS, ICOMP_EN_CFG) = 0x71,
	PMIC_CONCAT(FTS2_PS, ZX_CAL_CFG) = 0x72,
	PMIC_CONCAT(FTS2_PS, NONOVLAP_CFG) = 0x73,
	PMIC_CONCAT(FTS2_PS, MPHASE_PI_CFG1) = 0x74,
	PMIC_CONCAT(FTS2_PS, MPHASE_PI_CFG2) = 0x75,
	PMIC_CONCAT(FTS2_PS, MPHASE_PI_CFG3) = 0x76,
	PMIC_CONCAT(FTS2_PS, MPHASE_PI_CFG4) = 0x77,
	PMIC_CONCAT(FTS2_PS, MPHASE_PI_CFG5) = 0x78,
	PMIC_CONCAT(FTS2_PS, MPHASE_PI_CFG6) = 0x79,
	PMIC_CONCAT(FTS2_PS, CAL_FAULT) = 0x7A,
	PMIC_CONCAT(FTS2_PS, ADC_OUT) = 0x7B,
	PMIC_CONCAT(FTS2_PS, MP_IAVG2) = 0x7C,
	PMIC_CONCAT(FTS2_PS, MP_IAVG1) = 0x7D,
	PMIC_CONCAT(FTS2_PS, MP_DAC_DATA) = 0x7E,
	PMIC_CONCAT(FTS2_PS, MP_IAVG_DFT) = 0x7F,
	PMIC_CONCAT(FTS2_PS, GANG_CTL1) = 0xC0,
	PMIC_CONCAT(FTS2_PS, GANG_CTL2) = 0xC1,
	PMIC_CONCAT(FTS2_PS, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(FTS2_PS, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(FTS2_PS, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(FTS2_PS, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(FTS2_PS, ATEST12) = 0xE2,
	PMIC_CONCAT(FTS2_PS, ATEST34) = 0xE3,
	PMIC_CONCAT(FTS2_PS, DTEST12) = 0xE4,
	PMIC_CONCAT(FTS2_PS, DTEST43) = 0xE5,
	PMIC_CONCAT(FTS2_PS, MAN_CAL_CTL) = 0xE7,
	PMIC_CONCAT(FTS2_PS, CAL_REQUEST) = 0xE8,
	PMIC_CONCAT(FTS2_PS, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(FTS2_PS, ZX_TRIM) = 0xF1,
	PMIC_CONCAT(FTS2_PS, CL_TRIM) = 0xF2,
	PMIC_CONCAT(FTS2_PS, REGS_COUNT) = 0x30,
}FTS2PSRegType; 

typedef enum 
{
	PMIC_CONCAT(RTC_ALARM, REVISION2) = 0x01,
	PMIC_CONCAT(RTC_ALARM, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(RTC_ALARM, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(RTC_ALARM, STATUS1) = 0x08,
	PMIC_CONCAT(RTC_ALARM, INT_RT_STS) = 0x10,
	PMIC_CONCAT(RTC_ALARM, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(RTC_ALARM, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(RTC_ALARM, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(RTC_ALARM, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(RTC_ALARM, INT_EN_SET) = 0x15,
	PMIC_CONCAT(RTC_ALARM, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(RTC_ALARM, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(RTC_ALARM, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(RTC_ALARM, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(RTC_ALARM, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(RTC_ALARM, ALARM_DATA0) = 0x40,
	PMIC_CONCAT(RTC_ALARM, ALARM_DATA1) = 0x41,
	PMIC_CONCAT(RTC_ALARM, ALARM_DATA2) = 0x42,
	PMIC_CONCAT(RTC_ALARM, ALARM_DATA3) = 0x43,
	PMIC_CONCAT(RTC_ALARM, EN_CTL1) = 0x46,
	PMIC_CONCAT(RTC_ALARM, ALARM_CLR) = 0x48,
	PMIC_CONCAT(RTC_ALARM, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(RTC_ALARM, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(RTC_ALARM, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(RTC_ALARM, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(RTC_ALARM, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(RTC_ALARM, INT_TEST1) = 0xE0,
	PMIC_CONCAT(RTC_ALARM, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(RTC_ALARM, REGS_COUNT) = 0x1c,
}RTCALARMRegType; 

typedef enum 
{
	PMIC_CONCAT(VADC, REVISION2) = 0x01,
	PMIC_CONCAT(VADC, REVISION3) = 0x02,
	PMIC_CONCAT(VADC, REVISION4) = 0x03,
	PMIC_CONCAT(VADC, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(VADC, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(VADC, STATUS1) = 0x08,
	PMIC_CONCAT(VADC, STATUS2) = 0x09,
	PMIC_CONCAT(VADC, INT_RT_STS) = 0x10,
	PMIC_CONCAT(VADC, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(VADC, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(VADC, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(VADC, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(VADC, INT_EN_SET) = 0x15,
	PMIC_CONCAT(VADC, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(VADC, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(VADC, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(VADC, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(VADC, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(VADC, MODE_CTL) = 0x40,
	PMIC_CONCAT(VADC, EN_CTL1) = 0x46,
	PMIC_CONCAT(VADC, ADC_CH_SEL_CTL) = 0x48,
	PMIC_CONCAT(VADC, ADC_DIG_PARAM) = 0x50,
	PMIC_CONCAT(VADC, HW_SETTLE_DELAY) = 0x51,
	PMIC_CONCAT(VADC, CONV_REQ) = 0x52,
	PMIC_CONCAT(VADC, CONV_SEQ_CTL) = 0x54,
	PMIC_CONCAT(VADC, CONV_SEQ_TRIG_CTL) = 0x55,
	PMIC_CONCAT(VADC, MEAS_INTERVAL_CTL) = 0x57,
	PMIC_CONCAT(VADC, MEAS_INTERVAL_OP_CTL) = 0x59,
	PMIC_CONCAT(VADC, FAST_AVG_CTL) = 0x5A,
	PMIC_CONCAT(VADC, FAST_AVG_EN) = 0x5B,
	PMIC_CONCAT(VADC, LOW_THR0) = 0x5C,
	PMIC_CONCAT(VADC, LOW_THR1) = 0x5D,
	PMIC_CONCAT(VADC, HIGH_THR0) = 0x5E,
	PMIC_CONCAT(VADC, HIGH_THR1) = 0x5F,
	PMIC_CONCAT(VADC, DATA0) = 0x60,
	PMIC_CONCAT(VADC, DATA1) = 0x61,
	PMIC_CONCAT(VADC, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(VADC, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(VADC, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(VADC, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(VADC, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(VADC, INT_TEST1) = 0xE0,
	PMIC_CONCAT(VADC, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(VADC, TEST1_ADC_ANA_PARAM) = 0xE2,
	PMIC_CONCAT(VADC, TEST2_ADC_DIG_PARAM) = 0xE3,
	PMIC_CONCAT(VADC, TEST3_ADC_RSV) = 0xE4,
	PMIC_CONCAT(VADC, TEST4_ADC_ATEST) = 0xE5,
	PMIC_CONCAT(VADC, TEST5_AMUX_ATEST) = 0xE6,
	PMIC_CONCAT(VADC, TEST6_DTEST) = 0xE7,
	PMIC_CONCAT(VADC, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(VADC, TRIM1_ADC) = 0xF1,
	PMIC_CONCAT(VADC, TRIM1_AMUX) = 0xF2,
	PMIC_CONCAT(VADC, TRIM2_AMUX) = 0xF3,
	PMIC_CONCAT(VADC, TRIM4_AMUX) = 0xF4,
	PMIC_CONCAT(VADC, TRIM5_AMUX) = 0xF5,
	PMIC_CONCAT(VADC, REGS_COUNT) = 0x37,
}VADCRegType; 

typedef enum 
{
	PMIC_CONCAT(RTC_RW, REVISION2) = 0x01,
	PMIC_CONCAT(RTC_RW, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(RTC_RW, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(RTC_RW, STATUS1) = 0x08,
	PMIC_CONCAT(RTC_RW, INT_RT_STS) = 0x10,
	PMIC_CONCAT(RTC_RW, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(RTC_RW, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(RTC_RW, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(RTC_RW, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(RTC_RW, INT_EN_SET) = 0x15,
	PMIC_CONCAT(RTC_RW, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(RTC_RW, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(RTC_RW, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(RTC_RW, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(RTC_RW, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(RTC_RW, WDATA0) = 0x40,
	PMIC_CONCAT(RTC_RW, WDATA1) = 0x41,
	PMIC_CONCAT(RTC_RW, WDATA2) = 0x42,
	PMIC_CONCAT(RTC_RW, WDATA3) = 0x43,
	PMIC_CONCAT(RTC_RW, TIME_ADJ) = 0x44,
	PMIC_CONCAT(RTC_RW, EN_CTL1) = 0x46,
	PMIC_CONCAT(RTC_RW, RDATA0) = 0x48,
	PMIC_CONCAT(RTC_RW, RDATA1) = 0x49,
	PMIC_CONCAT(RTC_RW, RDATA2) = 0x4A,
	PMIC_CONCAT(RTC_RW, RDATA3) = 0x4B,
	PMIC_CONCAT(RTC_RW, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(RTC_RW, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(RTC_RW, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(RTC_RW, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(RTC_RW, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(RTC_RW, INT_TEST1) = 0xE0,
	PMIC_CONCAT(RTC_RW, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(RTC_RW, TEST1) = 0xE2,
	PMIC_CONCAT(RTC_RW, REGS_COUNT) = 0x21,
}RTCRWRegType; 

typedef enum 
{
	PMIC_CONCAT(GPIO, REVISION2) = 0x01,
	PMIC_CONCAT(GPIO, REVISION3) = 0x02,
	PMIC_CONCAT(GPIO, REVISION4) = 0x03,
	PMIC_CONCAT(GPIO, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(GPIO, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(GPIO, STATUS1) = 0x08,
	PMIC_CONCAT(GPIO, INT_RT_STS) = 0x10,
	PMIC_CONCAT(GPIO, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(GPIO, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(GPIO, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(GPIO, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(GPIO, INT_EN_SET) = 0x15,
	PMIC_CONCAT(GPIO, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(GPIO, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(GPIO, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(GPIO, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(GPIO, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(GPIO, MODE_CTL) = 0x40,
	PMIC_CONCAT(GPIO, DIG_VIN_CTL) = 0x41,
	PMIC_CONCAT(GPIO, DIG_PULL_CTL) = 0x42,
	PMIC_CONCAT(GPIO, DIG_IN_CTL) = 0x43,
	PMIC_CONCAT(GPIO, DIG_OUT_CTL) = 0x45,
	PMIC_CONCAT(GPIO, EN_CTL) = 0x46,
	PMIC_CONCAT(GPIO, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(GPIO, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(GPIO, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(GPIO, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(GPIO, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(GPIO, REGS_COUNT) = 0x1c,
}GPIORegType; 

typedef enum 
{
	PMIC_CONCAT(PON, REVISION2) = 0x01,
	PMIC_CONCAT(PON, REVISION3) = 0x02,
	PMIC_CONCAT(PON, REVISION4) = 0x03,
	PMIC_CONCAT(PON, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(PON, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(PON, PON_PBL_STATUS) = 0x07,
	PMIC_CONCAT(PON, PON_REASON1) = 0x08,
	PMIC_CONCAT(PON, WARM_RESET_REASON1) = 0x0A,
	PMIC_CONCAT(PON, WARM_RESET_REASON2) = 0x0B,
	PMIC_CONCAT(PON, POFF_REASON1) = 0x0C,
	PMIC_CONCAT(PON, POFF_REASON2) = 0x0D,
	PMIC_CONCAT(PON, SOFT_RESET_REASON1) = 0x0E,
	PMIC_CONCAT(PON, SOFT_RESET_REASON2) = 0x0F,
	PMIC_CONCAT(PON, INT_RT_STS) = 0x10,
	PMIC_CONCAT(PON, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(PON, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(PON, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(PON, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(PON, INT_EN_SET) = 0x15,
	PMIC_CONCAT(PON, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(PON, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(PON, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(PON, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(PON, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(PON, KPDPWR_N_RESET_S1_TIMER) = 0x40,
	PMIC_CONCAT(PON, KPDPWR_N_RESET_S2_TIMER) = 0x41,
	PMIC_CONCAT(PON, KPDPWR_N_RESET_S2_CTL) = 0x42,
	PMIC_CONCAT(PON, KPDPWR_N_RESET_S2_CTL2) = 0x43,
	PMIC_CONCAT(PON, RESIN_N_RESET_S1_TIMER) = 0x44,
	PMIC_CONCAT(PON, RESIN_N_RESET_S2_TIMER) = 0x45,
	PMIC_CONCAT(PON, RESIN_N_RESET_S2_CTL) = 0x46,
	PMIC_CONCAT(PON, RESIN_N_RESET_S2_CTL2) = 0x47,
	PMIC_CONCAT(PON, RESIN_AND_KPDPWR_RESET_S1_TIMER) = 0x48,
	PMIC_CONCAT(PON, RESIN_AND_KPDPWR_RESET_S2_TIMER) = 0x49,
	PMIC_CONCAT(PON, RESIN_AND_KPDPWR_RESET_S2_CTL) = 0x4A,
	PMIC_CONCAT(PON, RESIN_AND_KPDPWR_RESET_S2_CTL2) = 0x4B,
	PMIC_CONCAT(PON, GP2_RESET_S1_TIMER) = 0x4C,
	PMIC_CONCAT(PON, GP2_RESET_S2_TIMER) = 0x4D,
	PMIC_CONCAT(PON, GP2_RESET_S2_CTL) = 0x4E,
	PMIC_CONCAT(PON, GP2_RESET_S2_CTL2) = 0x4F,
	PMIC_CONCAT(PON, GP1_RESET_S1_TIMER) = 0x50,
	PMIC_CONCAT(PON, GP1_RESET_S2_TIMER) = 0x51,
	PMIC_CONCAT(PON, GP1_RESET_S2_CTL) = 0x52,
	PMIC_CONCAT(PON, GP1_RESET_S2_CTL2) = 0x53,
	PMIC_CONCAT(PON, PMIC_WD_RESET_S1_TIMER) = 0x54,
	PMIC_CONCAT(PON, PMIC_WD_RESET_S2_TIMER) = 0x55,
	PMIC_CONCAT(PON, PMIC_WD_RESET_S2_CTL) = 0x56,
	PMIC_CONCAT(PON, PMIC_WD_RESET_S2_CTL2) = 0x57,
	PMIC_CONCAT(PON, PMIC_WD_RESET_PET) = 0x58,
	PMIC_CONCAT(PON, PS_HOLD_RESET_CTL) = 0x5A,
	PMIC_CONCAT(PON, PS_HOLD_RESET_CTL2) = 0x5B,
	PMIC_CONCAT(PON, SW_RESET_S2_CTL) = 0x62,
	PMIC_CONCAT(PON, SW_RESET_S2_CTL2) = 0x63,
	PMIC_CONCAT(PON, SW_RESET_GO) = 0x64,
	PMIC_CONCAT(PON, OVERTEMP_RESET_CTL) = 0x66,
	PMIC_CONCAT(PON, OVERTEMP_RESET_CTL2) = 0x67,
	PMIC_CONCAT(PON, TFT_RESET_CTL) = 0x6A,
	PMIC_CONCAT(PON, TFT_RESET_CTL2) = 0x6B,
	PMIC_CONCAT(PON, PULL_CTL) = 0x70,
	PMIC_CONCAT(PON, DEBOUNCE_CTL) = 0x71,
	PMIC_CONCAT(PON, RESET_S3_SRC) = 0x74,
	PMIC_CONCAT(PON, RESET_S3_TIMER) = 0x75,
	PMIC_CONCAT(PON, PON_TRIGGER_EN) = 0x80,
	PMIC_CONCAT(PON, OPTION_BITS) = 0x82,
	PMIC_CONCAT(PON, WATCHDOG_LOCK) = 0x83,
	PMIC_CONCAT(PON, UVLO) = 0x88,
	PMIC_CONCAT(PON, AVDD_VPH) = 0x8A,
	PMIC_CONCAT(PON, PERPH_RB_SPARE) = 0x8C,
	PMIC_CONCAT(PON, DVDD_RB_SPARE) = 0x8D,
	PMIC_CONCAT(PON, XVDD_RB_SPARE) = 0x8E,
	PMIC_CONCAT(PON, SOFT_RB_SPARE) = 0x8F,
	PMIC_CONCAT(PON, PON1_INTERFACE) = 0x90,
	PMIC_CONCAT(PON, PBS_INTERFACE) = 0x91,
	PMIC_CONCAT(PON, FSM_CTL) = 0x94,
	PMIC_CONCAT(PON, FSM_STATUS) = 0x95,
	PMIC_CONCAT(PON, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(PON, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(PON, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(PON, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(PON, INT_TEST1) = 0xE0,
	PMIC_CONCAT(PON, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(PON, TEST1) = 0xE2,
	PMIC_CONCAT(PON, TEST2) = 0xE3,
	PMIC_CONCAT(PON, TEST3) = 0xE4,
	PMIC_CONCAT(PON, TEST5) = 0xE6,
	PMIC_CONCAT(PON, VMAX_SEL) = 0xE7,
	PMIC_CONCAT(PON, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(PON, PON_TRIM) = 0xF1,
	PMIC_CONCAT(PON, PON_CNTL_2_TRIM) = 0xF2,
	PMIC_CONCAT(PON, REGS_COUNT) = 0x59,
}PONRegType; 

typedef enum 
{
	PMIC_CONCAT(SMBB_BAT_IF, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(SMBB_BAT_IF, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_PRES_STATUS) = 0x08,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_TEMP_STATUS) = 0x09,
	PMIC_CONCAT(SMBB_BAT_IF, VREF_BAT_THM_STATUS) = 0x0A,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_FET_STATUS) = 0x0B,
	PMIC_CONCAT(SMBB_BAT_IF, VCP_STATUS) = 0x0C,
	PMIC_CONCAT(SMBB_BAT_IF, INT_RT_STS) = 0x10,
	PMIC_CONCAT(SMBB_BAT_IF, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(SMBB_BAT_IF, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(SMBB_BAT_IF, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(SMBB_BAT_IF, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(SMBB_BAT_IF, INT_EN_SET) = 0x15,
	PMIC_CONCAT(SMBB_BAT_IF, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(SMBB_BAT_IF, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(SMBB_BAT_IF, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(SMBB_BAT_IF, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(SMBB_BAT_IF, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(SMBB_BAT_IF, VCP) = 0x47,
	PMIC_CONCAT(SMBB_BAT_IF, BPD_CTRL) = 0x48,
	PMIC_CONCAT(SMBB_BAT_IF, BTC_CTRL) = 0x49,
	PMIC_CONCAT(SMBB_BAT_IF, VREF_BAT_THM_CTRL) = 0x4A,
	PMIC_CONCAT(SMBB_BAT_IF, VBAT_DISCHG) = 0x4E,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_REMOVED_OFFMODE) = 0x4F,
	PMIC_CONCAT(SMBB_BAT_IF, BATFET_CTRL1) = 0x90,
	PMIC_CONCAT(SMBB_BAT_IF, BATFET_CTRL2) = 0x91,
	PMIC_CONCAT(SMBB_BAT_IF, BATFET_CTRL3) = 0x92,
	PMIC_CONCAT(SMBB_BAT_IF, BFCP_CLK_CTRL1) = 0x94,
	PMIC_CONCAT(SMBB_BAT_IF, BFCP_CLK_CTRL2) = 0x95,
	PMIC_CONCAT(SMBB_BAT_IF, NFC_OFFMODE) = 0x96,
	PMIC_CONCAT(SMBB_BAT_IF, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(SMBB_BAT_IF, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(SMBB_BAT_IF, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(SMBB_BAT_IF, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(SMBB_BAT_IF, PERPH_RESET_CTL5) = 0xDC,
	PMIC_CONCAT(SMBB_BAT_IF, PERPH_RESET_CTL6) = 0xDD,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_IF_SPARE) = 0xDF,
	PMIC_CONCAT(SMBB_BAT_IF, INT_TEST1) = 0xE0,
	PMIC_CONCAT(SMBB_BAT_IF, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_IF_TEST1) = 0xE2,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_IF_TEST2) = 0xE3,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_IF_TEST3) = 0xE4,
	PMIC_CONCAT(SMBB_BAT_IF, COMP_OVR0) = 0xE5,
	PMIC_CONCAT(SMBB_BAT_IF, COMP_OVR1) = 0xE6,
	PMIC_CONCAT(SMBB_BAT_IF, BAT_IF_COMP_OVR_GLOBAL) = 0xE7,
	PMIC_CONCAT(SMBB_BAT_IF, BF_TRIM_NUM) = 0xF0,
	PMIC_CONCAT(SMBB_BAT_IF, TRIM_CNST_RDS) = 0xF1,
	PMIC_CONCAT(SMBB_BAT_IF, REGS_COUNT) = 0x2f,
}SMBBBATIFRegType; 

typedef enum 
{
	PMIC_CONCAT(VIB_DRV_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(VIB_DRV_DIG, REVISION3) = 0x02,
	PMIC_CONCAT(VIB_DRV_DIG, REVISION4) = 0x03,
	PMIC_CONCAT(VIB_DRV_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(VIB_DRV_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(VIB_DRV_DIG, STATUS1) = 0x08,
	PMIC_CONCAT(VIB_DRV_DIG, VOLTAGE_CTL2) = 0x41,
	PMIC_CONCAT(VIB_DRV_DIG, EN_CTL) = 0x46,
	PMIC_CONCAT(VIB_DRV_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(VIB_DRV_DIG, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(VIB_DRV_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(VIB_DRV_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(VIB_DRV_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(VIB_DRV_DIG, TEST1) = 0xE2,
	PMIC_CONCAT(VIB_DRV_DIG, REGS_COUNT) = 0xe,
}VIBDRVDIGRegType; 

typedef enum 
{
	PMIC_CONCAT(PWM_SLICE, REVISION2) = 0x01,
	PMIC_CONCAT(PWM_SLICE, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(PWM_SLICE, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(PWM_SLICE, PWM_SIZE_CLK) = 0x41,
	PMIC_CONCAT(PWM_SLICE, PWM_FREQ_PREDIV_CLK) = 0x42,
	PMIC_CONCAT(PWM_SLICE, PWM_TYPE_CONFIG) = 0x43,
	PMIC_CONCAT(PWM_SLICE, PWM_VALUE_LSB) = 0x44,
	PMIC_CONCAT(PWM_SLICE, PWM_VALUE_MSB) = 0x45,
	PMIC_CONCAT(PWM_SLICE, ENABLE_CONTROL) = 0x46,
	PMIC_CONCAT(PWM_SLICE, PWM_SYNC) = 0x47,
	PMIC_CONCAT(PWM_SLICE, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(PWM_SLICE, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(PWM_SLICE, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(PWM_SLICE, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(PWM_SLICE, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(PWM_SLICE, TEST1) = 0xE2,
	PMIC_CONCAT(PWM_SLICE, TEST2) = 0xE3,
	PMIC_CONCAT(PWM_SLICE, TEST3) = 0xE4,
	PMIC_CONCAT(PWM_SLICE, REGS_COUNT) = 0x12,
}PWMSLICERegType; 

typedef enum 
{
	PMIC_CONCAT(LDO_STEPPER_DIG, REVISION2) = 0x01,
	PMIC_CONCAT(LDO_STEPPER_DIG, REVISION3) = 0x02,
	PMIC_CONCAT(LDO_STEPPER_DIG, REVISION4) = 0x03,
	PMIC_CONCAT(LDO_STEPPER_DIG, PERPH_TYPE) = 0x04,
	PMIC_CONCAT(LDO_STEPPER_DIG, PERPH_SUBTYPE) = 0x05,
	PMIC_CONCAT(LDO_STEPPER_DIG, STATUS1) = 0x08,
	PMIC_CONCAT(LDO_STEPPER_DIG, STATUS2) = 0x09,
	PMIC_CONCAT(LDO_STEPPER_DIG, STATUS3) = 0x0A,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_RT_STS) = 0x10,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_SET_TYPE) = 0x11,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_POLARITY_HIGH) = 0x12,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_POLARITY_LOW) = 0x13,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_LATCHED_CLR) = 0x14,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_EN_SET) = 0x15,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_EN_CLR) = 0x16,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_LATCHED_STS) = 0x18,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_PENDING_STS) = 0x19,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_MID_SEL) = 0x1A,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_PRIORITY) = 0x1B,
	PMIC_CONCAT(LDO_STEPPER_DIG, VOLTAGE_CTL1) = 0x40,
	PMIC_CONCAT(LDO_STEPPER_DIG, VOLTAGE_CTL2) = 0x41,
	PMIC_CONCAT(LDO_STEPPER_DIG, MODE_CTL2) = 0x45,
	PMIC_CONCAT(LDO_STEPPER_DIG, EN_CTL) = 0x46,
	PMIC_CONCAT(LDO_STEPPER_DIG, PD_CTL) = 0x48,
	PMIC_CONCAT(LDO_STEPPER_DIG, CURRENT_LIM_CTL) = 0x4A,
	PMIC_CONCAT(LDO_STEPPER_DIG, SOFT_START_CTL) = 0x4C,
	PMIC_CONCAT(LDO_STEPPER_DIG, CONFIG_CTL) = 0x52,
	PMIC_CONCAT(LDO_STEPPER_DIG, VS_CTL) = 0x61,
	PMIC_CONCAT(LDO_STEPPER_DIG, LL_VOLTAGE_CTL1) = 0x68,
	PMIC_CONCAT(LDO_STEPPER_DIG, LL_VOLTAGE_CTL2) = 0x69,
	PMIC_CONCAT(LDO_STEPPER_DIG, UL_VOLTAGE_CTL1) = 0x6A,
	PMIC_CONCAT(LDO_STEPPER_DIG, UL_VOLTAGE_CTL2) = 0x6B,
	PMIC_CONCAT(LDO_STEPPER_DIG, SEC_ACCESS) = 0xD0,
	PMIC_CONCAT(LDO_STEPPER_DIG, PERPH_RESET_CTL1) = 0xD8,
	PMIC_CONCAT(LDO_STEPPER_DIG, PERPH_RESET_CTL2) = 0xD9,
	PMIC_CONCAT(LDO_STEPPER_DIG, PERPH_RESET_CTL3) = 0xDA,
	PMIC_CONCAT(LDO_STEPPER_DIG, PERPH_RESET_CTL4) = 0xDB,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_TEST1) = 0xE0,
	PMIC_CONCAT(LDO_STEPPER_DIG, INT_TEST_VAL) = 0xE1,
	PMIC_CONCAT(LDO_STEPPER_DIG, TEST1) = 0xE2,
	PMIC_CONCAT(LDO_STEPPER_DIG, TEST2) = 0xE3,
	PMIC_CONCAT(LDO_STEPPER_DIG, TRIM_NUM) = 0xF0,
	PMIC_CONCAT(LDO_STEPPER_DIG, TRIM_CTRL) = 0xF1,
	PMIC_CONCAT(LDO_STEPPER_DIG, REGS_COUNT) = 0x2b,
}LDOSTEPPERDIGRegType; 






#endif /* _SYSDBG_PMIC_REGS_H */
