Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 12 17:22:13 2022
| Host         : xsjl210012 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree             1           
TIMING-17  Critical Warning  Non-clocked sequential cell       464         
HPDR-1     Warning           Port pin direction inconsistency  1           
HPDR-2     Warning           Port pin INOUT inconsistency      1           
LUTAR-1    Warning           LUT drives async reset alert      4           
TIMING-18  Warning           Missing input or output delay     7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (729)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1699)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (729)
--------------------------
 There are 408 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1699)
---------------------------------------------------
 There are 1699 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.272        0.000                      0                24666        0.006        0.000                      0                24666        3.750        0.000                       0                  8479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.272        0.000                      0                24532        0.006        0.000                      0                24532        3.750        0.000                       0                  8479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.615        0.000                      0                  134        0.097        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.811ns (32.813%)  route 5.756ns (67.187%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.649     2.943    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y60         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[13]/Q
                         net (fo=11, routed)          1.271     4.670    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg_n_0_[13]
    SLICE_X48Y71         LUT4 (Prop_lut4_I2_O)        0.152     4.822 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/last_sampled_wr_ptr[13]_i_1/O
                         net (fo=3, routed)           0.467     5.289    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr_s_bin[13]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.326     5.615 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/last_sampled_wr_ptr[9]_i_1/O
                         net (fo=5, routed)           0.766     6.380    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr_s_bin[9]
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.504 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/last_sampled_wr_ptr[1]_i_1/O
                         net (fo=4, routed)           0.755     7.259    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr_s_bin[1]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.150     7.409 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/fill_rd_nxt0_carry_i_2/O
                         net (fo=4, routed)           0.614     8.023    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     8.645 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.645    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_nxt0_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.759 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.759    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_nxt0_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.072 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_nxt0_carry__1/O[3]
                         net (fo=2, routed)           0.826     9.898    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_nxt0[11]
    SLICE_X45Y74         LUT5 (Prop_lut5_I0_O)        0.306    10.204 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_9/O
                         net (fo=1, routed)           0.485    10.689    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_9_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.813 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_6/O
                         net (fo=1, routed)           0.573    11.386    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.510 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_1/O
                         net (fo=1, routed)           0.000    11.510    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_1_n_0
    SLICE_X45Y73         FDPE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.463    12.642    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X45Y73         FDPE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/C
                         clock pessimism              0.263    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X45Y73         FDPE (Setup_fdpe_C_D)        0.031    12.782    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 2.239ns (30.417%)  route 5.122ns (69.583%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.720    10.350    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.534    12.713    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.637    12.151    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 2.239ns (30.417%)  route 5.122ns (69.583%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.720    10.350    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.534    12.713    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.637    12.151    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 2.239ns (30.417%)  route 5.122ns (69.583%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.720    10.350    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.534    12.713    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.637    12.151    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 2.239ns (30.417%)  route 5.122ns (69.583%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.720    10.350    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.534    12.713    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.637    12.151    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[24]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 2.239ns (30.417%)  route 5.122ns (69.583%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.720    10.350    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.534    12.713    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y84         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.637    12.151    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 2.239ns (30.513%)  route 5.099ns (69.487%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.697    10.327    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.533    12.712    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X61Y83         FDRE (Setup_fdre_C_R)       -0.637    12.150    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 2.239ns (30.513%)  route 5.099ns (69.487%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.697    10.327    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.533    12.712    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X61Y83         FDRE (Setup_fdre_C_R)       -0.637    12.150    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 2.239ns (30.513%)  route 5.099ns (69.487%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.695     2.989    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X56Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=9, routed)           1.589     5.034    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.152     5.186 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2/O
                         net (fo=2, routed)           0.280     5.466    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[5]_i_2_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.332     5.798 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.462     6.260    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.384 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.384    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_3_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.934 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.600     7.534    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.747     8.405    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.555 f  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.724     9.279    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.351     9.630 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.697    10.327    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X61Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.533    12.712    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X61Y83         FDRE (Setup_fdre_C_R)       -0.637    12.150    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.131ns (29.817%)  route 5.016ns (70.183%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.711     3.005    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X59Y57         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=1, routed)           0.782     4.243    design_2_i/axis_switch_0/inst/m_axis_tready[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.150     4.393 r  design_2_i/axis_switch_0/inst/s_axis_tready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     4.574    design_2_i/axis_switch_0/inst/s_axis_tready[1]_INST_0_i_1_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.328     4.902 r  design_2_i/axis_switch_0/inst/s_axis_tready[1]_INST_0/O
                         net (fo=20, routed)          1.583     6.485    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/m00_axis_tready
    SLICE_X48Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.609 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_23/O
                         net (fo=1, routed)           0.000     6.609    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_23_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.141 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.141    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_5_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.255    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_4_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.369    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_3_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.682 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_15_i_2/O[3]
                         net (fo=34, routed)          2.469    10.152    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr2[15]
    RAMB36_X0Y3          RAMB36E1                                     r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.616    12.795    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_0/CLKBWRCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.697    12.059    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_1_0
  -------------------------------------------------------------------
                         required time                         12.059    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  1.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.134%)  route 0.200ns (51.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.551     0.887    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y63         FDRE                                         r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/Q
                         net (fo=1, routed)           0.200     1.228    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1086]
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.273 r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i[1086]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i[1086]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.815     1.181    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X50Y63         FDRE                                         r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1086]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.121     1.267    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1086]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.239%)  route 0.201ns (58.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.545     0.881    design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[41]/Q
                         net (fo=1, routed)           0.201     1.223    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[34]
    SLICE_X53Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.808     1.174    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X53Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.071     1.210    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.552     0.888    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y54         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/Q
                         net (fo=1, routed)           0.157     1.193    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[21]
    SLICE_X48Y53         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.824     1.190    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y53         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.023     1.178    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.511%)  route 0.157ns (51.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.551     0.887    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y59         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/Q
                         net (fo=1, routed)           0.157     1.192    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[43]
    SLICE_X49Y58         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.189    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y58         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.016     1.170    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_2_i/TxFIFO/inst/slv_reg3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.548     0.884    design_2_i/TxFIFO/inst/clk
    SLICE_X52Y84         FDCE                                         r  design_2_i/TxFIFO/inst/slv_reg3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/TxFIFO/inst/slv_reg3_reg[19]/Q
                         net (fo=1, routed)           0.194     1.219    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[19]
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.264 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X49Y86         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.819     1.185    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X49Y86         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091     1.241    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.653%)  route 0.224ns (61.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.563     0.899    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X44Y49         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1065]/Q
                         net (fo=2, routed)           0.224     1.263    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/Q[7]
    SLICE_X39Y50         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.191    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X39Y50         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1065]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1065]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.097%)  route 0.194ns (57.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.545     0.881    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y77         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/Q
                         net (fo=1, routed)           0.194     1.216    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[55]
    SLICE_X53Y76         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.805     1.171    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y76         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.047     1.183    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][74]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.624%)  route 0.176ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.557     0.893    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y50         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[74]/Q
                         net (fo=1, routed)           0.176     1.217    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[13]
    SLICE_X47Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.830     1.196    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][74]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.018     1.184    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][74]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][131]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.492%)  route 0.213ns (56.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.552     0.888    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y56         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[131]/Q
                         net (fo=1, routed)           0.213     1.265    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[64]
    SLICE_X49Y55         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.824     1.190    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y55         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][131]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.075     1.230    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][131]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.507%)  route 0.241ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.579     0.915    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X66Y55         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/Q
                         net (fo=1, routed)           0.241     1.319    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[26]
    RAMB36_X3Y11         RAMB36E1                                     r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.886     1.252    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.264     0.988    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.284    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y6   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y8   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.580ns (10.600%)  route 4.892ns (89.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          3.246     8.609    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y35         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.488    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y35         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[12]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X49Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.580ns (10.600%)  route 4.892ns (89.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          3.246     8.609    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y35         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.488    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y35         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X49Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.580ns (10.875%)  route 4.753ns (89.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          3.107     8.470    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y34         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.487    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[0]/C
                         clock pessimism              0.115    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X49Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.222    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.580ns (10.875%)  route 4.753ns (89.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          3.107     8.470    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y34         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.487    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/C
                         clock pessimism              0.115    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X49Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.222    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.580ns (10.872%)  route 4.755ns (89.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          3.109     8.472    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X48Y37         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.489    12.668    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X48Y37         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[16]/C
                         clock pessimism              0.115    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[16]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 0.580ns (11.171%)  route 4.612ns (88.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          2.966     8.329    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y36         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.488    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[14]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X49Y36         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 0.580ns (11.171%)  route 4.612ns (88.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          2.966     8.329    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y36         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.488    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X49Y36         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.580ns (11.229%)  route 4.585ns (88.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          2.939     8.302    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X47Y34         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.488    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X47Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[2]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.580ns (11.229%)  route 4.585ns (88.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          2.939     8.302    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X47Y34         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.488    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X47Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.580ns (11.229%)  route 4.585ns (88.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.646     5.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     5.363 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          2.939     8.302    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X47Y34         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.488    12.667    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X47Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[6]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  3.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.185ns (18.142%)  route 0.835ns (81.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.451     1.481    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.044     1.525 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=13, routed)          0.384     1.908    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_1
    SLICE_X48Y85         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.094     1.460    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.056     1.516 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.516    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X41Y87         MUXF7 (Prop_muxf7_I0_O)      0.078     1.594 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.323     1.917    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X48Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     1.886    
    SLICE_X48Y85         FDCE (Remov_fdce_C_CLR)     -0.075     1.811    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.354%)  route 0.407ns (68.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.265     1.479    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X46Y75         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.808     1.174    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X46Y75         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[16]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.825    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.824%)  route 0.482ns (72.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.340     1.554    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X45Y75         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.808     1.174    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X45Y75         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X45Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.824%)  route 0.482ns (72.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.340     1.554    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X45Y75         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.808     1.174    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X45Y75         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[14]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X45Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.824%)  route 0.482ns (72.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.340     1.554    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X45Y75         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.808     1.174    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X45Y75         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[16]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X45Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.307%)  route 0.521ns (73.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.379     1.593    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X47Y74         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.808     1.174    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X47Y74         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[10]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X47Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.294%)  route 0.549ns (74.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.407     1.621    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X45Y73         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.809     1.175    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X45Y73         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[9]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.294%)  route 0.549ns (74.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.407     1.621    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X45Y73         FDPE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.809     1.175    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X45Y73         FDPE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/C
                         clock pessimism             -0.264     0.911    
    SLICE_X45Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     0.816    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.145%)  route 0.554ns (74.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.411     1.625    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X44Y73         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.809     1.175    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X44Y73         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X44Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.145%)  route 0.554ns (74.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.550     0.886    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.169    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.214 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[16]_i_1/O
                         net (fo=86, routed)          0.411     1.625    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X44Y73         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.809     1.175    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X44Y73         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[7]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X44Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.807    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.854ns  (logic 0.124ns (4.346%)  route 2.730ns (95.654%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.730     2.730    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.854 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.854    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X58Y98         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.045ns (3.761%)  route 1.152ns (96.239%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.152     1.152    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.197 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.197    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X58Y98         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 0.124ns (6.320%)  route 1.838ns (93.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.838     1.838    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y106        LUT1 (Prop_lut1_I0_O)        0.124     1.962 r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.962    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y106        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.652     2.831    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.045ns (5.561%)  route 0.764ns (94.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.764     0.764    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.809 r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.809    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y106        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.910     1.276    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 0.580ns (12.783%)  route 3.957ns (87.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.843     3.137    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.231     6.824    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X60Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.948 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.726     7.674    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X65Y65         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.535     2.714    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X65Y65         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.610ns (13.989%)  route 3.751ns (86.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.970     6.430    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.154     6.584 f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.781     7.365    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y41         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.673    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y41         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.610ns (13.989%)  route 3.751ns (86.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.970     6.430    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.154     6.584 f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.781     7.365    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y41         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.673    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y41         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.610ns (13.989%)  route 3.751ns (86.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.970     6.430    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.154     6.584 f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.781     7.365    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y41         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.673    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y41         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.580ns (13.903%)  route 3.592ns (86.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.970     6.430    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.554 f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.176    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y43         FDCE                                         f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.495     2.674    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y43         FDCE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.580ns (13.903%)  route 3.592ns (86.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.970     6.430    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.554 f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.176    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y43         FDCE                                         f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.495     2.674    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y43         FDCE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.580ns (13.903%)  route 3.592ns (86.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.970     6.430    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.554 f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.176    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y43         FDCE                                         f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.495     2.674    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y43         FDCE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.805%)  route 3.337ns (85.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.950     6.410    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.534 f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     6.921    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y43         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.673    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y43         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.805%)  route 3.337ns (85.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.950     6.410    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.534 f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     6.921    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y43         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.673    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y43         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.805%)  route 3.337ns (85.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.710     3.004    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.950     6.410    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.534 f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     6.921    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y43         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.673    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y43         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.846%)  route 0.115ns (41.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.577     0.913    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X58Y93         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.115     1.191    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X56Y94         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.847     1.213    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X56Y94         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.253%)  route 0.151ns (51.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.573     0.909    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X59Y86         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.151     1.201    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X58Y86         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.842     1.208    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X58Y86         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.986%)  route 0.221ns (61.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.573     0.909    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X59Y86         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.221     1.270    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X56Y88         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.845     1.211    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X56Y88         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.167%)  route 0.238ns (62.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.576     0.912    design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X56Y92         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.238     1.291    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X56Y87         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.843     1.209    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X56Y87         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.266%)  route 0.288ns (63.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.577     0.913    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X58Y93         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.288     1.365    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X58Y93         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.847     1.213    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X58Y93         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.114%)  route 0.327ns (69.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.638     0.974    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.327     1.442    design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X41Y98         FDRE                                         r  design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.191    design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X41Y98         FDRE                                         r  design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.887%)  route 0.627ns (77.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.575     0.911    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.443     1.494    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.539 f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.723    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y45         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.853     1.219    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y45         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.887%)  route 0.627ns (77.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.575     0.911    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.443     1.494    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.539 f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.723    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y45         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.853     1.219    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y45         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.887%)  route 0.627ns (77.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.575     0.911    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.443     1.494    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.539 f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.723    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y45         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.853     1.219    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y45         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.192ns (23.479%)  route 0.626ns (76.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.575     0.911    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y64         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.443     1.494    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.051     1.545 f  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.728    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y45         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.853     1.219    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y45         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1638 Endpoints
Min Delay          1638 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.348ns  (logic 4.330ns (32.439%)  route 9.018ns (67.561%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE                         0.000     0.000 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/C
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/Q
                         net (fo=2, routed)           1.034     1.490    design_2_i/led_driver_0/inst/macro_count_reg[27]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.614 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           0.994     2.607    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           1.123     3.855    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.979 r  design_2_i/led_driver_0/inst/led5_INST_0/O
                         net (fo=1, routed)           5.867     9.846    LED7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.502    13.348 r  LED7_OBUF_inst/O
                         net (fo=0)                   0.000    13.348    LED7
    U14                                                               r  LED7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.009ns  (logic 4.365ns (36.348%)  route 7.644ns (63.652%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE                         0.000     0.000 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/C
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/Q
                         net (fo=2, routed)           1.034     1.490    design_2_i/led_driver_0/inst/macro_count_reg[27]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.614 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           0.994     2.607    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           1.109     3.841    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  design_2_i/led_driver_0/inst/led2_INST_0/O
                         net (fo=1, routed)           4.507     8.472    LED4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537    12.009 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    12.009    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 4.340ns (37.009%)  route 7.387ns (62.991%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE                         0.000     0.000 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/C
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/Q
                         net (fo=2, routed)           1.034     1.490    design_2_i/led_driver_0/inst/macro_count_reg[27]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.614 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           0.994     2.607    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           1.036     3.768    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.892 r  design_2_i/led_driver_0/inst/led4_INST_0/O
                         net (fo=1, routed)           4.323     8.215    LED6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512    11.728 r  LED6_OBUF_inst/O
                         net (fo=0)                   0.000    11.728    LED6
    U19                                                               r  LED6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.537ns  (logic 4.359ns (37.783%)  route 7.178ns (62.217%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE                         0.000     0.000 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/C
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/Q
                         net (fo=2, routed)           1.034     1.490    design_2_i/led_driver_0/inst/macro_count_reg[27]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.614 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           0.994     2.607    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           0.757     3.489    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.613 r  design_2_i/led_driver_0/inst/led3_INST_0/O
                         net (fo=1, routed)           4.393     8.006    LED5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531    11.537 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000    11.537    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.494ns  (logic 4.358ns (37.915%)  route 7.136ns (62.085%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE                         0.000     0.000 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/C
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/Q
                         net (fo=2, routed)           1.034     1.490    design_2_i/led_driver_0/inst/macro_count_reg[27]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.614 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           0.994     2.607    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           0.760     3.492    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.616 r  design_2_i/led_driver_0/inst/led1_INST_0/O
                         net (fo=1, routed)           4.348     7.964    LED3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.494 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    11.494    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 4.359ns (38.202%)  route 7.052ns (61.798%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE                         0.000     0.000 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/C
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/led_driver_0/inst/macro_count_reg[27]/Q
                         net (fo=2, routed)           1.034     1.490    design_2_i/led_driver_0/inst/macro_count_reg[27]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.614 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           0.994     2.607    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           0.824     3.556    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.680 r  design_2_i/led_driver_0/inst/led0_INST_0/O
                         net (fo=1, routed)           4.200     7.880    LED2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.411 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    11.411    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.687ns  (logic 3.640ns (34.060%)  route 7.047ns (65.940%))
  Logic Levels:           13  (CARRY4=5 FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=14, routed)          1.117     1.536    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg_n_0_[15]
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.324     1.860 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[14]_i_1/O
                         net (fo=4, routed)           0.718     2.578    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[14]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.326     2.904 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[10]_i_1/O
                         net (fo=3, routed)           0.977     3.881    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[10]
    SLICE_X52Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.005 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[2]_i_1/O
                         net (fo=3, routed)           0.879     4.884    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_s_bin[2]
    SLICE_X56Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.282 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.282    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.166     6.782    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[5]
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.303     7.085 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.085    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.618    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.954 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.675     8.629    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt00_in[12]
    SLICE_X59Y37         LUT5 (Prop_lut5_I1_O)        0.295     8.924 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_7/O
                         net (fo=1, routed)           0.363     9.287    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_7_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.411 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_3/O
                         net (fo=1, routed)           1.152    10.563    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.687 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_1/O
                         net (fo=1, routed)           0.000    10.687    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_1_n_0
    SLICE_X59Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.386ns  (logic 3.466ns (33.374%)  route 6.920ns (66.626%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[3]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[3]/Q
                         net (fo=4, routed)           1.356     1.775    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count[3]
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.297     2.072 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_2/O
                         net (fo=5, routed)           0.846     2.917    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/dsync_free__4
    SLICE_X52Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           4.718     7.760    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    10.386 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    10.386    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 3.343ns (34.259%)  route 6.414ns (65.741%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.840     1.296    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div8
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.124     1.420 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           0.796     2.217    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.777     7.118    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639     9.757 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     9.757    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.650ns  (logic 3.509ns (36.362%)  route 6.141ns (63.638%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=14, routed)          1.117     1.536    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg_n_0_[15]
    SLICE_X55Y36         LUT3 (Prop_lut3_I2_O)        0.324     1.860 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[14]_i_1/O
                         net (fo=4, routed)           0.718     2.578    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[14]
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.326     2.904 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[10]_i_1/O
                         net (fo=3, routed)           0.977     3.881    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[10]
    SLICE_X52Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.005 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[2]_i_1/O
                         net (fo=3, routed)           0.879     4.884    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_s_bin[2]
    SLICE_X56Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.282 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.282    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.166     6.782    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[5]
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.303     7.085 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.085    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.618    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.852    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__2_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.071 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__3/O[0]
                         net (fo=2, routed)           0.675     8.746    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt00_in[16]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.295     9.041 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[16]_i_1/O
                         net (fo=2, routed)           0.610     9.650    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[16]
    SLICE_X59Y38         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][9]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/Q
                         net (fo=3, routed)           0.075     0.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/Q[9]
    SLICE_X34Y36         SRL16E                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.206    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X60Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][11]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.128ns (58.872%)  route 0.089ns (41.128%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[11]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[11]/Q
                         net (fo=3, routed)           0.089     0.217    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/Q[11]
    SLICE_X34Y36         SRL16E                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE                         0.000     0.000 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.220    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X58Y98         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     0.247    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X60Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[16]/C
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[16]/Q
                         net (fo=1, routed)           0.110     0.251    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg[16]
    SLICE_X53Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.115     0.256    design_2_i/SPI_ip_0/inst/spi_rdata[0]
    SLICE_X41Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071     0.212    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X60Y94         LUT5 (Prop_lut5_I1_O)        0.045     0.257 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.257    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X60Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.116     0.257    design_2_i/SPI_ip_0/inst/spi_rdata[10]
    SLICE_X41Y88         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[13]/C
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[13]/Q
                         net (fo=1, routed)           0.117     0.258    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg[13]
    SLICE_X52Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           291 Endpoints
Min Delay           291 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.347ns  (logic 3.712ns (30.059%)  route 8.636ns (69.941%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        2.311     3.605    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.729 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.729    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X41Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     3.941 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.713     4.654    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X48Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.631     5.285 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.649     6.934    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.035 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=411, routed)         2.301     9.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152     9.487 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_INST_0/O
                         net (fo=1, routed)           4.686    14.174    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.828    17.001 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    17.001    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.208ns  (logic 3.485ns (28.548%)  route 8.723ns (71.452%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        2.311     3.605    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.729 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.729    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X41Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     3.941 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.713     4.654    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X48Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.631     5.285 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.649     6.934    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.035 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=411, routed)         2.301     9.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     9.459 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=1, routed)           4.773    14.233    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.629    16.862 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    16.862    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/TxFIFO/inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.062ns  (logic 4.486ns (40.558%)  route 6.575ns (59.442%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.635     2.929    design_2_i/TxFIFO/inst/clk
    SLICE_X53Y87         FDCE                                         r  design_2_i/TxFIFO/inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDCE (Prop_fdce_C_Q)         0.419     3.348 r  design_2_i/TxFIFO/inst/slv_reg3_reg[9]/Q
                         net (fo=2, routed)           0.814     4.162    design_2_i/TxFIFO/inst/slv_reg3[9]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.297     4.459 f  design_2_i/TxFIFO/inst/txfifo_full_INST_0_i_3/O
                         net (fo=1, routed)           0.689     5.149    design_2_i/TxFIFO/inst/txfifo_full_INST_0_i_3_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I4_O)        0.124     5.273 f  design_2_i/TxFIFO/inst/txfifo_full_INST_0_i_2/O
                         net (fo=1, routed)           0.946     6.219    design_2_i/TxFIFO/inst/txfifo_full_INST_0_i_2_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.343 r  design_2_i/TxFIFO/inst/txfifo_full_INST_0/O
                         net (fo=1, routed)           4.126    10.468    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    13.991 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    13.991    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.314ns  (logic 3.343ns (32.408%)  route 6.971ns (67.592%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.649     2.943    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X40Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           1.397     4.796    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[3]
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           0.796     5.717    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.777    10.618    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    13.257 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    13.257    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 3.206ns (36.027%)  route 5.693ns (63.973%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y88         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=10, routed)          0.975     4.373    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/MCK_N_0[0]
    SLICE_X52Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.497 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           4.718     9.215    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    11.841 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    11.841    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.498ns  (logic 3.230ns (38.014%)  route 5.267ns (61.986%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y88         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=10, routed)          1.187     4.585    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/MCK_N_0[0]
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     4.709 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           4.080     8.789    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    11.440 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    11.440    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 3.160ns (48.204%)  route 3.395ns (51.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.908     3.202    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y100        FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.518     3.720 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           3.395     7.115    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         2.642     9.757 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     9.757    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 0.580ns (9.015%)  route 5.854ns (90.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.243     4.637    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.761 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         4.611     9.372    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/qempty_reg_0
    SLICE_X32Y34         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 0.580ns (9.015%)  route 5.854ns (90.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.243     4.637    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.761 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         4.611     9.372    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/qempty_reg_0
    SLICE_X32Y34         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 0.580ns (9.015%)  route 5.854ns (90.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.243     4.637    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.761 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         4.611     9.372    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/qempty_reg_0
    SLICE_X33Y34         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.128ns (38.435%)  route 0.205ns (61.565%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.557     0.893    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/Q
                         net (fo=3, routed)           0.205     1.226    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[16]_0[1]
    SLICE_X49Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.496%)  route 0.155ns (45.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.554     0.890    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           0.155     1.186    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[15]
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.231 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.231    design_2_i/SPI_ip_0/inst/shift_reg[15]
    SLICE_X38Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.625%)  route 0.206ns (59.375%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.557     0.893    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[0]/Q
                         net (fo=2, routed)           0.206     1.240    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[16]_0[0]
    SLICE_X53Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.189ns (53.454%)  route 0.165ns (46.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.554     0.890    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X40Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.165     1.195    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.048     1.243 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.243    design_2_i/SPI_ip_0/inst/shift_reg[12]
    SLICE_X38Y88         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.647%)  route 0.167ns (47.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.555     0.891    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.167     1.199    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.244 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.244    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_29
    SLICE_X40Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.192ns (52.795%)  route 0.172ns (47.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.555     0.891    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X39Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=2, routed)           0.172     1.203    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[2]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.051     1.254 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_2_i/SPI_ip_0/inst/shift_reg[18]
    SLICE_X40Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.525%)  route 0.197ns (51.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.554     0.890    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X37Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           0.197     1.228    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[11]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.273 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_2_i/SPI_ip_0/inst/shift_reg[11]
    SLICE_X38Y88         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.187ns (48.651%)  route 0.197ns (51.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.554     0.890    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X37Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=2, routed)           0.197     1.228    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[9]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.046     1.274 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_2_i/SPI_ip_0/inst/shift_reg[9]
    SLICE_X38Y88         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.164ns (42.935%)  route 0.218ns (57.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.558     0.894    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X46Y34         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/Q
                         net (fo=5, routed)           0.218     1.275    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[16]_0[4]
    SLICE_X49Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.557     0.893    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X49Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[14]/Q
                         net (fo=12, routed)          0.246     1.280    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[16]_0[14]
    SLICE_X52Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.792ns  (logic 0.580ns (7.443%)  route 7.212ns (92.557%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/Q
                         net (fo=55, routed)          7.212     7.668    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.792 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     7.792    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X37Y84         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.473     2.652    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/clk
    SLICE_X37Y84         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.074ns  (logic 0.419ns (20.199%)  route 1.655ns (79.801%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[11]/C
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[11]/Q
                         net (fo=12, routed)          1.655     2.074    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[11]
    SLICE_X49Y68         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.467     2.646    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X49Y68         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.070ns  (logic 0.456ns (22.031%)  route 1.614ns (77.969%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.614     2.070    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/tx_rstn
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.470     2.649    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X45Y82         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.059ns  (logic 0.718ns (34.863%)  route 1.341ns (65.137%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/C
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/Q
                         net (fo=2, routed)           1.341     1.760    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[7]
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.059    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X41Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X41Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 0.456ns (23.268%)  route 1.504ns (76.732%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/C
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/Q
                         net (fo=4, routed)           1.504     1.960    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[2]
    SLICE_X44Y60         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.476     2.655    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y60         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.518ns (26.912%)  route 1.407ns (73.088%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/C
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/Q
                         net (fo=5, routed)           1.407     1.925    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[4]
    SLICE_X44Y60         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.476     2.655    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y60         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.815ns  (logic 0.478ns (26.333%)  route 1.337ns (73.667%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[5]/C
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[5]/Q
                         net (fo=5, routed)           1.337     1.815    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[5]
    SLICE_X44Y63         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.473     2.652    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y63         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.811ns  (logic 0.419ns (23.134%)  route 1.392ns (76.866%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/C
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/Q
                         net (fo=5, routed)           1.392     1.811    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[3]
    SLICE_X44Y60         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.476     2.655    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y60         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.801ns  (logic 0.456ns (25.313%)  route 1.345ns (74.687%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[8]/C
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[8]/Q
                         net (fo=6, routed)           1.345     1.801    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[8]
    SLICE_X44Y63         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.473     2.652    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y63         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[8]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.801ns  (logic 0.419ns (23.269%)  route 1.382ns (76.731%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[9]/C
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[9]/Q
                         net (fo=8, routed)           1.382     1.801    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[9]
    SLICE_X46Y69         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.467     2.646    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X46Y69         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.148ns (50.959%)  route 0.142ns (49.041%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/C
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/Q
                         net (fo=13, routed)          0.142     0.290    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[15]
    SLICE_X44Y41         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.828     1.194    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y41         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.296 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X40Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X40Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.910%)  route 0.128ns (36.090%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           0.128     0.256    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[4]
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.099     0.355 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X41Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X41Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.118%)  route 0.208ns (55.882%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/C
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/Q
                         net (fo=12, routed)          0.208     0.372    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[14]
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.226ns (59.080%)  route 0.157ns (40.920%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.157     0.285    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.098     0.383 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.383    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X40Y87         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.820     1.186    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X40Y87         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.226%)  route 0.248ns (63.774%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[16]/C
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[16]/Q
                         net (fo=14, routed)          0.248     0.389    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[16]
    SLICE_X44Y41         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.828     1.194    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y41         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[16]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.226ns (54.712%)  route 0.187ns (45.288%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.187     0.315    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.098     0.413 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.413    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X41Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X41Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.241     0.382    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.427 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.427    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X38Y87         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.820     1.186    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X38Y87         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.919%)  route 0.301ns (68.081%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[10]/C
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[10]/Q
                         net (fo=10, routed)          0.301     0.442    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[10]
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.797%)  route 0.282ns (63.203%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[6]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[6]/Q
                         net (fo=5, routed)           0.282     0.446    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/wptr[6]
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[6]/C





