{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606386919116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606386919123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:35:18 2020 " "Processing started: Thu Nov 26 11:35:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606386919123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606386919123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Com_NMEA -c Com_NMEA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Com_NMEA -c Com_NMEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606386919123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606386921343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmea_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nmea_tx-arch_nmea_tx " "Found design unit 1: nmea_tx-arch_nmea_tx" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606386948626 ""} { "Info" "ISGN_ENTITY_NAME" "1 nmea_tx " "Found entity 1: nmea_tx" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606386948626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606386948626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmea_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nmea_rx-arch_nmea_rx " "Found design unit 1: nmea_rx-arch_nmea_rx" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606386948629 ""} { "Info" "ISGN_ENTITY_NAME" "1 nmea_rx " "Found entity 1: nmea_rx" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606386948629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606386948629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "com_nmea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file com_nmea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Com_NMEA-arch_Com_NMEA " "Found design unit 1: Com_NMEA-arch_Com_NMEA" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606386948631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Com_NMEA " "Found entity 1: Com_NMEA" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606386948631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606386948631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Com_NMEA " "Elaborating entity \"Com_NMEA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606386948678 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chipselect Com_NMEA.vhd(54) " "VHDL Signal Declaration warning at Com_NMEA.vhd(54): used implicit default value for signal \"chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948688 "|Com_NMEA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_n Com_NMEA.vhd(54) " "VHDL Signal Declaration warning at Com_NMEA.vhd(54): used implicit default value for signal \"write_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948689 "|Com_NMEA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address Com_NMEA.vhd(55) " "VHDL Signal Declaration warning at Com_NMEA.vhd(55): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948689 "|Com_NMEA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writedata Com_NMEA.vhd(56) " "VHDL Signal Declaration warning at Com_NMEA.vhd(56): used implicit default value for signal \"writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948689 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readdata Com_NMEA.vhd(57) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(57): object \"readdata\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606386948689 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_probe Com_NMEA.vhd(58) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(58): object \"done_probe\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606386948689 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val_data Com_NMEA.vhd(60) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(60): object \"val_data\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606386948689 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val_chaine Com_NMEA.vhd(60) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(60): object \"val_chaine\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606386948689 "|Com_NMEA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nmea_tx nmea_tx:tx A:arch_nmea_tx " "Elaborating entity \"nmea_tx\" using architecture \"A:arch_nmea_tx\" for hierarchy \"nmea_tx:tx\"" {  } { { "Com_NMEA.vhd" "tx" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606386948690 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata nmea_tx.vhd(13) " "VHDL Signal Declaration warning at nmea_tx.vhd(13): used implicit default value for signal \"readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948693 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "synchro nmea_tx.vhd(33) " "VHDL Signal Declaration warning at nmea_tx.vhd(33): used explicit default value for signal \"synchro\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606386948693 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "centaine nmea_tx.vhd(34) " "VHDL Signal Declaration warning at nmea_tx.vhd(34): used explicit default value for signal \"centaine\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606386948693 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dizaine nmea_tx.vhd(35) " "VHDL Signal Declaration warning at nmea_tx.vhd(35): used explicit default value for signal \"dizaine\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606386948693 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unite nmea_tx.vhd(36) " "VHDL Signal Declaration warning at nmea_tx.vhd(36): used explicit default value for signal \"unite\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606386948693 "|Com_NMEA|nmea_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nmea_rx nmea_rx:rx A:arch_nmea_rx " "Elaborating entity \"nmea_rx\" using architecture \"A:arch_nmea_rx\" for hierarchy \"nmea_rx:rx\"" {  } { { "Com_NMEA.vhd" "rx" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606386948694 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata nmea_rx.vhd(11) " "VHDL Signal Declaration warning at nmea_rx.vhd(11): used implicit default value for signal \"readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948696 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "raz_n nmea_rx.vhd(25) " "VHDL Signal Declaration warning at nmea_rx.vhd(25): used implicit default value for signal \"raz_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948696 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_h nmea_rx.vhd(29) " "Verilog HDL or VHDL warning at nmea_rx.vhd(29): object \"data_h\" assigned a value but never read" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606386948696 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_m nmea_rx.vhd(29) " "Verilog HDL or VHDL warning at nmea_rx.vhd(29): object \"data_m\" assigned a value but never read" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606386948696 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_l nmea_rx.vhd(29) " "Verilog HDL or VHDL warning at nmea_rx.vhd(29): object \"data_l\" assigned a value but never read" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606386948696 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_synchro nmea_rx.vhd(29) " "VHDL Signal Declaration warning at nmea_rx.vhd(29): used implicit default value for signal \"data_synchro\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606386948696 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n nmea_rx.vhd(108) " "VHDL Process Statement warning at nmea_rx.vhd(108): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606386948696 "|Com_NMEA|nmea_rx:rx"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 194 -1 0 } } { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 152 -1 0 } } { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606386949924 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606386949924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606386950125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606386951283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606386951283 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606386951447 "|Com_NMEA|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1606386951447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606386951448 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606386951448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606386951448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606386951448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606386951558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 11:35:51 2020 " "Processing ended: Thu Nov 26 11:35:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606386951558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606386951558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606386951558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606386951558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606386955851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606386955858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:35:54 2020 " "Processing started: Thu Nov 26 11:35:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606386955858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606386955858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Com_NMEA -c Com_NMEA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Com_NMEA -c Com_NMEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606386955859 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606386958280 ""}
{ "Info" "0" "" "Project  = Com_NMEA" {  } {  } 0 0 "Project  = Com_NMEA" 0 0 "Fitter" 0 0 1606386958281 ""}
{ "Info" "0" "" "Revision = Com_NMEA" {  } {  } 0 0 "Revision = Com_NMEA" 0 0 "Fitter" 0 0 1606386958281 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606386958420 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Com_NMEA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Com_NMEA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606386958427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606386958548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606386958548 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606386958988 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606386959003 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606386959131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606386959131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606386959131 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606386959131 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606386959135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606386959135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606386959135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606386959135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606386959135 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606386959135 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606386959136 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 5 " "No exact pin location assignment(s) for 1 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606386959880 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Com_NMEA.sdc " "Synopsys Design Constraints File file not found: 'Com_NMEA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606386960369 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606386960370 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606386960376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606386960377 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606386960378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606386960399 ""}  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 266 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606386960399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nmea_tx:tx\|s_clk4800  " "Automatically promoted node nmea_tx:tx\|s_clk4800 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606386960399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nmea_tx:tx\|s_clk4800~0 " "Destination node nmea_tx:tx\|s_clk4800~0" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606386960399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606386960399 ""}  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606386960399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nmea_tx:tx\|s_clk76800  " "Automatically promoted node nmea_tx:tx\|s_clk76800 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606386960399 ""}  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606386960399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606386960870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606386960871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606386960871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606386960873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606386960874 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606386960875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606386960875 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606386960876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606386960890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606386960891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606386960891 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606386960895 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606386960895 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606386960895 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 21 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606386960897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606386960897 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606386960897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606386960919 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606386960932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606386963487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606386963647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606386963679 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606386964850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606386964850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606386965314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606386966819 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606386966819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606386967799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606386967799 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606386967799 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606386967822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606386967936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606386968301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606386968406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606386968709 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606386969371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/output_files/Com_NMEA.fit.smsg " "Generated suppressed messages file E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/output_files/Com_NMEA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606386970003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "927 " "Peak virtual memory: 927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606386970804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 11:36:10 2020 " "Processing ended: Thu Nov 26 11:36:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606386970804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606386970804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606386970804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606386970804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606386974546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606386974553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:36:14 2020 " "Processing started: Thu Nov 26 11:36:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606386974553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606386974553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Com_NMEA -c Com_NMEA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Com_NMEA -c Com_NMEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606386974553 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606386977626 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606386977716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606386978440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 11:36:18 2020 " "Processing ended: Thu Nov 26 11:36:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606386978440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606386978440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606386978440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606386978440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606386979204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606386982733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606386982740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:36:21 2020 " "Processing started: Thu Nov 26 11:36:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606386982740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606386982740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Com_NMEA -c Com_NMEA " "Command: quartus_sta Com_NMEA -c Com_NMEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606386982740 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1606386984100 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606386984317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606386984436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606386984436 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Com_NMEA.sdc " "Synopsys Design Constraints File file not found: 'Com_NMEA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606386984962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606386984963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nmea_tx:tx\|s_clk4800 nmea_tx:tx\|s_clk4800 " "create_clock -period 1.000 -name nmea_tx:tx\|s_clk4800 nmea_tx:tx\|s_clk4800" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606386984965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50M clk_50M " "create_clock -period 1.000 -name clk_50M clk_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606386984965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nmea_tx:tx\|s_clk76800 nmea_tx:tx\|s_clk76800 " "create_clock -period 1.000 -name nmea_tx:tx\|s_clk76800 nmea_tx:tx\|s_clk76800" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606386984965 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606386984965 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1606386985147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985148 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606386985150 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1606386985209 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606386985291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606386985291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.352 " "Worst-case setup slack is -2.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.352             -56.933 clk_50M  " "   -2.352             -56.933 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085              -7.429 nmea_tx:tx\|s_clk4800  " "   -1.085              -7.429 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -0.775 nmea_tx:tx\|s_clk76800  " "   -0.762              -0.775 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386985302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 nmea_tx:tx\|s_clk76800  " "    0.308               0.000 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk_50M  " "    0.343               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 nmea_tx:tx\|s_clk4800  " "    0.358               0.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386985350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.655 " "Worst-case recovery slack is -0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655             -22.970 nmea_tx:tx\|s_clk4800  " "   -0.655             -22.970 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386985363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.799 " "Worst-case removal slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 nmea_tx:tx\|s_clk4800  " "    0.799               0.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386985411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.000 clk_50M  " "   -3.000             -43.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 nmea_tx:tx\|s_clk4800  " "   -1.000             -47.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 nmea_tx:tx\|s_clk76800  " "   -1.000              -4.000 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386985436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386985436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606386985772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1606386985815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1606386986586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606386986672 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606386986672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.052 " "Worst-case setup slack is -2.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.052             -46.920 clk_50M  " "   -2.052             -46.920 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.883              -5.676 nmea_tx:tx\|s_clk4800  " "   -0.883              -5.676 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591              -0.591 nmea_tx:tx\|s_clk76800  " "   -0.591              -0.591 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386986686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk_50M  " "    0.299               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 nmea_tx:tx\|s_clk76800  " "    0.311               0.000 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 nmea_tx:tx\|s_clk4800  " "    0.312               0.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386986701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.506 " "Worst-case recovery slack is -0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506             -16.312 nmea_tx:tx\|s_clk4800  " "   -0.506             -16.312 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386986714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.738 " "Worst-case removal slack is 0.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 nmea_tx:tx\|s_clk4800  " "    0.738               0.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386986728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.000 clk_50M  " "   -3.000             -43.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 nmea_tx:tx\|s_clk4800  " "   -1.000             -47.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 nmea_tx:tx\|s_clk76800  " "   -1.000              -4.000 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386986743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386986743 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606386987168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606386987434 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606386987434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.948 " "Worst-case setup slack is -0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -16.154 clk_50M  " "   -0.948             -16.154 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.214 nmea_tx:tx\|s_clk76800  " "   -0.214              -0.214 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -0.755 nmea_tx:tx\|s_clk4800  " "   -0.151              -0.755 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386987560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 nmea_tx:tx\|s_clk76800  " "    0.093               0.000 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk_50M  " "    0.179               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 nmea_tx:tx\|s_clk4800  " "    0.186               0.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386987589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.069 " "Worst-case recovery slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 nmea_tx:tx\|s_clk4800  " "    0.069               0.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386987605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.385 " "Worst-case removal slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 nmea_tx:tx\|s_clk4800  " "    0.385               0.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386987625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.255 clk_50M  " "   -3.000             -45.255 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 nmea_tx:tx\|s_clk4800  " "   -1.000             -47.000 nmea_tx:tx\|s_clk4800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 nmea_tx:tx\|s_clk76800  " "   -1.000              -4.000 nmea_tx:tx\|s_clk76800 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606386987641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606386987641 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606386988618 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606386988619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606386988889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 11:36:28 2020 " "Processing ended: Thu Nov 26 11:36:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606386988889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606386988889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606386988889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606386988889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606386992331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606386992337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:36:32 2020 " "Processing started: Thu Nov 26 11:36:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606386992337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606386992337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Com_NMEA -c Com_NMEA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Com_NMEA -c Com_NMEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606386992338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA_6_1200mv_85c_slow.vho E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA_6_1200mv_85c_slow.vho in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA_6_1200mv_0c_slow.vho E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA_6_1200mv_0c_slow.vho in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA_min_1200mv_0c_fast.vho E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA_min_1200mv_0c_fast.vho in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA.vho E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA.vho in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA_6_1200mv_85c_vhd_slow.sdo E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA_6_1200mv_85c_vhd_slow.sdo in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA_6_1200mv_0c_vhd_slow.sdo E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA_6_1200mv_0c_vhd_slow.sdo in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA_min_1200mv_0c_vhd_fast.sdo E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA_min_1200mv_0c_vhd_fast.sdo in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Com_NMEA_vhd.sdo E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/ simulation " "Generated file Com_NMEA_vhd.sdo in folder \"E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606386993904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606386994118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 11:36:34 2020 " "Processing ended: Thu Nov 26 11:36:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606386994118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606386994118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606386994118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606386994118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606386994880 ""}
