
STM32_LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f4c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003058  08003058  00013058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800307c  0800307c  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  0800307c  0800307c  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800307c  0800307c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800307c  0800307c  0001307c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003080  08003080  00013080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08003084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  20000084  08003108  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08003108  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b32  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d7  00000000  00000000  00030bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  000334b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  00034030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019096  00000000  00000000  00034a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e757  00000000  00000000  0004db06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087147  00000000  00000000  0005c25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e33a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e28  00000000  00000000  000e33f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08003040 	.word	0x08003040

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08003040 	.word	0x08003040

0800014c <initButton>:
Button button1;
Button button2;
Button button3;


void initButton (Button * btn, GPIO_TypeDef * port, uint16_t pin) {
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]
	btn -> PORT = port;
 800015a:	68fb      	ldr	r3, [r7, #12]
 800015c:	68ba      	ldr	r2, [r7, #8]
 800015e:	60da      	str	r2, [r3, #12]
	btn -> PIN  = pin;
 8000160:	68fb      	ldr	r3, [r7, #12]
 8000162:	88fa      	ldrh	r2, [r7, #6]
 8000164:	821a      	strh	r2, [r3, #16]
	btn -> keyReg0 = btn -> keyReg1 = btn -> keyReg2 = NORMAL_STATE;
 8000166:	68fb      	ldr	r3, [r7, #12]
 8000168:	2201      	movs	r2, #1
 800016a:	709a      	strb	r2, [r3, #2]
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	789a      	ldrb	r2, [r3, #2]
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	705a      	strb	r2, [r3, #1]
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	785a      	ldrb	r2, [r3, #1]
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	701a      	strb	r2, [r3, #0]
	btn -> keyReg3 = NORMAL_STATE;
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	2201      	movs	r2, #1
 8000180:	70da      	strb	r2, [r3, #3]
	btn -> timerForPress = 200;
 8000182:	68fb      	ldr	r3, [r7, #12]
 8000184:	22c8      	movs	r2, #200	; 0xc8
 8000186:	609a      	str	r2, [r3, #8]
	btn -> pressFlag = 0;
 8000188:	68fb      	ldr	r3, [r7, #12]
 800018a:	2200      	movs	r2, #0
 800018c:	711a      	strb	r2, [r3, #4]
}
 800018e:	bf00      	nop
 8000190:	3714      	adds	r7, #20
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <getKeyInput>:

void getKeyInput(Button * btn) {
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
	btn -> keyReg0 = btn -> keyReg1;
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	785a      	ldrb	r2, [r3, #1]
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	701a      	strb	r2, [r3, #0]
	btn -> keyReg1 = btn -> keyReg2;
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	789a      	ldrb	r2, [r3, #2]
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	705a      	strb	r2, [r3, #1]
	btn -> keyReg2 = HAL_GPIO_ReadPin(btn -> PORT, btn -> PIN);
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	68da      	ldr	r2, [r3, #12]
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	8a1b      	ldrh	r3, [r3, #16]
 80001b8:	4619      	mov	r1, r3
 80001ba:	4610      	mov	r0, r2
 80001bc:	f001 fe3a 	bl	8001e34 <HAL_GPIO_ReadPin>
 80001c0:	4603      	mov	r3, r0
 80001c2:	461a      	mov	r2, r3
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	709a      	strb	r2, [r3, #2]
	if ((btn -> keyReg0 == btn -> keyReg1) && (btn -> keyReg1 == btn -> keyReg2) ) {
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	781a      	ldrb	r2, [r3, #0]
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	785b      	ldrb	r3, [r3, #1]
 80001d0:	429a      	cmp	r2, r3
 80001d2:	d12d      	bne.n	8000230 <getKeyInput+0x98>
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	785a      	ldrb	r2, [r3, #1]
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	789b      	ldrb	r3, [r3, #2]
 80001dc:	429a      	cmp	r2, r3
 80001de:	d127      	bne.n	8000230 <getKeyInput+0x98>
		if (btn -> keyReg3 != btn -> keyReg2) {
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	78da      	ldrb	r2, [r3, #3]
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	789b      	ldrb	r3, [r3, #2]
 80001e8:	429a      	cmp	r2, r3
 80001ea:	d00e      	beq.n	800020a <getKeyInput+0x72>
			btn -> keyReg3 = btn -> keyReg2;
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	789a      	ldrb	r2, [r3, #2]
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	70da      	strb	r2, [r3, #3]
			if(btn -> keyReg2 == PRESSED_STATE) {
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	789b      	ldrb	r3, [r3, #2]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d119      	bne.n	8000230 <getKeyInput+0x98>
				//TODO

				btn -> pressFlag = 1;
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	2201      	movs	r2, #1
 8000200:	711a      	strb	r2, [r3, #4]
				btn -> timerForPress = 200;
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	22c8      	movs	r2, #200	; 0xc8
 8000206:	609a      	str	r2, [r3, #8]
					btn -> timerForPress = 200;
				}
			}
		}
	}
}
 8000208:	e012      	b.n	8000230 <getKeyInput+0x98>
			btn -> timerForPress --;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	689b      	ldr	r3, [r3, #8]
 800020e:	1e5a      	subs	r2, r3, #1
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	609a      	str	r2, [r3, #8]
			if (btn -> timerForPress == 0) {
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	689b      	ldr	r3, [r3, #8]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d109      	bne.n	8000230 <getKeyInput+0x98>
				if(btn -> keyReg2 == PRESSED_STATE) {
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	789b      	ldrb	r3, [r3, #2]
 8000220:	2b00      	cmp	r3, #0
 8000222:	d105      	bne.n	8000230 <getKeyInput+0x98>
					btn -> pressFlag = 1;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	2201      	movs	r2, #1
 8000228:	711a      	strb	r2, [r3, #4]
					btn -> timerForPress = 200;
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	22c8      	movs	r2, #200	; 0xc8
 800022e:	609a      	str	r2, [r3, #8]
}
 8000230:	bf00      	nop
 8000232:	3708      	adds	r7, #8
 8000234:	46bd      	mov	sp, r7
 8000236:	bd80      	pop	{r7, pc}

08000238 <initAllButtons>:

void initAllButtons() {
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	initButton(&button1, but_1_GPIO_Port, but_1_Pin);
 800023c:	2280      	movs	r2, #128	; 0x80
 800023e:	4909      	ldr	r1, [pc, #36]	; (8000264 <initAllButtons+0x2c>)
 8000240:	4809      	ldr	r0, [pc, #36]	; (8000268 <initAllButtons+0x30>)
 8000242:	f7ff ff83 	bl	800014c <initButton>
	initButton(&button2, but_2_GPIO_Port, but_2_Pin);
 8000246:	f44f 7280 	mov.w	r2, #256	; 0x100
 800024a:	4906      	ldr	r1, [pc, #24]	; (8000264 <initAllButtons+0x2c>)
 800024c:	4807      	ldr	r0, [pc, #28]	; (800026c <initAllButtons+0x34>)
 800024e:	f7ff ff7d 	bl	800014c <initButton>
	initButton(&button3, but_3_GPIO_Port, but_3_Pin);
 8000252:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000256:	4903      	ldr	r1, [pc, #12]	; (8000264 <initAllButtons+0x2c>)
 8000258:	4805      	ldr	r0, [pc, #20]	; (8000270 <initAllButtons+0x38>)
 800025a:	f7ff ff77 	bl	800014c <initButton>
}
 800025e:	bf00      	nop
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40010c00 	.word	0x40010c00
 8000268:	20000110 	.word	0x20000110
 800026c:	200000e8 	.word	0x200000e8
 8000270:	200000fc 	.word	0x200000fc

08000274 <isButtonPressed>:

uint8_t isButtonPressed(Button* btn) {
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
	if (btn -> pressFlag == 1) {
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	791b      	ldrb	r3, [r3, #4]
 8000280:	2b01      	cmp	r3, #1
 8000282:	d104      	bne.n	800028e <isButtonPressed+0x1a>
		btn -> pressFlag = 0;
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2200      	movs	r2, #0
 8000288:	711a      	strb	r2, [r3, #4]
		return 1;
 800028a:	2301      	movs	r3, #1
 800028c:	e000      	b.n	8000290 <isButtonPressed+0x1c>
	}
	return 0;
 800028e:	2300      	movs	r3, #0
}
 8000290:	4618      	mov	r0, r3
 8000292:	370c      	adds	r7, #12
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
	...

0800029c <fsm_auto_run_main>:
int timeRed   = 5000;
int timeYel   = 2000;
int timeGreen = 3000;


void fsm_auto_run_main() {
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	switch(main_status) {
 80002a0:	4b32      	ldr	r3, [pc, #200]	; (800036c <fsm_auto_run_main+0xd0>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	3b01      	subs	r3, #1
 80002a6:	2b03      	cmp	r3, #3
 80002a8:	d856      	bhi.n	8000358 <fsm_auto_run_main+0xbc>
 80002aa:	a201      	add	r2, pc, #4	; (adr r2, 80002b0 <fsm_auto_run_main+0x14>)
 80002ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b0:	080002c1 	.word	0x080002c1
 80002b4:	080002e1 	.word	0x080002e1
 80002b8:	08000309 	.word	0x08000309
 80002bc:	08000331 	.word	0x08000331
	case MAIN_INIT:
		turnOffMainLeds();
 80002c0:	f000 ffd6 	bl	8001270 <turnOffMainLeds>
		main_status = MAIN_RED;
 80002c4:	4b29      	ldr	r3, [pc, #164]	; (800036c <fsm_auto_run_main+0xd0>)
 80002c6:	2202      	movs	r2, #2
 80002c8:	601a      	str	r2, [r3, #0]
		mainTimeRemain = timeRed/1000;
 80002ca:	4b29      	ldr	r3, [pc, #164]	; (8000370 <fsm_auto_run_main+0xd4>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	4a29      	ldr	r2, [pc, #164]	; (8000374 <fsm_auto_run_main+0xd8>)
 80002d0:	fb82 1203 	smull	r1, r2, r2, r3
 80002d4:	1192      	asrs	r2, r2, #6
 80002d6:	17db      	asrs	r3, r3, #31
 80002d8:	1ad3      	subs	r3, r2, r3
 80002da:	4a27      	ldr	r2, [pc, #156]	; (8000378 <fsm_auto_run_main+0xdc>)
 80002dc:	6013      	str	r3, [r2, #0]

		break;
 80002de:	e042      	b.n	8000366 <fsm_auto_run_main+0xca>

	case MAIN_RED:
		redOnMain();
 80002e0:	f001 f872 	bl	80013c8 <redOnMain>
		if(mainTimeRemain <= 0 ){
 80002e4:	4b24      	ldr	r3, [pc, #144]	; (8000378 <fsm_auto_run_main+0xdc>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	dc37      	bgt.n	800035c <fsm_auto_run_main+0xc0>
			main_status = MAIN_GREEN;
 80002ec:	4b1f      	ldr	r3, [pc, #124]	; (800036c <fsm_auto_run_main+0xd0>)
 80002ee:	2204      	movs	r2, #4
 80002f0:	601a      	str	r2, [r3, #0]
			mainTimeRemain = timeGreen/1000;
 80002f2:	4b22      	ldr	r3, [pc, #136]	; (800037c <fsm_auto_run_main+0xe0>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a1f      	ldr	r2, [pc, #124]	; (8000374 <fsm_auto_run_main+0xd8>)
 80002f8:	fb82 1203 	smull	r1, r2, r2, r3
 80002fc:	1192      	asrs	r2, r2, #6
 80002fe:	17db      	asrs	r3, r3, #31
 8000300:	1ad3      	subs	r3, r2, r3
 8000302:	4a1d      	ldr	r2, [pc, #116]	; (8000378 <fsm_auto_run_main+0xdc>)
 8000304:	6013      	str	r3, [r2, #0]
		}

		break;
 8000306:	e029      	b.n	800035c <fsm_auto_run_main+0xc0>

	case MAIN_YEL:
		yellowOnMain();
 8000308:	f001 f880 	bl	800140c <yellowOnMain>
		if(mainTimeRemain <= 0 ){
 800030c:	4b1a      	ldr	r3, [pc, #104]	; (8000378 <fsm_auto_run_main+0xdc>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	2b00      	cmp	r3, #0
 8000312:	dc25      	bgt.n	8000360 <fsm_auto_run_main+0xc4>
			main_status = MAIN_RED;
 8000314:	4b15      	ldr	r3, [pc, #84]	; (800036c <fsm_auto_run_main+0xd0>)
 8000316:	2202      	movs	r2, #2
 8000318:	601a      	str	r2, [r3, #0]
			mainTimeRemain = timeRed/1000;
 800031a:	4b15      	ldr	r3, [pc, #84]	; (8000370 <fsm_auto_run_main+0xd4>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4a15      	ldr	r2, [pc, #84]	; (8000374 <fsm_auto_run_main+0xd8>)
 8000320:	fb82 1203 	smull	r1, r2, r2, r3
 8000324:	1192      	asrs	r2, r2, #6
 8000326:	17db      	asrs	r3, r3, #31
 8000328:	1ad3      	subs	r3, r2, r3
 800032a:	4a13      	ldr	r2, [pc, #76]	; (8000378 <fsm_auto_run_main+0xdc>)
 800032c:	6013      	str	r3, [r2, #0]
		}
		break;
 800032e:	e017      	b.n	8000360 <fsm_auto_run_main+0xc4>

	case MAIN_GREEN:
		greenOnMain();
 8000330:	f001 f88e 	bl	8001450 <greenOnMain>
		if(mainTimeRemain <= 0 ){
 8000334:	4b10      	ldr	r3, [pc, #64]	; (8000378 <fsm_auto_run_main+0xdc>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2b00      	cmp	r3, #0
 800033a:	dc13      	bgt.n	8000364 <fsm_auto_run_main+0xc8>
			main_status = MAIN_YEL;
 800033c:	4b0b      	ldr	r3, [pc, #44]	; (800036c <fsm_auto_run_main+0xd0>)
 800033e:	2203      	movs	r2, #3
 8000340:	601a      	str	r2, [r3, #0]
			mainTimeRemain = timeYel/1000;
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <fsm_auto_run_main+0xe4>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4a0b      	ldr	r2, [pc, #44]	; (8000374 <fsm_auto_run_main+0xd8>)
 8000348:	fb82 1203 	smull	r1, r2, r2, r3
 800034c:	1192      	asrs	r2, r2, #6
 800034e:	17db      	asrs	r3, r3, #31
 8000350:	1ad3      	subs	r3, r2, r3
 8000352:	4a09      	ldr	r2, [pc, #36]	; (8000378 <fsm_auto_run_main+0xdc>)
 8000354:	6013      	str	r3, [r2, #0]
		}
		break;
 8000356:	e005      	b.n	8000364 <fsm_auto_run_main+0xc8>

	default:
		break;
 8000358:	bf00      	nop
 800035a:	e004      	b.n	8000366 <fsm_auto_run_main+0xca>
		break;
 800035c:	bf00      	nop
 800035e:	e002      	b.n	8000366 <fsm_auto_run_main+0xca>
		break;
 8000360:	bf00      	nop
 8000362:	e000      	b.n	8000366 <fsm_auto_run_main+0xca>
		break;
 8000364:	bf00      	nop
	}
}
 8000366:	bf00      	nop
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	200000a0 	.word	0x200000a0
 8000370:	20000000 	.word	0x20000000
 8000374:	10624dd3 	.word	0x10624dd3
 8000378:	200000d4 	.word	0x200000d4
 800037c:	20000008 	.word	0x20000008
 8000380:	20000004 	.word	0x20000004

08000384 <fsm_auto_run_sub>:

void fsm_auto_run_sub() {
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	switch(sub_status) {
 8000388:	4b32      	ldr	r3, [pc, #200]	; (8000454 <fsm_auto_run_sub+0xd0>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	3b0b      	subs	r3, #11
 800038e:	2b03      	cmp	r3, #3
 8000390:	d856      	bhi.n	8000440 <fsm_auto_run_sub+0xbc>
 8000392:	a201      	add	r2, pc, #4	; (adr r2, 8000398 <fsm_auto_run_sub+0x14>)
 8000394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000398:	080003a9 	.word	0x080003a9
 800039c:	080003c9 	.word	0x080003c9
 80003a0:	080003f1 	.word	0x080003f1
 80003a4:	08000419 	.word	0x08000419
	case SUB_INIT:
		turnOffSubLeds();
 80003a8:	f000 ff88 	bl	80012bc <turnOffSubLeds>
		sub_status = SUB_GREEN;
 80003ac:	4b29      	ldr	r3, [pc, #164]	; (8000454 <fsm_auto_run_sub+0xd0>)
 80003ae:	220e      	movs	r2, #14
 80003b0:	601a      	str	r2, [r3, #0]
		subTimeRemain = timeGreen/1000;
 80003b2:	4b29      	ldr	r3, [pc, #164]	; (8000458 <fsm_auto_run_sub+0xd4>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a29      	ldr	r2, [pc, #164]	; (800045c <fsm_auto_run_sub+0xd8>)
 80003b8:	fb82 1203 	smull	r1, r2, r2, r3
 80003bc:	1192      	asrs	r2, r2, #6
 80003be:	17db      	asrs	r3, r3, #31
 80003c0:	1ad3      	subs	r3, r2, r3
 80003c2:	4a27      	ldr	r2, [pc, #156]	; (8000460 <fsm_auto_run_sub+0xdc>)
 80003c4:	6013      	str	r3, [r2, #0]

		break;
 80003c6:	e042      	b.n	800044e <fsm_auto_run_sub+0xca>
	case SUB_RED:
		redOnSub();
 80003c8:	f001 f864 	bl	8001494 <redOnSub>
		if(subTimeRemain <= 0 ){
 80003cc:	4b24      	ldr	r3, [pc, #144]	; (8000460 <fsm_auto_run_sub+0xdc>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	dc37      	bgt.n	8000444 <fsm_auto_run_sub+0xc0>
			sub_status = SUB_GREEN;
 80003d4:	4b1f      	ldr	r3, [pc, #124]	; (8000454 <fsm_auto_run_sub+0xd0>)
 80003d6:	220e      	movs	r2, #14
 80003d8:	601a      	str	r2, [r3, #0]
			subTimeRemain = timeGreen/1000;
 80003da:	4b1f      	ldr	r3, [pc, #124]	; (8000458 <fsm_auto_run_sub+0xd4>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a1f      	ldr	r2, [pc, #124]	; (800045c <fsm_auto_run_sub+0xd8>)
 80003e0:	fb82 1203 	smull	r1, r2, r2, r3
 80003e4:	1192      	asrs	r2, r2, #6
 80003e6:	17db      	asrs	r3, r3, #31
 80003e8:	1ad3      	subs	r3, r2, r3
 80003ea:	4a1d      	ldr	r2, [pc, #116]	; (8000460 <fsm_auto_run_sub+0xdc>)
 80003ec:	6013      	str	r3, [r2, #0]
		}

		break;
 80003ee:	e029      	b.n	8000444 <fsm_auto_run_sub+0xc0>
	case SUB_YEL:
		yellowOnSub();
 80003f0:	f001 f876 	bl	80014e0 <yellowOnSub>
		if(subTimeRemain <= 0 ){
 80003f4:	4b1a      	ldr	r3, [pc, #104]	; (8000460 <fsm_auto_run_sub+0xdc>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	dc25      	bgt.n	8000448 <fsm_auto_run_sub+0xc4>
			sub_status = SUB_RED;
 80003fc:	4b15      	ldr	r3, [pc, #84]	; (8000454 <fsm_auto_run_sub+0xd0>)
 80003fe:	220c      	movs	r2, #12
 8000400:	601a      	str	r2, [r3, #0]
			subTimeRemain = timeRed/1000;
 8000402:	4b18      	ldr	r3, [pc, #96]	; (8000464 <fsm_auto_run_sub+0xe0>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4a15      	ldr	r2, [pc, #84]	; (800045c <fsm_auto_run_sub+0xd8>)
 8000408:	fb82 1203 	smull	r1, r2, r2, r3
 800040c:	1192      	asrs	r2, r2, #6
 800040e:	17db      	asrs	r3, r3, #31
 8000410:	1ad3      	subs	r3, r2, r3
 8000412:	4a13      	ldr	r2, [pc, #76]	; (8000460 <fsm_auto_run_sub+0xdc>)
 8000414:	6013      	str	r3, [r2, #0]
		}

		break;
 8000416:	e017      	b.n	8000448 <fsm_auto_run_sub+0xc4>
	case SUB_GREEN:
		greenOnSub();
 8000418:	f001 f888 	bl	800152c <greenOnSub>
		if(subTimeRemain <= 0 ){
 800041c:	4b10      	ldr	r3, [pc, #64]	; (8000460 <fsm_auto_run_sub+0xdc>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	2b00      	cmp	r3, #0
 8000422:	dc13      	bgt.n	800044c <fsm_auto_run_sub+0xc8>
			sub_status = SUB_YEL;
 8000424:	4b0b      	ldr	r3, [pc, #44]	; (8000454 <fsm_auto_run_sub+0xd0>)
 8000426:	220d      	movs	r2, #13
 8000428:	601a      	str	r2, [r3, #0]
			subTimeRemain = timeYel/1000;
 800042a:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <fsm_auto_run_sub+0xe4>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	4a0b      	ldr	r2, [pc, #44]	; (800045c <fsm_auto_run_sub+0xd8>)
 8000430:	fb82 1203 	smull	r1, r2, r2, r3
 8000434:	1192      	asrs	r2, r2, #6
 8000436:	17db      	asrs	r3, r3, #31
 8000438:	1ad3      	subs	r3, r2, r3
 800043a:	4a09      	ldr	r2, [pc, #36]	; (8000460 <fsm_auto_run_sub+0xdc>)
 800043c:	6013      	str	r3, [r2, #0]
		}

		break;
 800043e:	e005      	b.n	800044c <fsm_auto_run_sub+0xc8>
	default:
		break;
 8000440:	bf00      	nop
 8000442:	e004      	b.n	800044e <fsm_auto_run_sub+0xca>
		break;
 8000444:	bf00      	nop
 8000446:	e002      	b.n	800044e <fsm_auto_run_sub+0xca>
		break;
 8000448:	bf00      	nop
 800044a:	e000      	b.n	800044e <fsm_auto_run_sub+0xca>
		break;
 800044c:	bf00      	nop
	}
}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	200000a4 	.word	0x200000a4
 8000458:	20000008 	.word	0x20000008
 800045c:	10624dd3 	.word	0x10624dd3
 8000460:	200000d8 	.word	0x200000d8
 8000464:	20000000 	.word	0x20000000
 8000468:	20000004 	.word	0x20000004

0800046c <fsm_auto_run>:

void fsm_auto_run() {
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
		fsm_auto_run_main();
 8000470:	f7ff ff14 	bl	800029c <fsm_auto_run_main>
		fsm_auto_run_sub();
 8000474:	f7ff ff86 	bl	8000384 <fsm_auto_run_sub>
}
 8000478:	bf00      	nop
 800047a:	bd80      	pop	{r7, pc}

0800047c <fsm_manual_run>:
#include "sw_timer.h"
#include "mode_control.h"
#include "set7SEG.h"
int manual_status = 0;

void fsm_manual_run() {
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	switch(manual_status) {
 8000480:	4b22      	ldr	r3, [pc, #136]	; (800050c <fsm_manual_run+0x90>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b18      	cmp	r3, #24
 8000486:	d020      	beq.n	80004ca <fsm_manual_run+0x4e>
 8000488:	2b18      	cmp	r3, #24
 800048a:	dc2b      	bgt.n	80004e4 <fsm_manual_run+0x68>
 800048c:	2b16      	cmp	r3, #22
 800048e:	d002      	beq.n	8000496 <fsm_manual_run+0x1a>
 8000490:	2b17      	cmp	r3, #23
 8000492:	d00d      	beq.n	80004b0 <fsm_manual_run+0x34>
		greenOnMain();
		greenOnSub();
		updateCountTime(tempGreen,tempGreen);
		break;
	default:
		break;
 8000494:	e026      	b.n	80004e4 <fsm_manual_run+0x68>
		redOnMain();
 8000496:	f000 ff97 	bl	80013c8 <redOnMain>
		redOnSub();
 800049a:	f000 fffb 	bl	8001494 <redOnSub>
		updateCountTime(tempRed,tempRed);
 800049e:	4b1c      	ldr	r3, [pc, #112]	; (8000510 <fsm_manual_run+0x94>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4a1b      	ldr	r2, [pc, #108]	; (8000510 <fsm_manual_run+0x94>)
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	4611      	mov	r1, r2
 80004a8:	4618      	mov	r0, r3
 80004aa:	f000 fe01 	bl	80010b0 <updateCountTime>
		break;
 80004ae:	e01a      	b.n	80004e6 <fsm_manual_run+0x6a>
		yellowOnMain();
 80004b0:	f000 ffac 	bl	800140c <yellowOnMain>
		yellowOnSub();
 80004b4:	f001 f814 	bl	80014e0 <yellowOnSub>
		updateCountTime(tempYel, tempYel);
 80004b8:	4b16      	ldr	r3, [pc, #88]	; (8000514 <fsm_manual_run+0x98>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a15      	ldr	r2, [pc, #84]	; (8000514 <fsm_manual_run+0x98>)
 80004be:	6812      	ldr	r2, [r2, #0]
 80004c0:	4611      	mov	r1, r2
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 fdf4 	bl	80010b0 <updateCountTime>
		break;
 80004c8:	e00d      	b.n	80004e6 <fsm_manual_run+0x6a>
		greenOnMain();
 80004ca:	f000 ffc1 	bl	8001450 <greenOnMain>
		greenOnSub();
 80004ce:	f001 f82d 	bl	800152c <greenOnSub>
		updateCountTime(tempGreen,tempGreen);
 80004d2:	4b11      	ldr	r3, [pc, #68]	; (8000518 <fsm_manual_run+0x9c>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	4a10      	ldr	r2, [pc, #64]	; (8000518 <fsm_manual_run+0x9c>)
 80004d8:	6812      	ldr	r2, [r2, #0]
 80004da:	4611      	mov	r1, r2
 80004dc:	4618      	mov	r0, r3
 80004de:	f000 fde7 	bl	80010b0 <updateCountTime>
		break;
 80004e2:	e000      	b.n	80004e6 <fsm_manual_run+0x6a>
		break;
 80004e4:	bf00      	nop
	}
	//updateManualTime();

    if (timeNoReactMs == 0) {
 80004e6:	4b0d      	ldr	r3, [pc, #52]	; (800051c <fsm_manual_run+0xa0>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d108      	bne.n	8000500 <fsm_manual_run+0x84>
        mode = MODE_AUTO;
 80004ee:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <fsm_manual_run+0xa4>)
 80004f0:	2265      	movs	r2, #101	; 0x65
 80004f2:	601a      	str	r2, [r3, #0]
        main_status = MAIN_INIT;
 80004f4:	4b0b      	ldr	r3, [pc, #44]	; (8000524 <fsm_manual_run+0xa8>)
 80004f6:	2201      	movs	r2, #1
 80004f8:	601a      	str	r2, [r3, #0]
        sub_status  = SUB_INIT;
 80004fa:	4b0b      	ldr	r3, [pc, #44]	; (8000528 <fsm_manual_run+0xac>)
 80004fc:	220b      	movs	r2, #11
 80004fe:	601a      	str	r2, [r3, #0]
    }

	updateManualTime();
 8000500:	f000 fa5c 	bl	80009bc <updateManualTime>
	saveManualTime();
 8000504:	f000 faca 	bl	8000a9c <saveManualTime>

}
 8000508:	bf00      	nop
 800050a:	bd80      	pop	{r7, pc}
 800050c:	200000a8 	.word	0x200000a8
 8000510:	200000b0 	.word	0x200000b0
 8000514:	200000b4 	.word	0x200000b4
 8000518:	200000b8 	.word	0x200000b8
 800051c:	200000cc 	.word	0x200000cc
 8000520:	200000ac 	.word	0x200000ac
 8000524:	200000a0 	.word	0x200000a0
 8000528:	200000a4 	.word	0x200000a4

0800052c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000530:	f001 f996 	bl	8001860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000534:	f000 f862 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000538:	f000 f8e8 	bl	800070c <MX_GPIO_Init>
  MX_TIM2_Init();
 800053c:	f000 f89a 	bl	8000674 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SCH_Add_Task(task_toggleTest, 0, 100);
 8000540:	2264      	movs	r2, #100	; 0x64
 8000542:	2100      	movs	r1, #0
 8000544:	481f      	ldr	r0, [pc, #124]	; (80005c4 <main+0x98>)
 8000546:	f000 fb5f 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_blinkToggle,0, 50);
 800054a:	2232      	movs	r2, #50	; 0x32
 800054c:	2100      	movs	r1, #0
 800054e:	481e      	ldr	r0, [pc, #120]	; (80005c8 <main+0x9c>)
 8000550:	f000 fb5a 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_readButton, 0, 1);
 8000554:	2201      	movs	r2, #1
 8000556:	2100      	movs	r1, #0
 8000558:	481c      	ldr	r0, [pc, #112]	; (80005cc <main+0xa0>)
 800055a:	f000 fb55 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_checkMode, 0, 1);
 800055e:	2201      	movs	r2, #1
 8000560:	2100      	movs	r1, #0
 8000562:	481b      	ldr	r0, [pc, #108]	; (80005d0 <main+0xa4>)
 8000564:	f000 fb50 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_fsmAutoRun, 0, 1);
 8000568:	2201      	movs	r2, #1
 800056a:	2100      	movs	r1, #0
 800056c:	4819      	ldr	r0, [pc, #100]	; (80005d4 <main+0xa8>)
 800056e:	f000 fb4b 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_fsmManualRun, 0, 1);
 8000572:	2201      	movs	r2, #1
 8000574:	2100      	movs	r1, #0
 8000576:	4818      	ldr	r0, [pc, #96]	; (80005d8 <main+0xac>)
 8000578:	f000 fb46 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_display7SEG, 0, 17);
 800057c:	2211      	movs	r2, #17
 800057e:	2100      	movs	r1, #0
 8000580:	4816      	ldr	r0, [pc, #88]	; (80005dc <main+0xb0>)
 8000582:	f000 fb41 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_updateCountdown, 0, 100);
 8000586:	2264      	movs	r2, #100	; 0x64
 8000588:	2100      	movs	r1, #0
 800058a:	4815      	ldr	r0, [pc, #84]	; (80005e0 <main+0xb4>)
 800058c:	f000 fb3c 	bl	8000c08 <SCH_Add_Task>
  SCH_Add_Task(task_checkNoReact, 0, 10);
 8000590:	220a      	movs	r2, #10
 8000592:	2100      	movs	r1, #0
 8000594:	4813      	ldr	r0, [pc, #76]	; (80005e4 <main+0xb8>)
 8000596:	f000 fb37 	bl	8000c08 <SCH_Add_Task>
  initAllButtons();
 800059a:	f7ff fe4d 	bl	8000238 <initAllButtons>
  HAL_TIM_Base_Start_IT(&htim2);
 800059e:	4812      	ldr	r0, [pc, #72]	; (80005e8 <main+0xbc>)
 80005a0:	f002 f8bc 	bl	800271c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  main_status = MAIN_INIT;
 80005a4:	4b11      	ldr	r3, [pc, #68]	; (80005ec <main+0xc0>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	601a      	str	r2, [r3, #0]
  sub_status  = SUB_INIT;
 80005aa:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <main+0xc4>)
 80005ac:	220b      	movs	r2, #11
 80005ae:	601a      	str	r2, [r3, #0]
  mode = MODE_AUTO;
 80005b0:	4b10      	ldr	r3, [pc, #64]	; (80005f4 <main+0xc8>)
 80005b2:	2265      	movs	r2, #101	; 0x65
 80005b4:	601a      	str	r2, [r3, #0]
  led_idx = 0;
 80005b6:	4b10      	ldr	r3, [pc, #64]	; (80005f8 <main+0xcc>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]

  while (1)
  {
	  SCH_Dispatch();
 80005bc:	f000 fba6 	bl	8000d0c <SCH_Dispatch>

	 __WFI();
 80005c0:	bf30      	wfi
	  SCH_Dispatch();
 80005c2:	e7fb      	b.n	80005bc <main+0x90>
 80005c4:	080017dd 	.word	0x080017dd
 80005c8:	08001701 	.word	0x08001701
 80005cc:	08001771 	.word	0x08001771
 80005d0:	08001799 	.word	0x08001799
 80005d4:	08001741 	.word	0x08001741
 80005d8:	08001759 	.word	0x08001759
 80005dc:	080017a5 	.word	0x080017a5
 80005e0:	080017d1 	.word	0x080017d1
 80005e4:	080017f1 	.word	0x080017f1
 80005e8:	20000124 	.word	0x20000124
 80005ec:	200000a0 	.word	0x200000a0
 80005f0:	200000a4 	.word	0x200000a4
 80005f4:	200000ac 	.word	0x200000ac
 80005f8:	200000d0 	.word	0x200000d0

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b090      	sub	sp, #64	; 0x40
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0318 	add.w	r3, r7, #24
 8000606:	2228      	movs	r2, #40	; 0x28
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f002 fc4c 	bl	8002ea8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800061e:	2302      	movs	r3, #2
 8000620:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000622:	2301      	movs	r3, #1
 8000624:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000626:	2310      	movs	r3, #16
 8000628:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800062a:	2300      	movs	r3, #0
 800062c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062e:	f107 0318 	add.w	r3, r7, #24
 8000632:	4618      	mov	r0, r3
 8000634:	f001 fc46 	bl	8001ec4 <HAL_RCC_OscConfig>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800063e:	f000 f8d8 	bl	80007f2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000642:	230f      	movs	r3, #15
 8000644:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000646:	2300      	movs	r3, #0
 8000648:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f001 feb2 	bl	80023c4 <HAL_RCC_ClockConfig>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000666:	f000 f8c4 	bl	80007f2 <Error_Handler>
  }
}
 800066a:	bf00      	nop
 800066c:	3740      	adds	r7, #64	; 0x40
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
	...

08000674 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800067a:	f107 0308 	add.w	r3, r7, #8
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000688:	463b      	mov	r3, r7
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000690:	4b1d      	ldr	r3, [pc, #116]	; (8000708 <MX_TIM2_Init+0x94>)
 8000692:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000696:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000698:	4b1b      	ldr	r3, [pc, #108]	; (8000708 <MX_TIM2_Init+0x94>)
 800069a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800069e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a0:	4b19      	ldr	r3, [pc, #100]	; (8000708 <MX_TIM2_Init+0x94>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80006a6:	4b18      	ldr	r3, [pc, #96]	; (8000708 <MX_TIM2_Init+0x94>)
 80006a8:	2209      	movs	r2, #9
 80006aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ac:	4b16      	ldr	r3, [pc, #88]	; (8000708 <MX_TIM2_Init+0x94>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006b2:	4b15      	ldr	r3, [pc, #84]	; (8000708 <MX_TIM2_Init+0x94>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006b8:	4813      	ldr	r0, [pc, #76]	; (8000708 <MX_TIM2_Init+0x94>)
 80006ba:	f001 ffdf 	bl	800267c <HAL_TIM_Base_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80006c4:	f000 f895 	bl	80007f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006ce:	f107 0308 	add.w	r3, r7, #8
 80006d2:	4619      	mov	r1, r3
 80006d4:	480c      	ldr	r0, [pc, #48]	; (8000708 <MX_TIM2_Init+0x94>)
 80006d6:	f002 f95d 	bl	8002994 <HAL_TIM_ConfigClockSource>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80006e0:	f000 f887 	bl	80007f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006e4:	2300      	movs	r3, #0
 80006e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e8:	2300      	movs	r3, #0
 80006ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006ec:	463b      	mov	r3, r7
 80006ee:	4619      	mov	r1, r3
 80006f0:	4805      	ldr	r0, [pc, #20]	; (8000708 <MX_TIM2_Init+0x94>)
 80006f2:	f002 fb35 	bl	8002d60 <HAL_TIMEx_MasterConfigSynchronization>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80006fc:	f000 f879 	bl	80007f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	3718      	adds	r7, #24
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000124 	.word	0x20000124

0800070c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	f107 0308 	add.w	r3, r7, #8
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000720:	4b29      	ldr	r3, [pc, #164]	; (80007c8 <MX_GPIO_Init+0xbc>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	4a28      	ldr	r2, [pc, #160]	; (80007c8 <MX_GPIO_Init+0xbc>)
 8000726:	f043 0304 	orr.w	r3, r3, #4
 800072a:	6193      	str	r3, [r2, #24]
 800072c:	4b26      	ldr	r3, [pc, #152]	; (80007c8 <MX_GPIO_Init+0xbc>)
 800072e:	699b      	ldr	r3, [r3, #24]
 8000730:	f003 0304 	and.w	r3, r3, #4
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000738:	4b23      	ldr	r3, [pc, #140]	; (80007c8 <MX_GPIO_Init+0xbc>)
 800073a:	699b      	ldr	r3, [r3, #24]
 800073c:	4a22      	ldr	r2, [pc, #136]	; (80007c8 <MX_GPIO_Init+0xbc>)
 800073e:	f043 0308 	orr.w	r3, r3, #8
 8000742:	6193      	str	r3, [r2, #24]
 8000744:	4b20      	ldr	r3, [pc, #128]	; (80007c8 <MX_GPIO_Init+0xbc>)
 8000746:	699b      	ldr	r3, [r3, #24]
 8000748:	f003 0308 	and.w	r3, r3, #8
 800074c:	603b      	str	r3, [r7, #0]
 800074e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED_TEST_Pin|YEL_LED_TEST_Pin|GREEN_LED_TEST_Pin|RED1_Pin
 8000750:	2200      	movs	r2, #0
 8000752:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8000756:	481d      	ldr	r0, [pc, #116]	; (80007cc <MX_GPIO_Init+0xc0>)
 8000758:	f001 fb83 	bl	8001e62 <HAL_GPIO_WritePin>
                          |YEL1_Pin|GREEN1_Pin|RED3_Pin|YEL3_Pin
                          |GREEN3_Pin|RED2_Pin|YEL2_Pin|GREEN2_Pin
                          |RED4_Pin|YEL4_Pin|GREEN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_a_Pin|LED_b_Pin|LED_c_Pin|EN1_Pin
 800075c:	2200      	movs	r2, #0
 800075e:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8000762:	481b      	ldr	r0, [pc, #108]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000764:	f001 fb7d 	bl	8001e62 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RED_LED_TEST_Pin YEL_LED_TEST_Pin GREEN_LED_TEST_Pin RED1_Pin
                           YEL1_Pin GREEN1_Pin RED3_Pin YEL3_Pin
                           GREEN3_Pin RED2_Pin YEL2_Pin GREEN2_Pin
                           RED4_Pin YEL4_Pin GREEN4_Pin */
  GPIO_InitStruct.Pin = RED_LED_TEST_Pin|YEL_LED_TEST_Pin|GREEN_LED_TEST_Pin|RED1_Pin
 8000768:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800076c:	60bb      	str	r3, [r7, #8]
                          |YEL1_Pin|GREEN1_Pin|RED3_Pin|YEL3_Pin
                          |GREEN3_Pin|RED2_Pin|YEL2_Pin|GREEN2_Pin
                          |RED4_Pin|YEL4_Pin|GREEN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076e:	2301      	movs	r3, #1
 8000770:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000776:	2302      	movs	r3, #2
 8000778:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077a:	f107 0308 	add.w	r3, r7, #8
 800077e:	4619      	mov	r1, r3
 8000780:	4812      	ldr	r0, [pc, #72]	; (80007cc <MX_GPIO_Init+0xc0>)
 8000782:	f001 f9dd 	bl	8001b40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_a_Pin LED_b_Pin LED_c_Pin EN1_Pin
                           EN2_Pin EN3_Pin EN4_Pin EN5_Pin
                           EN6_Pin LED_d_Pin LED_e_Pin LED_f_Pin
                           LED_g_Pin */
  GPIO_InitStruct.Pin = LED_a_Pin|LED_b_Pin|LED_c_Pin|EN1_Pin
 8000786:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 800078a:	60bb      	str	r3, [r7, #8]
                          |EN2_Pin|EN3_Pin|EN4_Pin|EN5_Pin
                          |EN6_Pin|LED_d_Pin|LED_e_Pin|LED_f_Pin
                          |LED_g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078c:	2301      	movs	r3, #1
 800078e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000794:	2302      	movs	r3, #2
 8000796:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000798:	f107 0308 	add.w	r3, r7, #8
 800079c:	4619      	mov	r1, r3
 800079e:	480c      	ldr	r0, [pc, #48]	; (80007d0 <MX_GPIO_Init+0xc4>)
 80007a0:	f001 f9ce 	bl	8001b40 <HAL_GPIO_Init>

  /*Configure GPIO pins : but_1_Pin but_2_Pin but_3_Pin */
  GPIO_InitStruct.Pin = but_1_Pin|but_2_Pin|but_3_Pin;
 80007a4:	f44f 7360 	mov.w	r3, #896	; 0x380
 80007a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007aa:	2300      	movs	r3, #0
 80007ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ae:	2301      	movs	r3, #1
 80007b0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b2:	f107 0308 	add.w	r3, r7, #8
 80007b6:	4619      	mov	r1, r3
 80007b8:	4805      	ldr	r0, [pc, #20]	; (80007d0 <MX_GPIO_Init+0xc4>)
 80007ba:	f001 f9c1 	bl	8001b40 <HAL_GPIO_Init>

}
 80007be:	bf00      	nop
 80007c0:	3718      	adds	r7, #24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000
 80007cc:	40010800 	.word	0x40010800
 80007d0:	40010c00 	.word	0x40010c00

080007d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
		if (htim->Instance == TIM2) {
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80007e4:	d101      	bne.n	80007ea <HAL_TIM_PeriodElapsedCallback+0x16>
			SCH_Update();
 80007e6:	f000 fa6f 	bl	8000cc8 <SCH_Update>
		}
	}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f6:	b672      	cpsid	i
}
 80007f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007fa:	e7fe      	b.n	80007fa <Error_Handler+0x8>

080007fc <switchManualState>:
int backupRed = 0;
int backupYel = 0;
int backupGreen = 0;
uint8_t isEditted;

void switchManualState() {
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
	if(manual_status == MAN_RED) manual_status = MAN_YEL;
 8000800:	4b10      	ldr	r3, [pc, #64]	; (8000844 <switchManualState+0x48>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b16      	cmp	r3, #22
 8000806:	d103      	bne.n	8000810 <switchManualState+0x14>
 8000808:	4b0e      	ldr	r3, [pc, #56]	; (8000844 <switchManualState+0x48>)
 800080a:	2217      	movs	r2, #23
 800080c:	601a      	str	r2, [r3, #0]
	else if (manual_status == MAN_GREEN) {
		mode = MODE_AUTO;
		main_status = MAIN_INIT;
		sub_status = SUB_INIT;
	}
}
 800080e:	e014      	b.n	800083a <switchManualState+0x3e>
	else if (manual_status == MAN_YEL) manual_status = MAN_GREEN;
 8000810:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <switchManualState+0x48>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2b17      	cmp	r3, #23
 8000816:	d103      	bne.n	8000820 <switchManualState+0x24>
 8000818:	4b0a      	ldr	r3, [pc, #40]	; (8000844 <switchManualState+0x48>)
 800081a:	2218      	movs	r2, #24
 800081c:	601a      	str	r2, [r3, #0]
}
 800081e:	e00c      	b.n	800083a <switchManualState+0x3e>
	else if (manual_status == MAN_GREEN) {
 8000820:	4b08      	ldr	r3, [pc, #32]	; (8000844 <switchManualState+0x48>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b18      	cmp	r3, #24
 8000826:	d108      	bne.n	800083a <switchManualState+0x3e>
		mode = MODE_AUTO;
 8000828:	4b07      	ldr	r3, [pc, #28]	; (8000848 <switchManualState+0x4c>)
 800082a:	2265      	movs	r2, #101	; 0x65
 800082c:	601a      	str	r2, [r3, #0]
		main_status = MAIN_INIT;
 800082e:	4b07      	ldr	r3, [pc, #28]	; (800084c <switchManualState+0x50>)
 8000830:	2201      	movs	r2, #1
 8000832:	601a      	str	r2, [r3, #0]
		sub_status = SUB_INIT;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <switchManualState+0x54>)
 8000836:	220b      	movs	r2, #11
 8000838:	601a      	str	r2, [r3, #0]
}
 800083a:	bf00      	nop
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	200000a8 	.word	0x200000a8
 8000848:	200000ac 	.word	0x200000ac
 800084c:	200000a0 	.word	0x200000a0
 8000850:	200000a4 	.word	0x200000a4

08000854 <clamp>:

int clamp(int value){
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	if(value < 1) return 1;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	dc01      	bgt.n	8000866 <clamp+0x12>
 8000862:	2301      	movs	r3, #1
 8000864:	e005      	b.n	8000872 <clamp+0x1e>
	if(value > 99) return 1;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2b63      	cmp	r3, #99	; 0x63
 800086a:	dd01      	ble.n	8000870 <clamp+0x1c>
 800086c:	2301      	movs	r3, #1
 800086e:	e000      	b.n	8000872 <clamp+0x1e>
	return value;
 8000870:	687b      	ldr	r3, [r7, #4]
}
 8000872:	4618      	mov	r0, r3
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr

0800087c <entryState>:

void entryState(int state) {
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
	manual_status = state;
 8000884:	4a1c      	ldr	r2, [pc, #112]	; (80008f8 <entryState+0x7c>)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	6013      	str	r3, [r2, #0]

	tempRed   = timeRed / 1000;
 800088a:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <entryState+0x80>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a1c      	ldr	r2, [pc, #112]	; (8000900 <entryState+0x84>)
 8000890:	fb82 1203 	smull	r1, r2, r2, r3
 8000894:	1192      	asrs	r2, r2, #6
 8000896:	17db      	asrs	r3, r3, #31
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	4a1a      	ldr	r2, [pc, #104]	; (8000904 <entryState+0x88>)
 800089c:	6013      	str	r3, [r2, #0]
	tempYel   = timeYel / 1000;
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <entryState+0x8c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a17      	ldr	r2, [pc, #92]	; (8000900 <entryState+0x84>)
 80008a4:	fb82 1203 	smull	r1, r2, r2, r3
 80008a8:	1192      	asrs	r2, r2, #6
 80008aa:	17db      	asrs	r3, r3, #31
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	4a17      	ldr	r2, [pc, #92]	; (800090c <entryState+0x90>)
 80008b0:	6013      	str	r3, [r2, #0]
	tempGreen = timeGreen / 1000;
 80008b2:	4b17      	ldr	r3, [pc, #92]	; (8000910 <entryState+0x94>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a12      	ldr	r2, [pc, #72]	; (8000900 <entryState+0x84>)
 80008b8:	fb82 1203 	smull	r1, r2, r2, r3
 80008bc:	1192      	asrs	r2, r2, #6
 80008be:	17db      	asrs	r3, r3, #31
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	4a14      	ldr	r2, [pc, #80]	; (8000914 <entryState+0x98>)
 80008c4:	6013      	str	r3, [r2, #0]

	backupRed = tempRed;
 80008c6:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <entryState+0x88>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a13      	ldr	r2, [pc, #76]	; (8000918 <entryState+0x9c>)
 80008cc:	6013      	str	r3, [r2, #0]
	backupYel = tempYel;
 80008ce:	4b0f      	ldr	r3, [pc, #60]	; (800090c <entryState+0x90>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4a12      	ldr	r2, [pc, #72]	; (800091c <entryState+0xa0>)
 80008d4:	6013      	str	r3, [r2, #0]
	backupGreen = tempGreen;
 80008d6:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <entryState+0x98>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4a11      	ldr	r2, [pc, #68]	; (8000920 <entryState+0xa4>)
 80008dc:	6013      	str	r3, [r2, #0]

	isEditted = 0;
 80008de:	4b11      	ldr	r3, [pc, #68]	; (8000924 <entryState+0xa8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	701a      	strb	r2, [r3, #0]

	timeNoReactMs = 1000;
 80008e4:	4b10      	ldr	r3, [pc, #64]	; (8000928 <entryState+0xac>)
 80008e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ea:	601a      	str	r2, [r3, #0]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	200000a8 	.word	0x200000a8
 80008fc:	20000000 	.word	0x20000000
 8000900:	10624dd3 	.word	0x10624dd3
 8000904:	200000b0 	.word	0x200000b0
 8000908:	20000004 	.word	0x20000004
 800090c:	200000b4 	.word	0x200000b4
 8000910:	20000008 	.word	0x20000008
 8000914:	200000b8 	.word	0x200000b8
 8000918:	200000bc 	.word	0x200000bc
 800091c:	200000c0 	.word	0x200000c0
 8000920:	200000c4 	.word	0x200000c4
 8000924:	2000016c 	.word	0x2000016c
 8000928:	200000cc 	.word	0x200000cc

0800092c <restoreBackup>:

void restoreBackup() {
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
	tempRed = backupRed;
 8000930:	4b09      	ldr	r3, [pc, #36]	; (8000958 <restoreBackup+0x2c>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a09      	ldr	r2, [pc, #36]	; (800095c <restoreBackup+0x30>)
 8000936:	6013      	str	r3, [r2, #0]
	tempYel = backupYel;
 8000938:	4b09      	ldr	r3, [pc, #36]	; (8000960 <restoreBackup+0x34>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a09      	ldr	r2, [pc, #36]	; (8000964 <restoreBackup+0x38>)
 800093e:	6013      	str	r3, [r2, #0]
	tempGreen = backupGreen;
 8000940:	4b09      	ldr	r3, [pc, #36]	; (8000968 <restoreBackup+0x3c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a09      	ldr	r2, [pc, #36]	; (800096c <restoreBackup+0x40>)
 8000946:	6013      	str	r3, [r2, #0]

	isEditted = 0;
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <restoreBackup+0x44>)
 800094a:	2200      	movs	r2, #0
 800094c:	701a      	strb	r2, [r3, #0]
}
 800094e:	bf00      	nop
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	200000bc 	.word	0x200000bc
 800095c:	200000b0 	.word	0x200000b0
 8000960:	200000c0 	.word	0x200000c0
 8000964:	200000b4 	.word	0x200000b4
 8000968:	200000c4 	.word	0x200000c4
 800096c:	200000b8 	.word	0x200000b8
 8000970:	2000016c 	.word	0x2000016c

08000974 <checkMode>:

void checkMode() {
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
	if(isButtonPressed(&button1)) {
 8000978:	480d      	ldr	r0, [pc, #52]	; (80009b0 <checkMode+0x3c>)
 800097a:	f7ff fc7b 	bl	8000274 <isButtonPressed>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d012      	beq.n	80009aa <checkMode+0x36>
		if(mode == MODE_AUTO){
 8000984:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <checkMode+0x40>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	2b65      	cmp	r3, #101	; 0x65
 800098a:	d106      	bne.n	800099a <checkMode+0x26>
			mode = MODE_MANUAL;
 800098c:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <checkMode+0x40>)
 800098e:	2266      	movs	r2, #102	; 0x66
 8000990:	601a      	str	r2, [r3, #0]

			entryState(MAN_RED);
 8000992:	2016      	movs	r0, #22
 8000994:	f7ff ff72 	bl	800087c <entryState>
				restoreBackup();
			}
			switchManualState();
		}
	}
}
 8000998:	e007      	b.n	80009aa <checkMode+0x36>
			if(isEditted == 1) {
 800099a:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <checkMode+0x44>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d101      	bne.n	80009a6 <checkMode+0x32>
				restoreBackup();
 80009a2:	f7ff ffc3 	bl	800092c <restoreBackup>
			switchManualState();
 80009a6:	f7ff ff29 	bl	80007fc <switchManualState>
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000110 	.word	0x20000110
 80009b4:	200000ac 	.word	0x200000ac
 80009b8:	2000016c 	.word	0x2000016c

080009bc <updateManualTime>:

void updateManualTime() {
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
	if(isButtonPressed(&button2) && (mode == MODE_MANUAL)) {
 80009c0:	482e      	ldr	r0, [pc, #184]	; (8000a7c <updateManualTime+0xc0>)
 80009c2:	f7ff fc57 	bl	8000274 <isButtonPressed>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d055      	beq.n	8000a78 <updateManualTime+0xbc>
 80009cc:	4b2c      	ldr	r3, [pc, #176]	; (8000a80 <updateManualTime+0xc4>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b66      	cmp	r3, #102	; 0x66
 80009d2:	d151      	bne.n	8000a78 <updateManualTime+0xbc>
		isEditted = 1;
 80009d4:	4b2b      	ldr	r3, [pc, #172]	; (8000a84 <updateManualTime+0xc8>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	701a      	strb	r2, [r3, #0]

		timeNoReactMs = 1000;
 80009da:	4b2b      	ldr	r3, [pc, #172]	; (8000a88 <updateManualTime+0xcc>)
 80009dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009e0:	601a      	str	r2, [r3, #0]

		switch(manual_status) {
 80009e2:	4b2a      	ldr	r3, [pc, #168]	; (8000a8c <updateManualTime+0xd0>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2b18      	cmp	r3, #24
 80009e8:	d020      	beq.n	8000a2c <updateManualTime+0x70>
 80009ea:	2b18      	cmp	r3, #24
 80009ec:	dc2b      	bgt.n	8000a46 <updateManualTime+0x8a>
 80009ee:	2b16      	cmp	r3, #22
 80009f0:	d002      	beq.n	80009f8 <updateManualTime+0x3c>
 80009f2:	2b17      	cmp	r3, #23
 80009f4:	d00d      	beq.n	8000a12 <updateManualTime+0x56>
			tempGreen	+= 1;
			tempYel		= tempRed - tempGreen;
			break;

		default:
			break;
 80009f6:	e026      	b.n	8000a46 <updateManualTime+0x8a>
			tempRed   += 1;
 80009f8:	4b25      	ldr	r3, [pc, #148]	; (8000a90 <updateManualTime+0xd4>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	3301      	adds	r3, #1
 80009fe:	4a24      	ldr	r2, [pc, #144]	; (8000a90 <updateManualTime+0xd4>)
 8000a00:	6013      	str	r3, [r2, #0]
			tempGreen = tempRed - tempYel;
 8000a02:	4b23      	ldr	r3, [pc, #140]	; (8000a90 <updateManualTime+0xd4>)
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	4b23      	ldr	r3, [pc, #140]	; (8000a94 <updateManualTime+0xd8>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	4a22      	ldr	r2, [pc, #136]	; (8000a98 <updateManualTime+0xdc>)
 8000a0e:	6013      	str	r3, [r2, #0]
			break;
 8000a10:	e01a      	b.n	8000a48 <updateManualTime+0x8c>
			tempYel		+= 1;
 8000a12:	4b20      	ldr	r3, [pc, #128]	; (8000a94 <updateManualTime+0xd8>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4a1e      	ldr	r2, [pc, #120]	; (8000a94 <updateManualTime+0xd8>)
 8000a1a:	6013      	str	r3, [r2, #0]
			tempGreen 	= tempRed - tempYel;
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <updateManualTime+0xd4>)
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	4b1c      	ldr	r3, [pc, #112]	; (8000a94 <updateManualTime+0xd8>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	4a1c      	ldr	r2, [pc, #112]	; (8000a98 <updateManualTime+0xdc>)
 8000a28:	6013      	str	r3, [r2, #0]
			break;
 8000a2a:	e00d      	b.n	8000a48 <updateManualTime+0x8c>
			tempGreen	+= 1;
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	; (8000a98 <updateManualTime+0xdc>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	3301      	adds	r3, #1
 8000a32:	4a19      	ldr	r2, [pc, #100]	; (8000a98 <updateManualTime+0xdc>)
 8000a34:	6013      	str	r3, [r2, #0]
			tempYel		= tempRed - tempGreen;
 8000a36:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <updateManualTime+0xd4>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <updateManualTime+0xdc>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	1ad3      	subs	r3, r2, r3
 8000a40:	4a14      	ldr	r2, [pc, #80]	; (8000a94 <updateManualTime+0xd8>)
 8000a42:	6013      	str	r3, [r2, #0]
			break;
 8000a44:	e000      	b.n	8000a48 <updateManualTime+0x8c>
			break;
 8000a46:	bf00      	nop
		}
		tempRed    = clamp(tempRed);
 8000a48:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <updateManualTime+0xd4>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff ff01 	bl	8000854 <clamp>
 8000a52:	4603      	mov	r3, r0
 8000a54:	4a0e      	ldr	r2, [pc, #56]	; (8000a90 <updateManualTime+0xd4>)
 8000a56:	6013      	str	r3, [r2, #0]
		tempGreen  = clamp(tempGreen);
 8000a58:	4b0f      	ldr	r3, [pc, #60]	; (8000a98 <updateManualTime+0xdc>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fef9 	bl	8000854 <clamp>
 8000a62:	4603      	mov	r3, r0
 8000a64:	4a0c      	ldr	r2, [pc, #48]	; (8000a98 <updateManualTime+0xdc>)
 8000a66:	6013      	str	r3, [r2, #0]
		tempYel    = clamp(tempYel);
 8000a68:	4b0a      	ldr	r3, [pc, #40]	; (8000a94 <updateManualTime+0xd8>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff fef1 	bl	8000854 <clamp>
 8000a72:	4603      	mov	r3, r0
 8000a74:	4a07      	ldr	r2, [pc, #28]	; (8000a94 <updateManualTime+0xd8>)
 8000a76:	6013      	str	r3, [r2, #0]

	}
}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	200000e8 	.word	0x200000e8
 8000a80:	200000ac 	.word	0x200000ac
 8000a84:	2000016c 	.word	0x2000016c
 8000a88:	200000cc 	.word	0x200000cc
 8000a8c:	200000a8 	.word	0x200000a8
 8000a90:	200000b0 	.word	0x200000b0
 8000a94:	200000b4 	.word	0x200000b4
 8000a98:	200000b8 	.word	0x200000b8

08000a9c <saveManualTime>:

void saveManualTime(){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	if(isButtonPressed(&button3) && mode == MODE_MANUAL){
 8000aa0:	4835      	ldr	r0, [pc, #212]	; (8000b78 <saveManualTime+0xdc>)
 8000aa2:	f7ff fbe7 	bl	8000274 <isButtonPressed>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d063      	beq.n	8000b74 <saveManualTime+0xd8>
 8000aac:	4b33      	ldr	r3, [pc, #204]	; (8000b7c <saveManualTime+0xe0>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b66      	cmp	r3, #102	; 0x66
 8000ab2:	d15f      	bne.n	8000b74 <saveManualTime+0xd8>
		if(tempRed != (tempYel + tempGreen)) {
 8000ab4:	4b32      	ldr	r3, [pc, #200]	; (8000b80 <saveManualTime+0xe4>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b32      	ldr	r3, [pc, #200]	; (8000b84 <saveManualTime+0xe8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	441a      	add	r2, r3
 8000abe:	4b32      	ldr	r3, [pc, #200]	; (8000b88 <saveManualTime+0xec>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	429a      	cmp	r2, r3
 8000ac4:	d008      	beq.n	8000ad8 <saveManualTime+0x3c>
			tempRed = CONST_RED;
 8000ac6:	4b30      	ldr	r3, [pc, #192]	; (8000b88 <saveManualTime+0xec>)
 8000ac8:	2205      	movs	r2, #5
 8000aca:	601a      	str	r2, [r3, #0]
			tempYel = CONST_YEL;
 8000acc:	4b2c      	ldr	r3, [pc, #176]	; (8000b80 <saveManualTime+0xe4>)
 8000ace:	2202      	movs	r2, #2
 8000ad0:	601a      	str	r2, [r3, #0]
			tempGreen = CONST_GREEN;
 8000ad2:	4b2c      	ldr	r3, [pc, #176]	; (8000b84 <saveManualTime+0xe8>)
 8000ad4:	2203      	movs	r2, #3
 8000ad6:	601a      	str	r2, [r3, #0]
		}

		switch(manual_status) {
 8000ad8:	4b2c      	ldr	r3, [pc, #176]	; (8000b8c <saveManualTime+0xf0>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b18      	cmp	r3, #24
 8000ade:	d028      	beq.n	8000b32 <saveManualTime+0x96>
 8000ae0:	2b18      	cmp	r3, #24
 8000ae2:	dc37      	bgt.n	8000b54 <saveManualTime+0xb8>
 8000ae4:	2b16      	cmp	r3, #22
 8000ae6:	d002      	beq.n	8000aee <saveManualTime+0x52>
 8000ae8:	2b17      	cmp	r3, #23
 8000aea:	d011      	beq.n	8000b10 <saveManualTime+0x74>
		case MAN_GREEN:
			timeGreen = tempGreen * 1000;
			timeRed   = tempRed   * 1000;
			break;
		default:
			break;
 8000aec:	e032      	b.n	8000b54 <saveManualTime+0xb8>
			timeRed   = tempRed   * 1000;
 8000aee:	4b26      	ldr	r3, [pc, #152]	; (8000b88 <saveManualTime+0xec>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000af6:	fb02 f303 	mul.w	r3, r2, r3
 8000afa:	4a25      	ldr	r2, [pc, #148]	; (8000b90 <saveManualTime+0xf4>)
 8000afc:	6013      	str	r3, [r2, #0]
			timeGreen = tempGreen * 1000;
 8000afe:	4b21      	ldr	r3, [pc, #132]	; (8000b84 <saveManualTime+0xe8>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b06:	fb02 f303 	mul.w	r3, r2, r3
 8000b0a:	4a22      	ldr	r2, [pc, #136]	; (8000b94 <saveManualTime+0xf8>)
 8000b0c:	6013      	str	r3, [r2, #0]
			break;
 8000b0e:	e022      	b.n	8000b56 <saveManualTime+0xba>
			timeYel	  = tempYel   * 1000;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	; (8000b80 <saveManualTime+0xe4>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b18:	fb02 f303 	mul.w	r3, r2, r3
 8000b1c:	4a1e      	ldr	r2, [pc, #120]	; (8000b98 <saveManualTime+0xfc>)
 8000b1e:	6013      	str	r3, [r2, #0]
			timeRed   = tempRed   * 1000;
 8000b20:	4b19      	ldr	r3, [pc, #100]	; (8000b88 <saveManualTime+0xec>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b28:	fb02 f303 	mul.w	r3, r2, r3
 8000b2c:	4a18      	ldr	r2, [pc, #96]	; (8000b90 <saveManualTime+0xf4>)
 8000b2e:	6013      	str	r3, [r2, #0]
			break;
 8000b30:	e011      	b.n	8000b56 <saveManualTime+0xba>
			timeGreen = tempGreen * 1000;
 8000b32:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <saveManualTime+0xe8>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b3a:	fb02 f303 	mul.w	r3, r2, r3
 8000b3e:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <saveManualTime+0xf8>)
 8000b40:	6013      	str	r3, [r2, #0]
			timeRed   = tempRed   * 1000;
 8000b42:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <saveManualTime+0xec>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b4a:	fb02 f303 	mul.w	r3, r2, r3
 8000b4e:	4a10      	ldr	r2, [pc, #64]	; (8000b90 <saveManualTime+0xf4>)
 8000b50:	6013      	str	r3, [r2, #0]
			break;
 8000b52:	e000      	b.n	8000b56 <saveManualTime+0xba>
			break;
 8000b54:	bf00      	nop

		}
		isEditted = 0;
 8000b56:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <saveManualTime+0x100>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	701a      	strb	r2, [r3, #0]

        backupRed   = tempRed;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <saveManualTime+0xec>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0f      	ldr	r2, [pc, #60]	; (8000ba0 <saveManualTime+0x104>)
 8000b62:	6013      	str	r3, [r2, #0]
        backupYel   = tempYel;
 8000b64:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <saveManualTime+0xe4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a0e      	ldr	r2, [pc, #56]	; (8000ba4 <saveManualTime+0x108>)
 8000b6a:	6013      	str	r3, [r2, #0]
        backupGreen = tempGreen;
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <saveManualTime+0xe8>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a0d      	ldr	r2, [pc, #52]	; (8000ba8 <saveManualTime+0x10c>)
 8000b72:	6013      	str	r3, [r2, #0]
	}
}
 8000b74:	bf00      	nop
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	200000fc 	.word	0x200000fc
 8000b7c:	200000ac 	.word	0x200000ac
 8000b80:	200000b4 	.word	0x200000b4
 8000b84:	200000b8 	.word	0x200000b8
 8000b88:	200000b0 	.word	0x200000b0
 8000b8c:	200000a8 	.word	0x200000a8
 8000b90:	20000000 	.word	0x20000000
 8000b94:	20000008 	.word	0x20000008
 8000b98:	20000004 	.word	0x20000004
 8000b9c:	2000016c 	.word	0x2000016c
 8000ba0:	200000bc 	.word	0x200000bc
 8000ba4:	200000c0 	.word	0x200000c0
 8000ba8:	200000c4 	.word	0x200000c4

08000bac <SCH_Create_Task>:

void SCH_Init(void) {
    SCH_Delete_All_Task();
}

sTask *SCH_Create_Task(void (*pFunc)(void), uint32_t DELAY, uint32_t PERIOD) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
    sTask *newTask = (sTask*)malloc(sizeof(sTask));
 8000bb8:	2018      	movs	r0, #24
 8000bba:	f002 f965 	bl	8002e88 <malloc>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	617b      	str	r3, [r7, #20]
    if (newTask == NULL) return NULL;
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d101      	bne.n	8000bcc <SCH_Create_Task+0x20>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	e016      	b.n	8000bfa <SCH_Create_Task+0x4e>
    newTask->pFunc = pFunc;
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	601a      	str	r2, [r3, #0]
    newTask->Delay = DELAY;
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	68ba      	ldr	r2, [r7, #8]
 8000bd6:	605a      	str	r2, [r3, #4]
    newTask->Period = PERIOD;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	609a      	str	r2, [r3, #8]
    newTask->runMe = 0;
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	2200      	movs	r2, #0
 8000be2:	741a      	strb	r2, [r3, #16]
    newTask->next = NULL;
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	2200      	movs	r2, #0
 8000be8:	615a      	str	r2, [r3, #20]
    newTask->taskID = nextID++;
 8000bea:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <SCH_Create_Task+0x58>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	4904      	ldr	r1, [pc, #16]	; (8000c04 <SCH_Create_Task+0x58>)
 8000bf2:	600a      	str	r2, [r1, #0]
 8000bf4:	697a      	ldr	r2, [r7, #20]
 8000bf6:	60d3      	str	r3, [r2, #12]
    return newTask;
 8000bf8:	697b      	ldr	r3, [r7, #20]
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3718      	adds	r7, #24
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	2000000c 	.word	0x2000000c

08000c08 <SCH_Add_Task>:

void SCH_Add_Task(void (*pFunc)(void), uint32_t DELAY, uint32_t PERIOD) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]
    sTask *newTask = SCH_Create_Task(pFunc, DELAY, PERIOD);
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	68b9      	ldr	r1, [r7, #8]
 8000c18:	68f8      	ldr	r0, [r7, #12]
 8000c1a:	f7ff ffc7 	bl	8000bac <SCH_Create_Task>
 8000c1e:	6138      	str	r0, [r7, #16]
    if (newTask == NULL) return;
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d049      	beq.n	8000cba <SCH_Add_Task+0xb2>

    if (head == NULL) {
 8000c26:	4b27      	ldr	r3, [pc, #156]	; (8000cc4 <SCH_Add_Task+0xbc>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d103      	bne.n	8000c36 <SCH_Add_Task+0x2e>
        head = newTask;
 8000c2e:	4a25      	ldr	r2, [pc, #148]	; (8000cc4 <SCH_Add_Task+0xbc>)
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	6013      	str	r3, [r2, #0]
        return;
 8000c34:	e042      	b.n	8000cbc <SCH_Add_Task+0xb4>
    }

    sTask *prev = NULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
    sTask *curr = head;
 8000c3a:	4b22      	ldr	r3, [pc, #136]	; (8000cc4 <SCH_Add_Task+0xbc>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	61bb      	str	r3, [r7, #24]
    uint32_t delta = DELAY;
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	617b      	str	r3, [r7, #20]

    // tm v tr chn
    while (curr != NULL && delta >= curr->Delay) {
 8000c44:	e009      	b.n	8000c5a <SCH_Add_Task+0x52>
        delta -= curr->Delay;
 8000c46:	69bb      	ldr	r3, [r7, #24]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	697a      	ldr	r2, [r7, #20]
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	617b      	str	r3, [r7, #20]
        prev = curr;
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	61fb      	str	r3, [r7, #28]
        curr = curr->next;
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	695b      	ldr	r3, [r3, #20]
 8000c58:	61bb      	str	r3, [r7, #24]
    while (curr != NULL && delta >= curr->Delay) {
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d004      	beq.n	8000c6a <SCH_Add_Task+0x62>
 8000c60:	69bb      	ldr	r3, [r7, #24]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	697a      	ldr	r2, [r7, #20]
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d2ed      	bcs.n	8000c46 <SCH_Add_Task+0x3e>
    }

    newTask->Delay = delta;
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	697a      	ldr	r2, [r7, #20]
 8000c6e:	605a      	str	r2, [r3, #4]
    if (curr != NULL) {
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d005      	beq.n	8000c82 <SCH_Add_Task+0x7a>
        curr->Delay -= delta;
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	685a      	ldr	r2, [r3, #4]
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	1ad2      	subs	r2, r2, r3
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	605a      	str	r2, [r3, #4]
    }

    if (prev == NULL) {
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d107      	bne.n	8000c98 <SCH_Add_Task+0x90>
        newTask->next = head;
 8000c88:	4b0e      	ldr	r3, [pc, #56]	; (8000cc4 <SCH_Add_Task+0xbc>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	615a      	str	r2, [r3, #20]
        head = newTask;
 8000c90:	4a0c      	ldr	r2, [pc, #48]	; (8000cc4 <SCH_Add_Task+0xbc>)
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	e005      	b.n	8000ca4 <SCH_Add_Task+0x9c>
    } else {
        newTask->next = curr;
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	69ba      	ldr	r2, [r7, #24]
 8000c9c:	615a      	str	r2, [r3, #20]
        prev->next = newTask;
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	615a      	str	r2, [r3, #20]
    }

    if (newTask->Delay == 0) {
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d107      	bne.n	8000cbc <SCH_Add_Task+0xb4>
        newTask->runMe++;
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	7c1b      	ldrb	r3, [r3, #16]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	741a      	strb	r2, [r3, #16]
 8000cb8:	e000      	b.n	8000cbc <SCH_Add_Task+0xb4>
    if (newTask == NULL) return;
 8000cba:	bf00      	nop
    }
}
 8000cbc:	3720      	adds	r7, #32
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	200000c8 	.word	0x200000c8

08000cc8 <SCH_Update>:

void SCH_Update(void) {
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
    if (head == NULL) return;
 8000ccc:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <SCH_Update+0x40>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d015      	beq.n	8000d00 <SCH_Update+0x38>

    if (head->Delay > 0) {
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <SCH_Update+0x40>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d004      	beq.n	8000ce8 <SCH_Update+0x20>
        head->Delay--;
 8000cde:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <SCH_Update+0x40>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	3a01      	subs	r2, #1
 8000ce6:	605a      	str	r2, [r3, #4]
    }

    if (head->Delay == 0) {
 8000ce8:	4b07      	ldr	r3, [pc, #28]	; (8000d08 <SCH_Update+0x40>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d107      	bne.n	8000d02 <SCH_Update+0x3a>
        head->runMe++;
 8000cf2:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <SCH_Update+0x40>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	7c1a      	ldrb	r2, [r3, #16]
 8000cf8:	3201      	adds	r2, #1
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	741a      	strb	r2, [r3, #16]
 8000cfe:	e000      	b.n	8000d02 <SCH_Update+0x3a>
    if (head == NULL) return;
 8000d00:	bf00      	nop
    }
}
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr
 8000d08:	200000c8 	.word	0x200000c8

08000d0c <SCH_Dispatch>:

void SCH_Dispatch(void) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
    while (head != NULL && head->runMe > 0) {
 8000d12:	e02d      	b.n	8000d70 <SCH_Dispatch+0x64>
        head->runMe--;
 8000d14:	4b1d      	ldr	r3, [pc, #116]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	7c1a      	ldrb	r2, [r3, #16]
 8000d1a:	3a01      	subs	r2, #1
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	741a      	strb	r2, [r3, #16]

        sTask *runTask = head;
 8000d20:	4b1a      	ldr	r3, [pc, #104]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	607b      	str	r3, [r7, #4]
        head = head->next;
 8000d26:	4b19      	ldr	r3, [pc, #100]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	695b      	ldr	r3, [r3, #20]
 8000d2c:	4a17      	ldr	r2, [pc, #92]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d2e:	6013      	str	r3, [r2, #0]
        if (head != NULL) {
 8000d30:	4b16      	ldr	r3, [pc, #88]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d008      	beq.n	8000d4a <SCH_Dispatch+0x3e>
            head->Delay += runTask->Delay;
 8000d38:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	6859      	ldr	r1, [r3, #4]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685a      	ldr	r2, [r3, #4]
 8000d42:	4b12      	ldr	r3, [pc, #72]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	440a      	add	r2, r1
 8000d48:	605a      	str	r2, [r3, #4]
        }

        runTask->pFunc();
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4798      	blx	r3

        if (runTask->Period > 0) {
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d008      	beq.n	8000d6a <SCH_Dispatch+0x5e>
            SCH_Add_Task(runTask->pFunc, runTask->Period, runTask->Period);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6899      	ldr	r1, [r3, #8]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	461a      	mov	r2, r3
 8000d66:	f7ff ff4f 	bl	8000c08 <SCH_Add_Task>
        }

        free(runTask);
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f002 f894 	bl	8002e98 <free>
    while (head != NULL && head->runMe > 0) {
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d004      	beq.n	8000d82 <SCH_Dispatch+0x76>
 8000d78:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <SCH_Dispatch+0x80>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	7c1b      	ldrb	r3, [r3, #16]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d1c8      	bne.n	8000d14 <SCH_Dispatch+0x8>
    }
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200000c8 	.word	0x200000c8

08000d90 <display7SEG>:
int led_idx = 0;

int mainTimeRemain = 0;
int subTimeRemain = 0;
uint32_t timeNoReactMs = 0;
void display7SEG (int num) {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b09      	cmp	r3, #9
 8000d9c:	f200 8180 	bhi.w	80010a0 <display7SEG+0x310>
 8000da0:	a201      	add	r2, pc, #4	; (adr r2, 8000da8 <display7SEG+0x18>)
 8000da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da6:	bf00      	nop
 8000da8:	08000dd1 	.word	0x08000dd1
 8000dac:	08000e19 	.word	0x08000e19
 8000db0:	08000e61 	.word	0x08000e61
 8000db4:	08000ea9 	.word	0x08000ea9
 8000db8:	08000ef1 	.word	0x08000ef1
 8000dbc:	08000f39 	.word	0x08000f39
 8000dc0:	08000f81 	.word	0x08000f81
 8000dc4:	08000fc9 	.word	0x08000fc9
 8000dc8:	08001011 	.word	0x08001011
 8000dcc:	08001059 	.word	0x08001059
	switch (num) {
	case 0:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	48b5      	ldr	r0, [pc, #724]	; (80010ac <display7SEG+0x31c>)
 8000dd6:	f001 f844 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2102      	movs	r1, #2
 8000dde:	48b3      	ldr	r0, [pc, #716]	; (80010ac <display7SEG+0x31c>)
 8000de0:	f001 f83f 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2104      	movs	r1, #4
 8000de8:	48b0      	ldr	r0, [pc, #704]	; (80010ac <display7SEG+0x31c>)
 8000dea:	f001 f83a 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_RESET);
 8000dee:	2200      	movs	r2, #0
 8000df0:	2108      	movs	r1, #8
 8000df2:	48ae      	ldr	r0, [pc, #696]	; (80010ac <display7SEG+0x31c>)
 8000df4:	f001 f835 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2110      	movs	r1, #16
 8000dfc:	48ab      	ldr	r0, [pc, #684]	; (80010ac <display7SEG+0x31c>)
 8000dfe:	f001 f830 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	2120      	movs	r1, #32
 8000e06:	48a9      	ldr	r0, [pc, #676]	; (80010ac <display7SEG+0x31c>)
 8000e08:	f001 f82b 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_SET);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2140      	movs	r1, #64	; 0x40
 8000e10:	48a6      	ldr	r0, [pc, #664]	; (80010ac <display7SEG+0x31c>)
 8000e12:	f001 f826 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8000e16:	e144      	b.n	80010a2 <display7SEG+0x312>
	case 1:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	48a3      	ldr	r0, [pc, #652]	; (80010ac <display7SEG+0x31c>)
 8000e1e:	f001 f820 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2102      	movs	r1, #2
 8000e26:	48a1      	ldr	r0, [pc, #644]	; (80010ac <display7SEG+0x31c>)
 8000e28:	f001 f81b 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2104      	movs	r1, #4
 8000e30:	489e      	ldr	r0, [pc, #632]	; (80010ac <display7SEG+0x31c>)
 8000e32:	f001 f816 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_SET);
 8000e36:	2201      	movs	r2, #1
 8000e38:	2108      	movs	r1, #8
 8000e3a:	489c      	ldr	r0, [pc, #624]	; (80010ac <display7SEG+0x31c>)
 8000e3c:	f001 f811 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2110      	movs	r1, #16
 8000e44:	4899      	ldr	r0, [pc, #612]	; (80010ac <display7SEG+0x31c>)
 8000e46:	f001 f80c 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	2120      	movs	r1, #32
 8000e4e:	4897      	ldr	r0, [pc, #604]	; (80010ac <display7SEG+0x31c>)
 8000e50:	f001 f807 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_SET);
 8000e54:	2201      	movs	r2, #1
 8000e56:	2140      	movs	r1, #64	; 0x40
 8000e58:	4894      	ldr	r0, [pc, #592]	; (80010ac <display7SEG+0x31c>)
 8000e5a:	f001 f802 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8000e5e:	e120      	b.n	80010a2 <display7SEG+0x312>
	case 2:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2101      	movs	r1, #1
 8000e64:	4891      	ldr	r0, [pc, #580]	; (80010ac <display7SEG+0x31c>)
 8000e66:	f000 fffc 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2102      	movs	r1, #2
 8000e6e:	488f      	ldr	r0, [pc, #572]	; (80010ac <display7SEG+0x31c>)
 8000e70:	f000 fff7 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2104      	movs	r1, #4
 8000e78:	488c      	ldr	r0, [pc, #560]	; (80010ac <display7SEG+0x31c>)
 8000e7a:	f000 fff2 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2108      	movs	r1, #8
 8000e82:	488a      	ldr	r0, [pc, #552]	; (80010ac <display7SEG+0x31c>)
 8000e84:	f000 ffed 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2110      	movs	r1, #16
 8000e8c:	4887      	ldr	r0, [pc, #540]	; (80010ac <display7SEG+0x31c>)
 8000e8e:	f000 ffe8 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_SET);
 8000e92:	2201      	movs	r2, #1
 8000e94:	2120      	movs	r1, #32
 8000e96:	4885      	ldr	r0, [pc, #532]	; (80010ac <display7SEG+0x31c>)
 8000e98:	f000 ffe3 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2140      	movs	r1, #64	; 0x40
 8000ea0:	4882      	ldr	r0, [pc, #520]	; (80010ac <display7SEG+0x31c>)
 8000ea2:	f000 ffde 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8000ea6:	e0fc      	b.n	80010a2 <display7SEG+0x312>
	case 3:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2101      	movs	r1, #1
 8000eac:	487f      	ldr	r0, [pc, #508]	; (80010ac <display7SEG+0x31c>)
 8000eae:	f000 ffd8 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	487d      	ldr	r0, [pc, #500]	; (80010ac <display7SEG+0x31c>)
 8000eb8:	f000 ffd3 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2104      	movs	r1, #4
 8000ec0:	487a      	ldr	r0, [pc, #488]	; (80010ac <display7SEG+0x31c>)
 8000ec2:	f000 ffce 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2108      	movs	r1, #8
 8000eca:	4878      	ldr	r0, [pc, #480]	; (80010ac <display7SEG+0x31c>)
 8000ecc:	f000 ffc9 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	2110      	movs	r1, #16
 8000ed4:	4875      	ldr	r0, [pc, #468]	; (80010ac <display7SEG+0x31c>)
 8000ed6:	f000 ffc4 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_SET);
 8000eda:	2201      	movs	r2, #1
 8000edc:	2120      	movs	r1, #32
 8000ede:	4873      	ldr	r0, [pc, #460]	; (80010ac <display7SEG+0x31c>)
 8000ee0:	f000 ffbf 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2140      	movs	r1, #64	; 0x40
 8000ee8:	4870      	ldr	r0, [pc, #448]	; (80010ac <display7SEG+0x31c>)
 8000eea:	f000 ffba 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8000eee:	e0d8      	b.n	80010a2 <display7SEG+0x312>
	case 4:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	486d      	ldr	r0, [pc, #436]	; (80010ac <display7SEG+0x31c>)
 8000ef6:	f000 ffb4 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2102      	movs	r1, #2
 8000efe:	486b      	ldr	r0, [pc, #428]	; (80010ac <display7SEG+0x31c>)
 8000f00:	f000 ffaf 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2104      	movs	r1, #4
 8000f08:	4868      	ldr	r0, [pc, #416]	; (80010ac <display7SEG+0x31c>)
 8000f0a:	f000 ffaa 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_SET);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2108      	movs	r1, #8
 8000f12:	4866      	ldr	r0, [pc, #408]	; (80010ac <display7SEG+0x31c>)
 8000f14:	f000 ffa5 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2110      	movs	r1, #16
 8000f1c:	4863      	ldr	r0, [pc, #396]	; (80010ac <display7SEG+0x31c>)
 8000f1e:	f000 ffa0 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2120      	movs	r1, #32
 8000f26:	4861      	ldr	r0, [pc, #388]	; (80010ac <display7SEG+0x31c>)
 8000f28:	f000 ff9b 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2140      	movs	r1, #64	; 0x40
 8000f30:	485e      	ldr	r0, [pc, #376]	; (80010ac <display7SEG+0x31c>)
 8000f32:	f000 ff96 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8000f36:	e0b4      	b.n	80010a2 <display7SEG+0x312>
	case 5:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	485b      	ldr	r0, [pc, #364]	; (80010ac <display7SEG+0x31c>)
 8000f3e:	f000 ff90 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_SET);
 8000f42:	2201      	movs	r2, #1
 8000f44:	2102      	movs	r1, #2
 8000f46:	4859      	ldr	r0, [pc, #356]	; (80010ac <display7SEG+0x31c>)
 8000f48:	f000 ff8b 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2104      	movs	r1, #4
 8000f50:	4856      	ldr	r0, [pc, #344]	; (80010ac <display7SEG+0x31c>)
 8000f52:	f000 ff86 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2108      	movs	r1, #8
 8000f5a:	4854      	ldr	r0, [pc, #336]	; (80010ac <display7SEG+0x31c>)
 8000f5c:	f000 ff81 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2110      	movs	r1, #16
 8000f64:	4851      	ldr	r0, [pc, #324]	; (80010ac <display7SEG+0x31c>)
 8000f66:	f000 ff7c 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2120      	movs	r1, #32
 8000f6e:	484f      	ldr	r0, [pc, #316]	; (80010ac <display7SEG+0x31c>)
 8000f70:	f000 ff77 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2140      	movs	r1, #64	; 0x40
 8000f78:	484c      	ldr	r0, [pc, #304]	; (80010ac <display7SEG+0x31c>)
 8000f7a:	f000 ff72 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8000f7e:	e090      	b.n	80010a2 <display7SEG+0x312>
	case 6:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2101      	movs	r1, #1
 8000f84:	4849      	ldr	r0, [pc, #292]	; (80010ac <display7SEG+0x31c>)
 8000f86:	f000 ff6c 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_SET);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	2102      	movs	r1, #2
 8000f8e:	4847      	ldr	r0, [pc, #284]	; (80010ac <display7SEG+0x31c>)
 8000f90:	f000 ff67 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2104      	movs	r1, #4
 8000f98:	4844      	ldr	r0, [pc, #272]	; (80010ac <display7SEG+0x31c>)
 8000f9a:	f000 ff62 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2108      	movs	r1, #8
 8000fa2:	4842      	ldr	r0, [pc, #264]	; (80010ac <display7SEG+0x31c>)
 8000fa4:	f000 ff5d 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_RESET);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2110      	movs	r1, #16
 8000fac:	483f      	ldr	r0, [pc, #252]	; (80010ac <display7SEG+0x31c>)
 8000fae:	f000 ff58 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_RESET);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2120      	movs	r1, #32
 8000fb6:	483d      	ldr	r0, [pc, #244]	; (80010ac <display7SEG+0x31c>)
 8000fb8:	f000 ff53 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_RESET);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2140      	movs	r1, #64	; 0x40
 8000fc0:	483a      	ldr	r0, [pc, #232]	; (80010ac <display7SEG+0x31c>)
 8000fc2:	f000 ff4e 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8000fc6:	e06c      	b.n	80010a2 <display7SEG+0x312>
	case 7:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4837      	ldr	r0, [pc, #220]	; (80010ac <display7SEG+0x31c>)
 8000fce:	f000 ff48 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	4835      	ldr	r0, [pc, #212]	; (80010ac <display7SEG+0x31c>)
 8000fd8:	f000 ff43 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2104      	movs	r1, #4
 8000fe0:	4832      	ldr	r0, [pc, #200]	; (80010ac <display7SEG+0x31c>)
 8000fe2:	f000 ff3e 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2108      	movs	r1, #8
 8000fea:	4830      	ldr	r0, [pc, #192]	; (80010ac <display7SEG+0x31c>)
 8000fec:	f000 ff39 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_SET);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	2110      	movs	r1, #16
 8000ff4:	482d      	ldr	r0, [pc, #180]	; (80010ac <display7SEG+0x31c>)
 8000ff6:	f000 ff34 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2120      	movs	r1, #32
 8000ffe:	482b      	ldr	r0, [pc, #172]	; (80010ac <display7SEG+0x31c>)
 8001000:	f000 ff2f 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2140      	movs	r1, #64	; 0x40
 8001008:	4828      	ldr	r0, [pc, #160]	; (80010ac <display7SEG+0x31c>)
 800100a:	f000 ff2a 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 800100e:	e048      	b.n	80010a2 <display7SEG+0x312>
	case 8:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2101      	movs	r1, #1
 8001014:	4825      	ldr	r0, [pc, #148]	; (80010ac <display7SEG+0x31c>)
 8001016:	f000 ff24 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2102      	movs	r1, #2
 800101e:	4823      	ldr	r0, [pc, #140]	; (80010ac <display7SEG+0x31c>)
 8001020:	f000 ff1f 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2104      	movs	r1, #4
 8001028:	4820      	ldr	r0, [pc, #128]	; (80010ac <display7SEG+0x31c>)
 800102a:	f000 ff1a 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2108      	movs	r1, #8
 8001032:	481e      	ldr	r0, [pc, #120]	; (80010ac <display7SEG+0x31c>)
 8001034:	f000 ff15 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	2110      	movs	r1, #16
 800103c:	481b      	ldr	r0, [pc, #108]	; (80010ac <display7SEG+0x31c>)
 800103e:	f000 ff10 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2120      	movs	r1, #32
 8001046:	4819      	ldr	r0, [pc, #100]	; (80010ac <display7SEG+0x31c>)
 8001048:	f000 ff0b 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2140      	movs	r1, #64	; 0x40
 8001050:	4816      	ldr	r0, [pc, #88]	; (80010ac <display7SEG+0x31c>)
 8001052:	f000 ff06 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8001056:	e024      	b.n	80010a2 <display7SEG+0x312>
	case 9:
		HAL_GPIO_WritePin(LED_a_GPIO_Port, LED_a_Pin, GPIO_PIN_RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	2101      	movs	r1, #1
 800105c:	4813      	ldr	r0, [pc, #76]	; (80010ac <display7SEG+0x31c>)
 800105e:	f000 ff00 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_b_GPIO_Port, LED_b_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	2102      	movs	r1, #2
 8001066:	4811      	ldr	r0, [pc, #68]	; (80010ac <display7SEG+0x31c>)
 8001068:	f000 fefb 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_c_GPIO_Port, LED_c_Pin, GPIO_PIN_RESET);
 800106c:	2200      	movs	r2, #0
 800106e:	2104      	movs	r1, #4
 8001070:	480e      	ldr	r0, [pc, #56]	; (80010ac <display7SEG+0x31c>)
 8001072:	f000 fef6 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_d_GPIO_Port, LED_d_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2108      	movs	r1, #8
 800107a:	480c      	ldr	r0, [pc, #48]	; (80010ac <display7SEG+0x31c>)
 800107c:	f000 fef1 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_e_GPIO_Port, LED_e_Pin, GPIO_PIN_SET);
 8001080:	2201      	movs	r2, #1
 8001082:	2110      	movs	r1, #16
 8001084:	4809      	ldr	r0, [pc, #36]	; (80010ac <display7SEG+0x31c>)
 8001086:	f000 feec 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_f_GPIO_Port, LED_f_Pin, GPIO_PIN_RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	2120      	movs	r1, #32
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <display7SEG+0x31c>)
 8001090:	f000 fee7 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_g_GPIO_Port, LED_g_Pin, GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	2140      	movs	r1, #64	; 0x40
 8001098:	4804      	ldr	r0, [pc, #16]	; (80010ac <display7SEG+0x31c>)
 800109a:	f000 fee2 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 800109e:	e000      	b.n	80010a2 <display7SEG+0x312>
	default:
		break;
 80010a0:	bf00      	nop
	}
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40010c00 	.word	0x40010c00

080010b0 <updateCountTime>:

void updateCountTime (int mainTime, int subTime) {
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	time_buffer[1] = mainTime / 10;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a2b      	ldr	r2, [pc, #172]	; (800116c <updateCountTime+0xbc>)
 80010be:	fb82 1203 	smull	r1, r2, r2, r3
 80010c2:	1092      	asrs	r2, r2, #2
 80010c4:	17db      	asrs	r3, r3, #31
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	4a29      	ldr	r2, [pc, #164]	; (8001170 <updateCountTime+0xc0>)
 80010ca:	6053      	str	r3, [r2, #4]
	time_buffer[2] = mainTime % 10;
 80010cc:	6879      	ldr	r1, [r7, #4]
 80010ce:	4b27      	ldr	r3, [pc, #156]	; (800116c <updateCountTime+0xbc>)
 80010d0:	fb83 2301 	smull	r2, r3, r3, r1
 80010d4:	109a      	asrs	r2, r3, #2
 80010d6:	17cb      	asrs	r3, r1, #31
 80010d8:	1ad2      	subs	r2, r2, r3
 80010da:	4613      	mov	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4413      	add	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	1aca      	subs	r2, r1, r3
 80010e4:	4b22      	ldr	r3, [pc, #136]	; (8001170 <updateCountTime+0xc0>)
 80010e6:	609a      	str	r2, [r3, #8]

	time_buffer[4] = subTime / 10;
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	4a20      	ldr	r2, [pc, #128]	; (800116c <updateCountTime+0xbc>)
 80010ec:	fb82 1203 	smull	r1, r2, r2, r3
 80010f0:	1092      	asrs	r2, r2, #2
 80010f2:	17db      	asrs	r3, r3, #31
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	4a1e      	ldr	r2, [pc, #120]	; (8001170 <updateCountTime+0xc0>)
 80010f8:	6113      	str	r3, [r2, #16]
	time_buffer[5] = subTime % 10;
 80010fa:	6839      	ldr	r1, [r7, #0]
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <updateCountTime+0xbc>)
 80010fe:	fb83 2301 	smull	r2, r3, r3, r1
 8001102:	109a      	asrs	r2, r3, #2
 8001104:	17cb      	asrs	r3, r1, #31
 8001106:	1ad2      	subs	r2, r2, r3
 8001108:	4613      	mov	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	4413      	add	r3, r2
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	1aca      	subs	r2, r1, r3
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <updateCountTime+0xc0>)
 8001114:	615a      	str	r2, [r3, #20]

	if(mode == MODE_AUTO) {
 8001116:	4b17      	ldr	r3, [pc, #92]	; (8001174 <updateCountTime+0xc4>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2b65      	cmp	r3, #101	; 0x65
 800111c:	d106      	bne.n	800112c <updateCountTime+0x7c>
		time_buffer[0] = 1;
 800111e:	4b14      	ldr	r3, [pc, #80]	; (8001170 <updateCountTime+0xc0>)
 8001120:	2201      	movs	r2, #1
 8001122:	601a      	str	r2, [r3, #0]
		time_buffer[3] = 1;
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <updateCountTime+0xc0>)
 8001126:	2201      	movs	r2, #1
 8001128:	60da      	str	r2, [r3, #12]
		case MAN_YEL:   time_buffer[0] = 3; break;
		case MAN_GREEN: time_buffer[0] = 4; break;
		}
		time_buffer[3] = time_buffer[0];
	}
}
 800112a:	e01a      	b.n	8001162 <updateCountTime+0xb2>
		switch(manual_status) {
 800112c:	4b12      	ldr	r3, [pc, #72]	; (8001178 <updateCountTime+0xc8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b18      	cmp	r3, #24
 8001132:	d00e      	beq.n	8001152 <updateCountTime+0xa2>
 8001134:	2b18      	cmp	r3, #24
 8001136:	dc10      	bgt.n	800115a <updateCountTime+0xaa>
 8001138:	2b16      	cmp	r3, #22
 800113a:	d002      	beq.n	8001142 <updateCountTime+0x92>
 800113c:	2b17      	cmp	r3, #23
 800113e:	d004      	beq.n	800114a <updateCountTime+0x9a>
 8001140:	e00b      	b.n	800115a <updateCountTime+0xaa>
		case MAN_RED:   time_buffer[0] = 2; break;
 8001142:	4b0b      	ldr	r3, [pc, #44]	; (8001170 <updateCountTime+0xc0>)
 8001144:	2202      	movs	r2, #2
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	e007      	b.n	800115a <updateCountTime+0xaa>
		case MAN_YEL:   time_buffer[0] = 3; break;
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <updateCountTime+0xc0>)
 800114c:	2203      	movs	r2, #3
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	e003      	b.n	800115a <updateCountTime+0xaa>
		case MAN_GREEN: time_buffer[0] = 4; break;
 8001152:	4b07      	ldr	r3, [pc, #28]	; (8001170 <updateCountTime+0xc0>)
 8001154:	2204      	movs	r2, #4
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	bf00      	nop
		time_buffer[3] = time_buffer[0];
 800115a:	4b05      	ldr	r3, [pc, #20]	; (8001170 <updateCountTime+0xc0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a04      	ldr	r2, [pc, #16]	; (8001170 <updateCountTime+0xc0>)
 8001160:	60d3      	str	r3, [r2, #12]
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr
 800116c:	66666667 	.word	0x66666667
 8001170:	20000170 	.word	0x20000170
 8001174:	200000ac 	.word	0x200000ac
 8001178:	200000a8 	.word	0x200000a8

0800117c <showTime>:
void showTime(int led_idx) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB,EN1_Pin| EN2_Pin | EN3_Pin | EN4_Pin | EN5_Pin | EN6_Pin, SET);
 8001184:	2201      	movs	r2, #1
 8001186:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800118a:	4826      	ldr	r0, [pc, #152]	; (8001224 <showTime+0xa8>)
 800118c:	f000 fe69 	bl	8001e62 <HAL_GPIO_WritePin>
	display7SEG(time_buffer[led_idx]);
 8001190:	4a25      	ldr	r2, [pc, #148]	; (8001228 <showTime+0xac>)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fdf9 	bl	8000d90 <display7SEG>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2b05      	cmp	r3, #5
 80011a2:	d839      	bhi.n	8001218 <showTime+0x9c>
 80011a4:	a201      	add	r2, pc, #4	; (adr r2, 80011ac <showTime+0x30>)
 80011a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011aa:	bf00      	nop
 80011ac:	080011c5 	.word	0x080011c5
 80011b0:	080011d3 	.word	0x080011d3
 80011b4:	080011e1 	.word	0x080011e1
 80011b8:	080011ef 	.word	0x080011ef
 80011bc:	080011fd 	.word	0x080011fd
 80011c0:	0800120b 	.word	0x0800120b
	switch(led_idx) {
	case 0:
		HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin, RESET);
 80011c4:	2200      	movs	r2, #0
 80011c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ca:	4816      	ldr	r0, [pc, #88]	; (8001224 <showTime+0xa8>)
 80011cc:	f000 fe49 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 80011d0:	e023      	b.n	800121a <showTime+0x9e>

	case 1:
		HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin,RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011d8:	4812      	ldr	r0, [pc, #72]	; (8001224 <showTime+0xa8>)
 80011da:	f000 fe42 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 80011de:	e01c      	b.n	800121a <showTime+0x9e>

	case 2:
		HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin,RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011e6:	480f      	ldr	r0, [pc, #60]	; (8001224 <showTime+0xa8>)
 80011e8:	f000 fe3b 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 80011ec:	e015      	b.n	800121a <showTime+0x9e>

	case 3:
		HAL_GPIO_WritePin(EN4_GPIO_Port,EN4_Pin,RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f4:	480b      	ldr	r0, [pc, #44]	; (8001224 <showTime+0xa8>)
 80011f6:	f000 fe34 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 80011fa:	e00e      	b.n	800121a <showTime+0x9e>

	case 4:
		HAL_GPIO_WritePin(EN5_GPIO_Port,EN5_Pin, RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001202:	4808      	ldr	r0, [pc, #32]	; (8001224 <showTime+0xa8>)
 8001204:	f000 fe2d 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8001208:	e007      	b.n	800121a <showTime+0x9e>

	case 5:
		HAL_GPIO_WritePin(EN6_GPIO_Port,EN6_Pin, RESET);
 800120a:	2200      	movs	r2, #0
 800120c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001210:	4804      	ldr	r0, [pc, #16]	; (8001224 <showTime+0xa8>)
 8001212:	f000 fe26 	bl	8001e62 <HAL_GPIO_WritePin>
		break;
 8001216:	e000      	b.n	800121a <showTime+0x9e>


	default:
		break;
 8001218:	bf00      	nop
	}
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40010c00 	.word	0x40010c00
 8001228:	20000170 	.word	0x20000170

0800122c <updateCountdown>:

void updateCountdown(void) {
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
    if (mainTimeRemain > 0) mainTimeRemain--;
 8001230:	4b0d      	ldr	r3, [pc, #52]	; (8001268 <updateCountdown+0x3c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	dd04      	ble.n	8001242 <updateCountdown+0x16>
 8001238:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <updateCountdown+0x3c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	3b01      	subs	r3, #1
 800123e:	4a0a      	ldr	r2, [pc, #40]	; (8001268 <updateCountdown+0x3c>)
 8001240:	6013      	str	r3, [r2, #0]
    if (subTimeRemain > 0) subTimeRemain--;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <updateCountdown+0x40>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	dd04      	ble.n	8001254 <updateCountdown+0x28>
 800124a:	4b08      	ldr	r3, [pc, #32]	; (800126c <updateCountdown+0x40>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	3b01      	subs	r3, #1
 8001250:	4a06      	ldr	r2, [pc, #24]	; (800126c <updateCountdown+0x40>)
 8001252:	6013      	str	r3, [r2, #0]


    updateCountTime(mainTimeRemain, subTimeRemain);
 8001254:	4b04      	ldr	r3, [pc, #16]	; (8001268 <updateCountdown+0x3c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a04      	ldr	r2, [pc, #16]	; (800126c <updateCountdown+0x40>)
 800125a:	6812      	ldr	r2, [r2, #0]
 800125c:	4611      	mov	r1, r2
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff ff26 	bl	80010b0 <updateCountTime>
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200000d4 	.word	0x200000d4
 800126c:	200000d8 	.word	0x200000d8

08001270 <turnOffMainLeds>:
#include "main.h"
#include "global.h"
#include "setTrafficLed.h"
#include "sw_timer.h"

void turnOffMainLeds() {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_SET);
 8001274:	2201      	movs	r2, #1
 8001276:	2120      	movs	r1, #32
 8001278:	480f      	ldr	r0, [pc, #60]	; (80012b8 <turnOffMainLeds+0x48>)
 800127a:	f000 fdf2 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL3_GPIO_Port, YEL3_Pin, GPIO_PIN_SET);
 800127e:	2201      	movs	r2, #1
 8001280:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001284:	480c      	ldr	r0, [pc, #48]	; (80012b8 <turnOffMainLeds+0x48>)
 8001286:	f000 fdec 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_SET);
 800128a:	2201      	movs	r2, #1
 800128c:	2140      	movs	r1, #64	; 0x40
 800128e:	480a      	ldr	r0, [pc, #40]	; (80012b8 <turnOffMainLeds+0x48>)
 8001290:	f000 fde7 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN3_GPIO_Port, GREEN3_Pin, GPIO_PIN_SET);
 8001294:	2201      	movs	r2, #1
 8001296:	f44f 7100 	mov.w	r1, #512	; 0x200
 800129a:	4807      	ldr	r0, [pc, #28]	; (80012b8 <turnOffMainLeds+0x48>)
 800129c:	f000 fde1 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 80012a0:	2201      	movs	r2, #1
 80012a2:	2110      	movs	r1, #16
 80012a4:	4804      	ldr	r0, [pc, #16]	; (80012b8 <turnOffMainLeds+0x48>)
 80012a6:	f000 fddc 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED3_GPIO_Port, RED3_Pin, GPIO_PIN_SET);
 80012aa:	2201      	movs	r2, #1
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	4802      	ldr	r0, [pc, #8]	; (80012b8 <turnOffMainLeds+0x48>)
 80012b0:	f000 fdd7 	bl	8001e62 <HAL_GPIO_WritePin>
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40010800 	.word	0x40010800

080012bc <turnOffSubLeds>:

void turnOffSubLeds() {
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_SET);
 80012c0:	2201      	movs	r2, #1
 80012c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012c6:	4811      	ldr	r0, [pc, #68]	; (800130c <turnOffSubLeds+0x50>)
 80012c8:	f000 fdcb 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL4_GPIO_Port, YEL4_Pin, GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012d2:	480e      	ldr	r0, [pc, #56]	; (800130c <turnOffSubLeds+0x50>)
 80012d4:	f000 fdc5 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_SET);
 80012d8:	2201      	movs	r2, #1
 80012da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012de:	480b      	ldr	r0, [pc, #44]	; (800130c <turnOffSubLeds+0x50>)
 80012e0:	f000 fdbf 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN4_GPIO_Port, GREEN4_Pin, GPIO_PIN_SET);
 80012e4:	2201      	movs	r2, #1
 80012e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012ea:	4808      	ldr	r0, [pc, #32]	; (800130c <turnOffSubLeds+0x50>)
 80012ec:	f000 fdb9 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <turnOffSubLeds+0x50>)
 80012f8:	f000 fdb3 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED4_GPIO_Port, RED4_Pin, GPIO_PIN_SET);
 80012fc:	2201      	movs	r2, #1
 80012fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001302:	4802      	ldr	r0, [pc, #8]	; (800130c <turnOffSubLeds+0x50>)
 8001304:	f000 fdad 	bl	8001e62 <HAL_GPIO_WritePin>
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40010800 	.word	0x40010800

08001310 <blinkyLedMain>:

volatile uint8_t blinkyMainFlag = 1;
volatile uint8_t blinkySubFlag = 1;
void blinkyLedMain(	GPIO_TypeDef * port1, uint16_t pin1,
					GPIO_TypeDef * port2, uint16_t pin2 ){
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	607a      	str	r2, [r7, #4]
 800131a:	461a      	mov	r2, r3
 800131c:	460b      	mov	r3, r1
 800131e:	817b      	strh	r3, [r7, #10]
 8001320:	4613      	mov	r3, r2
 8001322:	813b      	strh	r3, [r7, #8]
	if(blinkyMainFlag == 1) {
 8001324:	4b10      	ldr	r3, [pc, #64]	; (8001368 <blinkyLedMain+0x58>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b01      	cmp	r3, #1
 800132c:	d10c      	bne.n	8001348 <blinkyLedMain+0x38>
		HAL_GPIO_WritePin(port1,pin1,RESET);
 800132e:	897b      	ldrh	r3, [r7, #10]
 8001330:	2200      	movs	r2, #0
 8001332:	4619      	mov	r1, r3
 8001334:	68f8      	ldr	r0, [r7, #12]
 8001336:	f000 fd94 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(port2,pin2,RESET);
 800133a:	893b      	ldrh	r3, [r7, #8]
 800133c:	2200      	movs	r2, #0
 800133e:	4619      	mov	r1, r3
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 fd8e 	bl	8001e62 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(port1,pin1,SET);
		HAL_GPIO_WritePin(port2,pin2,SET);
	}
}
 8001346:	e00b      	b.n	8001360 <blinkyLedMain+0x50>
		HAL_GPIO_WritePin(port1,pin1,SET);
 8001348:	897b      	ldrh	r3, [r7, #10]
 800134a:	2201      	movs	r2, #1
 800134c:	4619      	mov	r1, r3
 800134e:	68f8      	ldr	r0, [r7, #12]
 8001350:	f000 fd87 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(port2,pin2,SET);
 8001354:	893b      	ldrh	r3, [r7, #8]
 8001356:	2201      	movs	r2, #1
 8001358:	4619      	mov	r1, r3
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f000 fd81 	bl	8001e62 <HAL_GPIO_WritePin>
}
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000010 	.word	0x20000010

0800136c <blinkyLedSub>:

void blinkyLedSub(	GPIO_TypeDef * port1, uint16_t pin1,
					GPIO_TypeDef * port2, uint16_t pin2 ){
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	607a      	str	r2, [r7, #4]
 8001376:	461a      	mov	r2, r3
 8001378:	460b      	mov	r3, r1
 800137a:	817b      	strh	r3, [r7, #10]
 800137c:	4613      	mov	r3, r2
 800137e:	813b      	strh	r3, [r7, #8]
	if(blinkySubFlag == 1) {
 8001380:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <blinkyLedSub+0x58>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b01      	cmp	r3, #1
 8001388:	d10c      	bne.n	80013a4 <blinkyLedSub+0x38>
		HAL_GPIO_WritePin(port1,pin1,RESET);
 800138a:	897b      	ldrh	r3, [r7, #10]
 800138c:	2200      	movs	r2, #0
 800138e:	4619      	mov	r1, r3
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f000 fd66 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(port2,pin2,RESET);
 8001396:	893b      	ldrh	r3, [r7, #8]
 8001398:	2200      	movs	r2, #0
 800139a:	4619      	mov	r1, r3
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 fd60 	bl	8001e62 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(port1,pin1,SET);
		HAL_GPIO_WritePin(port2,pin2,SET);
	}
}
 80013a2:	e00b      	b.n	80013bc <blinkyLedSub+0x50>
		HAL_GPIO_WritePin(port1,pin1,SET);
 80013a4:	897b      	ldrh	r3, [r7, #10]
 80013a6:	2201      	movs	r2, #1
 80013a8:	4619      	mov	r1, r3
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f000 fd59 	bl	8001e62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(port2,pin2,SET);
 80013b0:	893b      	ldrh	r3, [r7, #8]
 80013b2:	2201      	movs	r2, #1
 80013b4:	4619      	mov	r1, r3
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 fd53 	bl	8001e62 <HAL_GPIO_WritePin>
}
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000011 	.word	0x20000011

080013c8 <redOnMain>:

//=====================================================MAIN LED FUNCTION==============================================================
void redOnMain(void) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	blinkyLedMain(RED_MAIN_1,RED_MAIN_3);
 80013cc:	2380      	movs	r3, #128	; 0x80
 80013ce:	4a0e      	ldr	r2, [pc, #56]	; (8001408 <redOnMain+0x40>)
 80013d0:	2110      	movs	r1, #16
 80013d2:	480d      	ldr	r0, [pc, #52]	; (8001408 <redOnMain+0x40>)
 80013d4:	f7ff ff9c 	bl	8001310 <blinkyLedMain>

	HAL_GPIO_WritePin(YEL_MAIN_1, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2120      	movs	r1, #32
 80013dc:	480a      	ldr	r0, [pc, #40]	; (8001408 <redOnMain+0x40>)
 80013de:	f000 fd40 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL_MAIN_3, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e8:	4807      	ldr	r0, [pc, #28]	; (8001408 <redOnMain+0x40>)
 80013ea:	f000 fd3a 	bl	8001e62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GREEN_MAIN_1, GPIO_PIN_SET);
 80013ee:	2201      	movs	r2, #1
 80013f0:	2140      	movs	r1, #64	; 0x40
 80013f2:	4805      	ldr	r0, [pc, #20]	; (8001408 <redOnMain+0x40>)
 80013f4:	f000 fd35 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_MAIN_3, GPIO_PIN_SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013fe:	4802      	ldr	r0, [pc, #8]	; (8001408 <redOnMain+0x40>)
 8001400:	f000 fd2f 	bl	8001e62 <HAL_GPIO_WritePin>

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40010800 	.word	0x40010800

0800140c <yellowOnMain>:

void yellowOnMain(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	blinkyLedMain(YEL_MAIN_1,YEL_MAIN_3);
 8001410:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001414:	4a0d      	ldr	r2, [pc, #52]	; (800144c <yellowOnMain+0x40>)
 8001416:	2120      	movs	r1, #32
 8001418:	480c      	ldr	r0, [pc, #48]	; (800144c <yellowOnMain+0x40>)
 800141a:	f7ff ff79 	bl	8001310 <blinkyLedMain>

	HAL_GPIO_WritePin(GREEN_MAIN_1, GPIO_PIN_SET);
 800141e:	2201      	movs	r2, #1
 8001420:	2140      	movs	r1, #64	; 0x40
 8001422:	480a      	ldr	r0, [pc, #40]	; (800144c <yellowOnMain+0x40>)
 8001424:	f000 fd1d 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_MAIN_3, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800142e:	4807      	ldr	r0, [pc, #28]	; (800144c <yellowOnMain+0x40>)
 8001430:	f000 fd17 	bl	8001e62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_MAIN_1, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	2110      	movs	r1, #16
 8001438:	4804      	ldr	r0, [pc, #16]	; (800144c <yellowOnMain+0x40>)
 800143a:	f000 fd12 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_MAIN_3, GPIO_PIN_SET);
 800143e:	2201      	movs	r2, #1
 8001440:	2180      	movs	r1, #128	; 0x80
 8001442:	4802      	ldr	r0, [pc, #8]	; (800144c <yellowOnMain+0x40>)
 8001444:	f000 fd0d 	bl	8001e62 <HAL_GPIO_WritePin>
}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40010800 	.word	0x40010800

08001450 <greenOnMain>:

void greenOnMain(void) {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	blinkyLedMain(GREEN_MAIN_1,GREEN_MAIN_3);
 8001454:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001458:	4a0d      	ldr	r2, [pc, #52]	; (8001490 <greenOnMain+0x40>)
 800145a:	2140      	movs	r1, #64	; 0x40
 800145c:	480c      	ldr	r0, [pc, #48]	; (8001490 <greenOnMain+0x40>)
 800145e:	f7ff ff57 	bl	8001310 <blinkyLedMain>

	HAL_GPIO_WritePin(RED_MAIN_1, GPIO_PIN_SET);
 8001462:	2201      	movs	r2, #1
 8001464:	2110      	movs	r1, #16
 8001466:	480a      	ldr	r0, [pc, #40]	; (8001490 <greenOnMain+0x40>)
 8001468:	f000 fcfb 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_MAIN_3, GPIO_PIN_SET);
 800146c:	2201      	movs	r2, #1
 800146e:	2180      	movs	r1, #128	; 0x80
 8001470:	4807      	ldr	r0, [pc, #28]	; (8001490 <greenOnMain+0x40>)
 8001472:	f000 fcf6 	bl	8001e62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(YEL_MAIN_1, GPIO_PIN_SET);
 8001476:	2201      	movs	r2, #1
 8001478:	2120      	movs	r1, #32
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <greenOnMain+0x40>)
 800147c:	f000 fcf1 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL_MAIN_3, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001486:	4802      	ldr	r0, [pc, #8]	; (8001490 <greenOnMain+0x40>)
 8001488:	f000 fceb 	bl	8001e62 <HAL_GPIO_WritePin>
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40010800 	.word	0x40010800

08001494 <redOnSub>:

//=====================================================SUB LED FUNCTION===============================================================
void redOnSub(void) {
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0

	blinkyLedSub(RED_SUB_2, RED_SUB_4);
 8001498:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800149c:	4a0f      	ldr	r2, [pc, #60]	; (80014dc <redOnSub+0x48>)
 800149e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014a2:	480e      	ldr	r0, [pc, #56]	; (80014dc <redOnSub+0x48>)
 80014a4:	f7ff ff62 	bl	800136c <blinkyLedSub>

	HAL_GPIO_WritePin(YEL_SUB_2, GPIO_PIN_SET);
 80014a8:	2201      	movs	r2, #1
 80014aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ae:	480b      	ldr	r0, [pc, #44]	; (80014dc <redOnSub+0x48>)
 80014b0:	f000 fcd7 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL_SUB_4, GPIO_PIN_SET);
 80014b4:	2201      	movs	r2, #1
 80014b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014ba:	4808      	ldr	r0, [pc, #32]	; (80014dc <redOnSub+0x48>)
 80014bc:	f000 fcd1 	bl	8001e62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GREEN_SUB_2, GPIO_PIN_SET);
 80014c0:	2201      	movs	r2, #1
 80014c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c6:	4805      	ldr	r0, [pc, #20]	; (80014dc <redOnSub+0x48>)
 80014c8:	f000 fccb 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_SUB_4, GPIO_PIN_SET);
 80014cc:	2201      	movs	r2, #1
 80014ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014d2:	4802      	ldr	r0, [pc, #8]	; (80014dc <redOnSub+0x48>)
 80014d4:	f000 fcc5 	bl	8001e62 <HAL_GPIO_WritePin>
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40010800 	.word	0x40010800

080014e0 <yellowOnSub>:

void yellowOnSub(void) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	blinkyLedSub(YEL_SUB_2, YEL_SUB_4);
 80014e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014e8:	4a0f      	ldr	r2, [pc, #60]	; (8001528 <yellowOnSub+0x48>)
 80014ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ee:	480e      	ldr	r0, [pc, #56]	; (8001528 <yellowOnSub+0x48>)
 80014f0:	f7ff ff3c 	bl	800136c <blinkyLedSub>

	HAL_GPIO_WritePin(GREEN_SUB_2, GPIO_PIN_SET);
 80014f4:	2201      	movs	r2, #1
 80014f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014fa:	480b      	ldr	r0, [pc, #44]	; (8001528 <yellowOnSub+0x48>)
 80014fc:	f000 fcb1 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_SUB_4, GPIO_PIN_SET);
 8001500:	2201      	movs	r2, #1
 8001502:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001506:	4808      	ldr	r0, [pc, #32]	; (8001528 <yellowOnSub+0x48>)
 8001508:	f000 fcab 	bl	8001e62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_SUB_2, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <yellowOnSub+0x48>)
 8001514:	f000 fca5 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_SUB_4, GPIO_PIN_SET);
 8001518:	2201      	movs	r2, #1
 800151a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800151e:	4802      	ldr	r0, [pc, #8]	; (8001528 <yellowOnSub+0x48>)
 8001520:	f000 fc9f 	bl	8001e62 <HAL_GPIO_WritePin>
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40010800 	.word	0x40010800

0800152c <greenOnSub>:

void greenOnSub(void) {
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
	blinkyLedSub(GREEN_SUB_2, GREEN_SUB_4);
 8001530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001534:	4a0f      	ldr	r2, [pc, #60]	; (8001574 <greenOnSub+0x48>)
 8001536:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800153a:	480e      	ldr	r0, [pc, #56]	; (8001574 <greenOnSub+0x48>)
 800153c:	f7ff ff16 	bl	800136c <blinkyLedSub>

	HAL_GPIO_WritePin(YEL_SUB_2, GPIO_PIN_SET);
 8001540:	2201      	movs	r2, #1
 8001542:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001546:	480b      	ldr	r0, [pc, #44]	; (8001574 <greenOnSub+0x48>)
 8001548:	f000 fc8b 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL_SUB_4, GPIO_PIN_SET);
 800154c:	2201      	movs	r2, #1
 800154e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001552:	4808      	ldr	r0, [pc, #32]	; (8001574 <greenOnSub+0x48>)
 8001554:	f000 fc85 	bl	8001e62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_SUB_2, GPIO_PIN_SET);
 8001558:	2201      	movs	r2, #1
 800155a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800155e:	4805      	ldr	r0, [pc, #20]	; (8001574 <greenOnSub+0x48>)
 8001560:	f000 fc7f 	bl	8001e62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_SUB_4, GPIO_PIN_SET);
 8001564:	2201      	movs	r2, #1
 8001566:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800156a:	4802      	ldr	r0, [pc, #8]	; (8001574 <greenOnSub+0x48>)
 800156c:	f000 fc79 	bl	8001e62 <HAL_GPIO_WritePin>
}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40010800 	.word	0x40010800

08001578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <HAL_MspInit+0x5c>)
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	4a14      	ldr	r2, [pc, #80]	; (80015d4 <HAL_MspInit+0x5c>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	6193      	str	r3, [r2, #24]
 800158a:	4b12      	ldr	r3, [pc, #72]	; (80015d4 <HAL_MspInit+0x5c>)
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <HAL_MspInit+0x5c>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a0e      	ldr	r2, [pc, #56]	; (80015d4 <HAL_MspInit+0x5c>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a0:	61d3      	str	r3, [r2, #28]
 80015a2:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <HAL_MspInit+0x5c>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015ae:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <HAL_MspInit+0x60>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	4a04      	ldr	r2, [pc, #16]	; (80015d8 <HAL_MspInit+0x60>)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ca:	bf00      	nop
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010000 	.word	0x40010000

080015dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015ec:	d113      	bne.n	8001616 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ee:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <HAL_TIM_Base_MspInit+0x44>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a0b      	ldr	r2, [pc, #44]	; (8001620 <HAL_TIM_Base_MspInit+0x44>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b09      	ldr	r3, [pc, #36]	; (8001620 <HAL_TIM_Base_MspInit+0x44>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2100      	movs	r1, #0
 800160a:	201c      	movs	r0, #28
 800160c:	f000 fa61 	bl	8001ad2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001610:	201c      	movs	r0, #28
 8001612:	f000 fa7a 	bl	8001b0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000

08001624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <NMI_Handler+0x4>

0800162a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162e:	e7fe      	b.n	800162e <HardFault_Handler+0x4>

08001630 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001634:	e7fe      	b.n	8001634 <MemManage_Handler+0x4>

08001636 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163a:	e7fe      	b.n	800163a <BusFault_Handler+0x4>

0800163c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001640:	e7fe      	b.n	8001640 <UsageFault_Handler+0x4>

08001642 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr

0800164e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr

0800165a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr

08001666 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800166a:	f000 f93f 	bl	80018ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001678:	4802      	ldr	r0, [pc, #8]	; (8001684 <TIM2_IRQHandler+0x10>)
 800167a:	f001 f89b 	bl	80027b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000124 	.word	0x20000124

08001688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001690:	4a14      	ldr	r2, [pc, #80]	; (80016e4 <_sbrk+0x5c>)
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <_sbrk+0x60>)
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800169c:	4b13      	ldr	r3, [pc, #76]	; (80016ec <_sbrk+0x64>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d102      	bne.n	80016aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <_sbrk+0x64>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <_sbrk+0x68>)
 80016a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d207      	bcs.n	80016c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b8:	f001 fbbc 	bl	8002e34 <__errno>
 80016bc:	4603      	mov	r3, r0
 80016be:	220c      	movs	r2, #12
 80016c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	e009      	b.n	80016dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c8:	4b08      	ldr	r3, [pc, #32]	; (80016ec <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	4a05      	ldr	r2, [pc, #20]	; (80016ec <_sbrk+0x64>)
 80016d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016da:	68fb      	ldr	r3, [r7, #12]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20002800 	.word	0x20002800
 80016e8:	00000400 	.word	0x00000400
 80016ec:	200000dc 	.word	0x200000dc
 80016f0:	200001a0 	.word	0x200001a0

080016f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <task_blinkToggle>:
 *      Author: anh_hungg23
 */
#include "main.h"
#include "taskList.h"
#include "global.h"
void task_blinkToggle() {
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
	blinkyMainFlag = !blinkyMainFlag;
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <task_blinkToggle+0x38>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	bf0c      	ite	eq
 800170e:	2301      	moveq	r3, #1
 8001710:	2300      	movne	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	461a      	mov	r2, r3
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <task_blinkToggle+0x38>)
 8001718:	701a      	strb	r2, [r3, #0]
	blinkySubFlag  = !blinkySubFlag;
 800171a:	4b08      	ldr	r3, [pc, #32]	; (800173c <task_blinkToggle+0x3c>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	bf0c      	ite	eq
 8001724:	2301      	moveq	r3, #1
 8001726:	2300      	movne	r3, #0
 8001728:	b2db      	uxtb	r3, r3
 800172a:	461a      	mov	r2, r3
 800172c:	4b03      	ldr	r3, [pc, #12]	; (800173c <task_blinkToggle+0x3c>)
 800172e:	701a      	strb	r2, [r3, #0]
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	20000010 	.word	0x20000010
 800173c:	20000011 	.word	0x20000011

08001740 <task_fsmAutoRun>:

void task_fsmAutoRun() {
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	if(mode == MODE_AUTO ){
 8001744:	4b03      	ldr	r3, [pc, #12]	; (8001754 <task_fsmAutoRun+0x14>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b65      	cmp	r3, #101	; 0x65
 800174a:	d101      	bne.n	8001750 <task_fsmAutoRun+0x10>
		fsm_auto_run();
 800174c:	f7fe fe8e 	bl	800046c <fsm_auto_run>
	}
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200000ac 	.word	0x200000ac

08001758 <task_fsmManualRun>:

void task_fsmManualRun() {
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
	if(mode == MODE_MANUAL) {
 800175c:	4b03      	ldr	r3, [pc, #12]	; (800176c <task_fsmManualRun+0x14>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b66      	cmp	r3, #102	; 0x66
 8001762:	d101      	bne.n	8001768 <task_fsmManualRun+0x10>
		fsm_manual_run();
 8001764:	f7fe fe8a 	bl	800047c <fsm_manual_run>
	}
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}
 800176c:	200000ac 	.word	0x200000ac

08001770 <task_readButton>:

void task_readButton() {
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	getKeyInput(&button1);
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <task_readButton+0x1c>)
 8001776:	f7fe fd0f 	bl	8000198 <getKeyInput>
	getKeyInput(&button2);
 800177a:	4805      	ldr	r0, [pc, #20]	; (8001790 <task_readButton+0x20>)
 800177c:	f7fe fd0c 	bl	8000198 <getKeyInput>
	getKeyInput(&button3);;
 8001780:	4804      	ldr	r0, [pc, #16]	; (8001794 <task_readButton+0x24>)
 8001782:	f7fe fd09 	bl	8000198 <getKeyInput>
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000110 	.word	0x20000110
 8001790:	200000e8 	.word	0x200000e8
 8001794:	200000fc 	.word	0x200000fc

08001798 <task_checkMode>:
void task_checkMode() {
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	checkMode();
 800179c:	f7ff f8ea 	bl	8000974 <checkMode>
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <task_display7SEG>:
void task_display7SEG(){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	showTime(led_idx++);
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <task_display7SEG+0x28>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	1c5a      	adds	r2, r3, #1
 80017ae:	4907      	ldr	r1, [pc, #28]	; (80017cc <task_display7SEG+0x28>)
 80017b0:	600a      	str	r2, [r1, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fce2 	bl	800117c <showTime>
	if(led_idx >=6) led_idx = 0;
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <task_display7SEG+0x28>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b05      	cmp	r3, #5
 80017be:	dd02      	ble.n	80017c6 <task_display7SEG+0x22>
 80017c0:	4b02      	ldr	r3, [pc, #8]	; (80017cc <task_display7SEG+0x28>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200000d0 	.word	0x200000d0

080017d0 <task_updateCountdown>:

void task_updateCountdown() {
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
	updateCountdown();
 80017d4:	f7ff fd2a 	bl	800122c <updateCountdown>
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}

080017dc <task_toggleTest>:

void task_toggleTest(){
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA,RED_LED_TEST_Pin | YEL_LED_TEST_Pin | GREEN_LED_TEST_Pin);
 80017e0:	210e      	movs	r1, #14
 80017e2:	4802      	ldr	r0, [pc, #8]	; (80017ec <task_toggleTest+0x10>)
 80017e4:	f000 fb55 	bl	8001e92 <HAL_GPIO_TogglePin>
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40010800 	.word	0x40010800

080017f0 <task_checkNoReact>:

void task_checkNoReact(void) {
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
    if ( timeNoReactMs > 0) {
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <task_checkNoReact+0x20>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d004      	beq.n	8001806 <task_checkNoReact+0x16>
        timeNoReactMs-=10;
 80017fc:	4b04      	ldr	r3, [pc, #16]	; (8001810 <task_checkNoReact+0x20>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3b0a      	subs	r3, #10
 8001802:	4a03      	ldr	r2, [pc, #12]	; (8001810 <task_checkNoReact+0x20>)
 8001804:	6013      	str	r3, [r2, #0]
    }
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	200000cc 	.word	0x200000cc

08001814 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001814:	f7ff ff6e 	bl	80016f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001818:	480b      	ldr	r0, [pc, #44]	; (8001848 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800181a:	490c      	ldr	r1, [pc, #48]	; (800184c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800181c:	4a0c      	ldr	r2, [pc, #48]	; (8001850 <LoopFillZerobss+0x16>)
  movs r3, #0
 800181e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001820:	e002      	b.n	8001828 <LoopCopyDataInit>

08001822 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001822:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001824:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001826:	3304      	adds	r3, #4

08001828 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001828:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800182a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800182c:	d3f9      	bcc.n	8001822 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800182e:	4a09      	ldr	r2, [pc, #36]	; (8001854 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001830:	4c09      	ldr	r4, [pc, #36]	; (8001858 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001832:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001834:	e001      	b.n	800183a <LoopFillZerobss>

08001836 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001836:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001838:	3204      	adds	r2, #4

0800183a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800183a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800183c:	d3fb      	bcc.n	8001836 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800183e:	f001 faff 	bl	8002e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001842:	f7fe fe73 	bl	800052c <main>
  bx lr
 8001846:	4770      	bx	lr
  ldr r0, =_sdata
 8001848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800184c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001850:	08003084 	.word	0x08003084
  ldr r2, =_sbss
 8001854:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001858:	2000019c 	.word	0x2000019c

0800185c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800185c:	e7fe      	b.n	800185c <ADC1_2_IRQHandler>
	...

08001860 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001864:	4b08      	ldr	r3, [pc, #32]	; (8001888 <HAL_Init+0x28>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a07      	ldr	r2, [pc, #28]	; (8001888 <HAL_Init+0x28>)
 800186a:	f043 0310 	orr.w	r3, r3, #16
 800186e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001870:	2003      	movs	r0, #3
 8001872:	f000 f923 	bl	8001abc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001876:	200f      	movs	r0, #15
 8001878:	f000 f808 	bl	800188c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800187c:	f7ff fe7c 	bl	8001578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40022000 	.word	0x40022000

0800188c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001894:	4b12      	ldr	r3, [pc, #72]	; (80018e0 <HAL_InitTick+0x54>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <HAL_InitTick+0x58>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	4619      	mov	r1, r3
 800189e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 f93b 	bl	8001b26 <HAL_SYSTICK_Config>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e00e      	b.n	80018d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b0f      	cmp	r3, #15
 80018be:	d80a      	bhi.n	80018d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c0:	2200      	movs	r2, #0
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	f04f 30ff 	mov.w	r0, #4294967295
 80018c8:	f000 f903 	bl	8001ad2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018cc:	4a06      	ldr	r2, [pc, #24]	; (80018e8 <HAL_InitTick+0x5c>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018d2:	2300      	movs	r3, #0
 80018d4:	e000      	b.n	80018d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000014 	.word	0x20000014
 80018e4:	2000001c 	.word	0x2000001c
 80018e8:	20000018 	.word	0x20000018

080018ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <HAL_IncTick+0x1c>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	461a      	mov	r2, r3
 80018f6:	4b05      	ldr	r3, [pc, #20]	; (800190c <HAL_IncTick+0x20>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4413      	add	r3, r2
 80018fc:	4a03      	ldr	r2, [pc, #12]	; (800190c <HAL_IncTick+0x20>)
 80018fe:	6013      	str	r3, [r2, #0]
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr
 8001908:	2000001c 	.word	0x2000001c
 800190c:	20000188 	.word	0x20000188

08001910 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return uwTick;
 8001914:	4b02      	ldr	r3, [pc, #8]	; (8001920 <HAL_GetTick+0x10>)
 8001916:	681b      	ldr	r3, [r3, #0]
}
 8001918:	4618      	mov	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr
 8001920:	20000188 	.word	0x20000188

08001924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001934:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001940:	4013      	ands	r3, r2
 8001942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800194c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001956:	4a04      	ldr	r2, [pc, #16]	; (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	60d3      	str	r3, [r2, #12]
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001970:	4b04      	ldr	r3, [pc, #16]	; (8001984 <__NVIC_GetPriorityGrouping+0x18>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	0a1b      	lsrs	r3, r3, #8
 8001976:	f003 0307 	and.w	r3, r3, #7
}
 800197a:	4618      	mov	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	2b00      	cmp	r3, #0
 8001998:	db0b      	blt.n	80019b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	f003 021f 	and.w	r2, r3, #31
 80019a0:	4906      	ldr	r1, [pc, #24]	; (80019bc <__NVIC_EnableIRQ+0x34>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	095b      	lsrs	r3, r3, #5
 80019a8:	2001      	movs	r0, #1
 80019aa:	fa00 f202 	lsl.w	r2, r0, r2
 80019ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	e000e100 	.word	0xe000e100

080019c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	6039      	str	r1, [r7, #0]
 80019ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	db0a      	blt.n	80019ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	490c      	ldr	r1, [pc, #48]	; (8001a0c <__NVIC_SetPriority+0x4c>)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	440b      	add	r3, r1
 80019e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e8:	e00a      	b.n	8001a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4908      	ldr	r1, [pc, #32]	; (8001a10 <__NVIC_SetPriority+0x50>)
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	3b04      	subs	r3, #4
 80019f8:	0112      	lsls	r2, r2, #4
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	440b      	add	r3, r1
 80019fe:	761a      	strb	r2, [r3, #24]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	e000e100 	.word	0xe000e100
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	; 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f1c3 0307 	rsb	r3, r3, #7
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	bf28      	it	cs
 8001a32:	2304      	movcs	r3, #4
 8001a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d902      	bls.n	8001a44 <NVIC_EncodePriority+0x30>
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	3b03      	subs	r3, #3
 8001a42:	e000      	b.n	8001a46 <NVIC_EncodePriority+0x32>
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	f04f 32ff 	mov.w	r2, #4294967295
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43da      	mvns	r2, r3
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	401a      	ands	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	43d9      	mvns	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a6c:	4313      	orrs	r3, r2
         );
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3724      	adds	r7, #36	; 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr

08001a78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a88:	d301      	bcc.n	8001a8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e00f      	b.n	8001aae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <SysTick_Config+0x40>)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a96:	210f      	movs	r1, #15
 8001a98:	f04f 30ff 	mov.w	r0, #4294967295
 8001a9c:	f7ff ff90 	bl	80019c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa0:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <SysTick_Config+0x40>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aa6:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <SysTick_Config+0x40>)
 8001aa8:	2207      	movs	r2, #7
 8001aaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	e000e010 	.word	0xe000e010

08001abc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ff2d 	bl	8001924 <__NVIC_SetPriorityGrouping>
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b086      	sub	sp, #24
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	4603      	mov	r3, r0
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	607a      	str	r2, [r7, #4]
 8001ade:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae4:	f7ff ff42 	bl	800196c <__NVIC_GetPriorityGrouping>
 8001ae8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	68b9      	ldr	r1, [r7, #8]
 8001aee:	6978      	ldr	r0, [r7, #20]
 8001af0:	f7ff ff90 	bl	8001a14 <NVIC_EncodePriority>
 8001af4:	4602      	mov	r2, r0
 8001af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001afa:	4611      	mov	r1, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff5f 	bl	80019c0 <__NVIC_SetPriority>
}
 8001b02:	bf00      	nop
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	4603      	mov	r3, r0
 8001b12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff ff35 	bl	8001988 <__NVIC_EnableIRQ>
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b082      	sub	sp, #8
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f7ff ffa2 	bl	8001a78 <SysTick_Config>
 8001b34:	4603      	mov	r3, r0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b08b      	sub	sp, #44	; 0x2c
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b52:	e148      	b.n	8001de6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b54:	2201      	movs	r2, #1
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	69fa      	ldr	r2, [r7, #28]
 8001b64:	4013      	ands	r3, r2
 8001b66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	f040 8137 	bne.w	8001de0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	4aa3      	ldr	r2, [pc, #652]	; (8001e04 <HAL_GPIO_Init+0x2c4>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d05e      	beq.n	8001c3a <HAL_GPIO_Init+0xfa>
 8001b7c:	4aa1      	ldr	r2, [pc, #644]	; (8001e04 <HAL_GPIO_Init+0x2c4>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d875      	bhi.n	8001c6e <HAL_GPIO_Init+0x12e>
 8001b82:	4aa1      	ldr	r2, [pc, #644]	; (8001e08 <HAL_GPIO_Init+0x2c8>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d058      	beq.n	8001c3a <HAL_GPIO_Init+0xfa>
 8001b88:	4a9f      	ldr	r2, [pc, #636]	; (8001e08 <HAL_GPIO_Init+0x2c8>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d86f      	bhi.n	8001c6e <HAL_GPIO_Init+0x12e>
 8001b8e:	4a9f      	ldr	r2, [pc, #636]	; (8001e0c <HAL_GPIO_Init+0x2cc>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d052      	beq.n	8001c3a <HAL_GPIO_Init+0xfa>
 8001b94:	4a9d      	ldr	r2, [pc, #628]	; (8001e0c <HAL_GPIO_Init+0x2cc>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d869      	bhi.n	8001c6e <HAL_GPIO_Init+0x12e>
 8001b9a:	4a9d      	ldr	r2, [pc, #628]	; (8001e10 <HAL_GPIO_Init+0x2d0>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d04c      	beq.n	8001c3a <HAL_GPIO_Init+0xfa>
 8001ba0:	4a9b      	ldr	r2, [pc, #620]	; (8001e10 <HAL_GPIO_Init+0x2d0>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d863      	bhi.n	8001c6e <HAL_GPIO_Init+0x12e>
 8001ba6:	4a9b      	ldr	r2, [pc, #620]	; (8001e14 <HAL_GPIO_Init+0x2d4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d046      	beq.n	8001c3a <HAL_GPIO_Init+0xfa>
 8001bac:	4a99      	ldr	r2, [pc, #612]	; (8001e14 <HAL_GPIO_Init+0x2d4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d85d      	bhi.n	8001c6e <HAL_GPIO_Init+0x12e>
 8001bb2:	2b12      	cmp	r3, #18
 8001bb4:	d82a      	bhi.n	8001c0c <HAL_GPIO_Init+0xcc>
 8001bb6:	2b12      	cmp	r3, #18
 8001bb8:	d859      	bhi.n	8001c6e <HAL_GPIO_Init+0x12e>
 8001bba:	a201      	add	r2, pc, #4	; (adr r2, 8001bc0 <HAL_GPIO_Init+0x80>)
 8001bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc0:	08001c3b 	.word	0x08001c3b
 8001bc4:	08001c15 	.word	0x08001c15
 8001bc8:	08001c27 	.word	0x08001c27
 8001bcc:	08001c69 	.word	0x08001c69
 8001bd0:	08001c6f 	.word	0x08001c6f
 8001bd4:	08001c6f 	.word	0x08001c6f
 8001bd8:	08001c6f 	.word	0x08001c6f
 8001bdc:	08001c6f 	.word	0x08001c6f
 8001be0:	08001c6f 	.word	0x08001c6f
 8001be4:	08001c6f 	.word	0x08001c6f
 8001be8:	08001c6f 	.word	0x08001c6f
 8001bec:	08001c6f 	.word	0x08001c6f
 8001bf0:	08001c6f 	.word	0x08001c6f
 8001bf4:	08001c6f 	.word	0x08001c6f
 8001bf8:	08001c6f 	.word	0x08001c6f
 8001bfc:	08001c6f 	.word	0x08001c6f
 8001c00:	08001c6f 	.word	0x08001c6f
 8001c04:	08001c1d 	.word	0x08001c1d
 8001c08:	08001c31 	.word	0x08001c31
 8001c0c:	4a82      	ldr	r2, [pc, #520]	; (8001e18 <HAL_GPIO_Init+0x2d8>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d013      	beq.n	8001c3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c12:	e02c      	b.n	8001c6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	623b      	str	r3, [r7, #32]
          break;
 8001c1a:	e029      	b.n	8001c70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	3304      	adds	r3, #4
 8001c22:	623b      	str	r3, [r7, #32]
          break;
 8001c24:	e024      	b.n	8001c70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	3308      	adds	r3, #8
 8001c2c:	623b      	str	r3, [r7, #32]
          break;
 8001c2e:	e01f      	b.n	8001c70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	330c      	adds	r3, #12
 8001c36:	623b      	str	r3, [r7, #32]
          break;
 8001c38:	e01a      	b.n	8001c70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d102      	bne.n	8001c48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c42:	2304      	movs	r3, #4
 8001c44:	623b      	str	r3, [r7, #32]
          break;
 8001c46:	e013      	b.n	8001c70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d105      	bne.n	8001c5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c50:	2308      	movs	r3, #8
 8001c52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	69fa      	ldr	r2, [r7, #28]
 8001c58:	611a      	str	r2, [r3, #16]
          break;
 8001c5a:	e009      	b.n	8001c70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69fa      	ldr	r2, [r7, #28]
 8001c64:	615a      	str	r2, [r3, #20]
          break;
 8001c66:	e003      	b.n	8001c70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	623b      	str	r3, [r7, #32]
          break;
 8001c6c:	e000      	b.n	8001c70 <HAL_GPIO_Init+0x130>
          break;
 8001c6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	2bff      	cmp	r3, #255	; 0xff
 8001c74:	d801      	bhi.n	8001c7a <HAL_GPIO_Init+0x13a>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	e001      	b.n	8001c7e <HAL_GPIO_Init+0x13e>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	2bff      	cmp	r3, #255	; 0xff
 8001c84:	d802      	bhi.n	8001c8c <HAL_GPIO_Init+0x14c>
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	e002      	b.n	8001c92 <HAL_GPIO_Init+0x152>
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	3b08      	subs	r3, #8
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	210f      	movs	r1, #15
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	401a      	ands	r2, r3
 8001ca4:	6a39      	ldr	r1, [r7, #32]
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cac:	431a      	orrs	r2, r3
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 8090 	beq.w	8001de0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cc0:	4b56      	ldr	r3, [pc, #344]	; (8001e1c <HAL_GPIO_Init+0x2dc>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a55      	ldr	r2, [pc, #340]	; (8001e1c <HAL_GPIO_Init+0x2dc>)
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b53      	ldr	r3, [pc, #332]	; (8001e1c <HAL_GPIO_Init+0x2dc>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cd8:	4a51      	ldr	r2, [pc, #324]	; (8001e20 <HAL_GPIO_Init+0x2e0>)
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	089b      	lsrs	r3, r3, #2
 8001cde:	3302      	adds	r3, #2
 8001ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	f003 0303 	and.w	r3, r3, #3
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	220f      	movs	r2, #15
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a49      	ldr	r2, [pc, #292]	; (8001e24 <HAL_GPIO_Init+0x2e4>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d00d      	beq.n	8001d20 <HAL_GPIO_Init+0x1e0>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a48      	ldr	r2, [pc, #288]	; (8001e28 <HAL_GPIO_Init+0x2e8>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d007      	beq.n	8001d1c <HAL_GPIO_Init+0x1dc>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a47      	ldr	r2, [pc, #284]	; (8001e2c <HAL_GPIO_Init+0x2ec>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d101      	bne.n	8001d18 <HAL_GPIO_Init+0x1d8>
 8001d14:	2302      	movs	r3, #2
 8001d16:	e004      	b.n	8001d22 <HAL_GPIO_Init+0x1e2>
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e002      	b.n	8001d22 <HAL_GPIO_Init+0x1e2>
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <HAL_GPIO_Init+0x1e2>
 8001d20:	2300      	movs	r3, #0
 8001d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d24:	f002 0203 	and.w	r2, r2, #3
 8001d28:	0092      	lsls	r2, r2, #2
 8001d2a:	4093      	lsls	r3, r2
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d32:	493b      	ldr	r1, [pc, #236]	; (8001e20 <HAL_GPIO_Init+0x2e0>)
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	089b      	lsrs	r3, r3, #2
 8001d38:	3302      	adds	r3, #2
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d006      	beq.n	8001d5a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d4c:	4b38      	ldr	r3, [pc, #224]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	4937      	ldr	r1, [pc, #220]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	608b      	str	r3, [r1, #8]
 8001d58:	e006      	b.n	8001d68 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d5a:	4b35      	ldr	r3, [pc, #212]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	4933      	ldr	r1, [pc, #204]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d64:	4013      	ands	r3, r2
 8001d66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d006      	beq.n	8001d82 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d74:	4b2e      	ldr	r3, [pc, #184]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	492d      	ldr	r1, [pc, #180]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	60cb      	str	r3, [r1, #12]
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d82:	4b2b      	ldr	r3, [pc, #172]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d84:	68da      	ldr	r2, [r3, #12]
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	4929      	ldr	r1, [pc, #164]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d006      	beq.n	8001daa <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d9c:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	4923      	ldr	r1, [pc, #140]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	604b      	str	r3, [r1, #4]
 8001da8:	e006      	b.n	8001db8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001daa:	4b21      	ldr	r3, [pc, #132]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	43db      	mvns	r3, r3
 8001db2:	491f      	ldr	r1, [pc, #124]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001db4:	4013      	ands	r3, r2
 8001db6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d006      	beq.n	8001dd2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	4919      	ldr	r1, [pc, #100]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]
 8001dd0:	e006      	b.n	8001de0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dd2:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	4915      	ldr	r1, [pc, #84]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de2:	3301      	adds	r3, #1
 8001de4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	fa22 f303 	lsr.w	r3, r2, r3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f47f aeaf 	bne.w	8001b54 <HAL_GPIO_Init+0x14>
  }
}
 8001df6:	bf00      	nop
 8001df8:	bf00      	nop
 8001dfa:	372c      	adds	r7, #44	; 0x2c
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	10320000 	.word	0x10320000
 8001e08:	10310000 	.word	0x10310000
 8001e0c:	10220000 	.word	0x10220000
 8001e10:	10210000 	.word	0x10210000
 8001e14:	10120000 	.word	0x10120000
 8001e18:	10110000 	.word	0x10110000
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40010000 	.word	0x40010000
 8001e24:	40010800 	.word	0x40010800
 8001e28:	40010c00 	.word	0x40010c00
 8001e2c:	40011000 	.word	0x40011000
 8001e30:	40010400 	.word	0x40010400

08001e34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	887b      	ldrh	r3, [r7, #2]
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d002      	beq.n	8001e52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	73fb      	strb	r3, [r7, #15]
 8001e50:	e001      	b.n	8001e56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e52:	2300      	movs	r3, #0
 8001e54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr

08001e62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	807b      	strh	r3, [r7, #2]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e72:	787b      	ldrb	r3, [r7, #1]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d003      	beq.n	8001e80 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e78:	887a      	ldrh	r2, [r7, #2]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e7e:	e003      	b.n	8001e88 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e80:	887b      	ldrh	r3, [r7, #2]
 8001e82:	041a      	lsls	r2, r3, #16
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	611a      	str	r2, [r3, #16]
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr

08001e92 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b085      	sub	sp, #20
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea4:	887a      	ldrh	r2, [r7, #2]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	041a      	lsls	r2, r3, #16
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	43d9      	mvns	r1, r3
 8001eb0:	887b      	ldrh	r3, [r7, #2]
 8001eb2:	400b      	ands	r3, r1
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	611a      	str	r2, [r3, #16]
}
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e26c      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 8087 	beq.w	8001ff2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ee4:	4b92      	ldr	r3, [pc, #584]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 030c 	and.w	r3, r3, #12
 8001eec:	2b04      	cmp	r3, #4
 8001eee:	d00c      	beq.n	8001f0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ef0:	4b8f      	ldr	r3, [pc, #572]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f003 030c 	and.w	r3, r3, #12
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d112      	bne.n	8001f22 <HAL_RCC_OscConfig+0x5e>
 8001efc:	4b8c      	ldr	r3, [pc, #560]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f08:	d10b      	bne.n	8001f22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f0a:	4b89      	ldr	r3, [pc, #548]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d06c      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x12c>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d168      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e246      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f2a:	d106      	bne.n	8001f3a <HAL_RCC_OscConfig+0x76>
 8001f2c:	4b80      	ldr	r3, [pc, #512]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a7f      	ldr	r2, [pc, #508]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	e02e      	b.n	8001f98 <HAL_RCC_OscConfig+0xd4>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d10c      	bne.n	8001f5c <HAL_RCC_OscConfig+0x98>
 8001f42:	4b7b      	ldr	r3, [pc, #492]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a7a      	ldr	r2, [pc, #488]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	4b78      	ldr	r3, [pc, #480]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a77      	ldr	r2, [pc, #476]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e01d      	b.n	8001f98 <HAL_RCC_OscConfig+0xd4>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f64:	d10c      	bne.n	8001f80 <HAL_RCC_OscConfig+0xbc>
 8001f66:	4b72      	ldr	r3, [pc, #456]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a71      	ldr	r2, [pc, #452]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	4b6f      	ldr	r3, [pc, #444]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a6e      	ldr	r2, [pc, #440]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	e00b      	b.n	8001f98 <HAL_RCC_OscConfig+0xd4>
 8001f80:	4b6b      	ldr	r3, [pc, #428]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a6a      	ldr	r2, [pc, #424]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b68      	ldr	r3, [pc, #416]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a67      	ldr	r2, [pc, #412]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d013      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7ff fcb6 	bl	8001910 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa8:	f7ff fcb2 	bl	8001910 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b64      	cmp	r3, #100	; 0x64
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e1fa      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fba:	4b5d      	ldr	r3, [pc, #372]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0xe4>
 8001fc6:	e014      	b.n	8001ff2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc8:	f7ff fca2 	bl	8001910 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd0:	f7ff fc9e 	bl	8001910 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b64      	cmp	r3, #100	; 0x64
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e1e6      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe2:	4b53      	ldr	r3, [pc, #332]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x10c>
 8001fee:	e000      	b.n	8001ff2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d063      	beq.n	80020c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ffe:	4b4c      	ldr	r3, [pc, #304]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 030c 	and.w	r3, r3, #12
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00b      	beq.n	8002022 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800200a:	4b49      	ldr	r3, [pc, #292]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	2b08      	cmp	r3, #8
 8002014:	d11c      	bne.n	8002050 <HAL_RCC_OscConfig+0x18c>
 8002016:	4b46      	ldr	r3, [pc, #280]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d116      	bne.n	8002050 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002022:	4b43      	ldr	r3, [pc, #268]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d005      	beq.n	800203a <HAL_RCC_OscConfig+0x176>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d001      	beq.n	800203a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e1ba      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800203a:	4b3d      	ldr	r3, [pc, #244]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	4939      	ldr	r1, [pc, #228]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 800204a:	4313      	orrs	r3, r2
 800204c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800204e:	e03a      	b.n	80020c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d020      	beq.n	800209a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002058:	4b36      	ldr	r3, [pc, #216]	; (8002134 <HAL_RCC_OscConfig+0x270>)
 800205a:	2201      	movs	r2, #1
 800205c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205e:	f7ff fc57 	bl	8001910 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002066:	f7ff fc53 	bl	8001910 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e19b      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002078:	4b2d      	ldr	r3, [pc, #180]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f0      	beq.n	8002066 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002084:	4b2a      	ldr	r3, [pc, #168]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	695b      	ldr	r3, [r3, #20]
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	4927      	ldr	r1, [pc, #156]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 8002094:	4313      	orrs	r3, r2
 8002096:	600b      	str	r3, [r1, #0]
 8002098:	e015      	b.n	80020c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800209a:	4b26      	ldr	r3, [pc, #152]	; (8002134 <HAL_RCC_OscConfig+0x270>)
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a0:	f7ff fc36 	bl	8001910 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a8:	f7ff fc32 	bl	8001910 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e17a      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ba:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f0      	bne.n	80020a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0308 	and.w	r3, r3, #8
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d03a      	beq.n	8002148 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d019      	beq.n	800210e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020da:	4b17      	ldr	r3, [pc, #92]	; (8002138 <HAL_RCC_OscConfig+0x274>)
 80020dc:	2201      	movs	r2, #1
 80020de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e0:	f7ff fc16 	bl	8001910 <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020e8:	f7ff fc12 	bl	8001910 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e15a      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fa:	4b0d      	ldr	r3, [pc, #52]	; (8002130 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f0      	beq.n	80020e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002106:	2001      	movs	r0, #1
 8002108:	f000 fa9a 	bl	8002640 <RCC_Delay>
 800210c:	e01c      	b.n	8002148 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800210e:	4b0a      	ldr	r3, [pc, #40]	; (8002138 <HAL_RCC_OscConfig+0x274>)
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002114:	f7ff fbfc 	bl	8001910 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800211a:	e00f      	b.n	800213c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800211c:	f7ff fbf8 	bl	8001910 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d908      	bls.n	800213c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e140      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000
 8002134:	42420000 	.word	0x42420000
 8002138:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800213c:	4b9e      	ldr	r3, [pc, #632]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1e9      	bne.n	800211c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 80a6 	beq.w	80022a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800215a:	4b97      	ldr	r3, [pc, #604]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d10d      	bne.n	8002182 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002166:	4b94      	ldr	r3, [pc, #592]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4a93      	ldr	r2, [pc, #588]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002170:	61d3      	str	r3, [r2, #28]
 8002172:	4b91      	ldr	r3, [pc, #580]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217a:	60bb      	str	r3, [r7, #8]
 800217c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800217e:	2301      	movs	r3, #1
 8002180:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002182:	4b8e      	ldr	r3, [pc, #568]	; (80023bc <HAL_RCC_OscConfig+0x4f8>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800218a:	2b00      	cmp	r3, #0
 800218c:	d118      	bne.n	80021c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800218e:	4b8b      	ldr	r3, [pc, #556]	; (80023bc <HAL_RCC_OscConfig+0x4f8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a8a      	ldr	r2, [pc, #552]	; (80023bc <HAL_RCC_OscConfig+0x4f8>)
 8002194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800219a:	f7ff fbb9 	bl	8001910 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a2:	f7ff fbb5 	bl	8001910 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b64      	cmp	r3, #100	; 0x64
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e0fd      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	4b81      	ldr	r3, [pc, #516]	; (80023bc <HAL_RCC_OscConfig+0x4f8>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d106      	bne.n	80021d6 <HAL_RCC_OscConfig+0x312>
 80021c8:	4b7b      	ldr	r3, [pc, #492]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	4a7a      	ldr	r2, [pc, #488]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	6213      	str	r3, [r2, #32]
 80021d4:	e02d      	b.n	8002232 <HAL_RCC_OscConfig+0x36e>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10c      	bne.n	80021f8 <HAL_RCC_OscConfig+0x334>
 80021de:	4b76      	ldr	r3, [pc, #472]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80021e0:	6a1b      	ldr	r3, [r3, #32]
 80021e2:	4a75      	ldr	r2, [pc, #468]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80021e4:	f023 0301 	bic.w	r3, r3, #1
 80021e8:	6213      	str	r3, [r2, #32]
 80021ea:	4b73      	ldr	r3, [pc, #460]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	4a72      	ldr	r2, [pc, #456]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80021f0:	f023 0304 	bic.w	r3, r3, #4
 80021f4:	6213      	str	r3, [r2, #32]
 80021f6:	e01c      	b.n	8002232 <HAL_RCC_OscConfig+0x36e>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	2b05      	cmp	r3, #5
 80021fe:	d10c      	bne.n	800221a <HAL_RCC_OscConfig+0x356>
 8002200:	4b6d      	ldr	r3, [pc, #436]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	4a6c      	ldr	r2, [pc, #432]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002206:	f043 0304 	orr.w	r3, r3, #4
 800220a:	6213      	str	r3, [r2, #32]
 800220c:	4b6a      	ldr	r3, [pc, #424]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4a69      	ldr	r2, [pc, #420]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002212:	f043 0301 	orr.w	r3, r3, #1
 8002216:	6213      	str	r3, [r2, #32]
 8002218:	e00b      	b.n	8002232 <HAL_RCC_OscConfig+0x36e>
 800221a:	4b67      	ldr	r3, [pc, #412]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	4a66      	ldr	r2, [pc, #408]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	f023 0301 	bic.w	r3, r3, #1
 8002224:	6213      	str	r3, [r2, #32]
 8002226:	4b64      	ldr	r3, [pc, #400]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	4a63      	ldr	r2, [pc, #396]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800222c:	f023 0304 	bic.w	r3, r3, #4
 8002230:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d015      	beq.n	8002266 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223a:	f7ff fb69 	bl	8001910 <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002242:	f7ff fb65 	bl	8001910 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002250:	4293      	cmp	r3, r2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e0ab      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002258:	4b57      	ldr	r3, [pc, #348]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0ee      	beq.n	8002242 <HAL_RCC_OscConfig+0x37e>
 8002264:	e014      	b.n	8002290 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002266:	f7ff fb53 	bl	8001910 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800226c:	e00a      	b.n	8002284 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f7ff fb4f 	bl	8001910 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f241 3288 	movw	r2, #5000	; 0x1388
 800227c:	4293      	cmp	r3, r2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e095      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002284:	4b4c      	ldr	r3, [pc, #304]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1ee      	bne.n	800226e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002290:	7dfb      	ldrb	r3, [r7, #23]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d105      	bne.n	80022a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002296:	4b48      	ldr	r3, [pc, #288]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	4a47      	ldr	r2, [pc, #284]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800229c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f000 8081 	beq.w	80023ae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ac:	4b42      	ldr	r3, [pc, #264]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 030c 	and.w	r3, r3, #12
 80022b4:	2b08      	cmp	r3, #8
 80022b6:	d061      	beq.n	800237c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d146      	bne.n	800234e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c0:	4b3f      	ldr	r3, [pc, #252]	; (80023c0 <HAL_RCC_OscConfig+0x4fc>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c6:	f7ff fb23 	bl	8001910 <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ce:	f7ff fb1f 	bl	8001910 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e067      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e0:	4b35      	ldr	r3, [pc, #212]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f0      	bne.n	80022ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022f4:	d108      	bne.n	8002308 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022f6:	4b30      	ldr	r3, [pc, #192]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	492d      	ldr	r1, [pc, #180]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002304:	4313      	orrs	r3, r2
 8002306:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002308:	4b2b      	ldr	r3, [pc, #172]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a19      	ldr	r1, [r3, #32]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002318:	430b      	orrs	r3, r1
 800231a:	4927      	ldr	r1, [pc, #156]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800231c:	4313      	orrs	r3, r2
 800231e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002320:	4b27      	ldr	r3, [pc, #156]	; (80023c0 <HAL_RCC_OscConfig+0x4fc>)
 8002322:	2201      	movs	r2, #1
 8002324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002326:	f7ff faf3 	bl	8001910 <HAL_GetTick>
 800232a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800232c:	e008      	b.n	8002340 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800232e:	f7ff faef 	bl	8001910 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e037      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002340:	4b1d      	ldr	r3, [pc, #116]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0f0      	beq.n	800232e <HAL_RCC_OscConfig+0x46a>
 800234c:	e02f      	b.n	80023ae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800234e:	4b1c      	ldr	r3, [pc, #112]	; (80023c0 <HAL_RCC_OscConfig+0x4fc>)
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002354:	f7ff fadc 	bl	8001910 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800235c:	f7ff fad8 	bl	8001910 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e020      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800236e:	4b12      	ldr	r3, [pc, #72]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x498>
 800237a:	e018      	b.n	80023ae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e013      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002388:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <HAL_RCC_OscConfig+0x4f4>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	429a      	cmp	r2, r3
 800239a:	d106      	bne.n	80023aa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d001      	beq.n	80023ae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40007000 	.word	0x40007000
 80023c0:	42420060 	.word	0x42420060

080023c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e0d0      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023d8:	4b6a      	ldr	r3, [pc, #424]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d910      	bls.n	8002408 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e6:	4b67      	ldr	r3, [pc, #412]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 0207 	bic.w	r2, r3, #7
 80023ee:	4965      	ldr	r1, [pc, #404]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b63      	ldr	r3, [pc, #396]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0b8      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d020      	beq.n	8002456 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002420:	4b59      	ldr	r3, [pc, #356]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	4a58      	ldr	r2, [pc, #352]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800242a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002438:	4b53      	ldr	r3, [pc, #332]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	4a52      	ldr	r2, [pc, #328]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002442:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002444:	4b50      	ldr	r3, [pc, #320]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	494d      	ldr	r1, [pc, #308]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	4313      	orrs	r3, r2
 8002454:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d040      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246a:	4b47      	ldr	r3, [pc, #284]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d115      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e07f      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d107      	bne.n	8002492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002482:	4b41      	ldr	r3, [pc, #260]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d109      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e073      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002492:	4b3d      	ldr	r3, [pc, #244]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e06b      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a2:	4b39      	ldr	r3, [pc, #228]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f023 0203 	bic.w	r2, r3, #3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	4936      	ldr	r1, [pc, #216]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b4:	f7ff fa2c 	bl	8001910 <HAL_GetTick>
 80024b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	e00a      	b.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024bc:	f7ff fa28 	bl	8001910 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e053      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d2:	4b2d      	ldr	r3, [pc, #180]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 020c 	and.w	r2, r3, #12
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d1eb      	bne.n	80024bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024e4:	4b27      	ldr	r3, [pc, #156]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d210      	bcs.n	8002514 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f2:	4b24      	ldr	r3, [pc, #144]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f023 0207 	bic.w	r2, r3, #7
 80024fa:	4922      	ldr	r1, [pc, #136]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	4313      	orrs	r3, r2
 8002500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d001      	beq.n	8002514 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e032      	b.n	800257a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d008      	beq.n	8002532 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4916      	ldr	r1, [pc, #88]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800252e:	4313      	orrs	r3, r2
 8002530:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b00      	cmp	r3, #0
 800253c:	d009      	beq.n	8002552 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800253e:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	490e      	ldr	r1, [pc, #56]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800254e:	4313      	orrs	r3, r2
 8002550:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002552:	f000 f821 	bl	8002598 <HAL_RCC_GetSysClockFreq>
 8002556:	4602      	mov	r2, r0
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	490a      	ldr	r1, [pc, #40]	; (800258c <HAL_RCC_ClockConfig+0x1c8>)
 8002564:	5ccb      	ldrb	r3, [r1, r3]
 8002566:	fa22 f303 	lsr.w	r3, r2, r3
 800256a:	4a09      	ldr	r2, [pc, #36]	; (8002590 <HAL_RCC_ClockConfig+0x1cc>)
 800256c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800256e:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_RCC_ClockConfig+0x1d0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff f98a 	bl	800188c <HAL_InitTick>

  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40022000 	.word	0x40022000
 8002588:	40021000 	.word	0x40021000
 800258c:	08003058 	.word	0x08003058
 8002590:	20000014 	.word	0x20000014
 8002594:	20000018 	.word	0x20000018

08002598 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002598:	b480      	push	{r7}
 800259a:	b087      	sub	sp, #28
 800259c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
 80025a2:	2300      	movs	r3, #0
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	2300      	movs	r3, #0
 80025ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025b2:	4b1e      	ldr	r3, [pc, #120]	; (800262c <HAL_RCC_GetSysClockFreq+0x94>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d002      	beq.n	80025c8 <HAL_RCC_GetSysClockFreq+0x30>
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d003      	beq.n	80025ce <HAL_RCC_GetSysClockFreq+0x36>
 80025c6:	e027      	b.n	8002618 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025c8:	4b19      	ldr	r3, [pc, #100]	; (8002630 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ca:	613b      	str	r3, [r7, #16]
      break;
 80025cc:	e027      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	0c9b      	lsrs	r3, r3, #18
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	4a17      	ldr	r2, [pc, #92]	; (8002634 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025d8:	5cd3      	ldrb	r3, [r2, r3]
 80025da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d010      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025e6:	4b11      	ldr	r3, [pc, #68]	; (800262c <HAL_RCC_GetSysClockFreq+0x94>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	0c5b      	lsrs	r3, r3, #17
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	4a11      	ldr	r2, [pc, #68]	; (8002638 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025f2:	5cd3      	ldrb	r3, [r2, r3]
 80025f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a0d      	ldr	r2, [pc, #52]	; (8002630 <HAL_RCC_GetSysClockFreq+0x98>)
 80025fa:	fb02 f203 	mul.w	r2, r2, r3
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	fbb2 f3f3 	udiv	r3, r2, r3
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	e004      	b.n	8002612 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a0c      	ldr	r2, [pc, #48]	; (800263c <HAL_RCC_GetSysClockFreq+0xa4>)
 800260c:	fb02 f303 	mul.w	r3, r2, r3
 8002610:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	613b      	str	r3, [r7, #16]
      break;
 8002616:	e002      	b.n	800261e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <HAL_RCC_GetSysClockFreq+0x98>)
 800261a:	613b      	str	r3, [r7, #16]
      break;
 800261c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800261e:	693b      	ldr	r3, [r7, #16]
}
 8002620:	4618      	mov	r0, r3
 8002622:	371c      	adds	r7, #28
 8002624:	46bd      	mov	sp, r7
 8002626:	bc80      	pop	{r7}
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
 8002630:	007a1200 	.word	0x007a1200
 8002634:	08003068 	.word	0x08003068
 8002638:	08003078 	.word	0x08003078
 800263c:	003d0900 	.word	0x003d0900

08002640 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002648:	4b0a      	ldr	r3, [pc, #40]	; (8002674 <RCC_Delay+0x34>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0a      	ldr	r2, [pc, #40]	; (8002678 <RCC_Delay+0x38>)
 800264e:	fba2 2303 	umull	r2, r3, r2, r3
 8002652:	0a5b      	lsrs	r3, r3, #9
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	fb02 f303 	mul.w	r3, r2, r3
 800265a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800265c:	bf00      	nop
  }
  while (Delay --);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	1e5a      	subs	r2, r3, #1
 8002662:	60fa      	str	r2, [r7, #12]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f9      	bne.n	800265c <RCC_Delay+0x1c>
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	20000014 	.word	0x20000014
 8002678:	10624dd3 	.word	0x10624dd3

0800267c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e041      	b.n	8002712 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fe ff9a 	bl	80015dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2202      	movs	r2, #2
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3304      	adds	r3, #4
 80026b8:	4619      	mov	r1, r3
 80026ba:	4610      	mov	r0, r2
 80026bc:	f000 fa56 	bl	8002b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b01      	cmp	r3, #1
 800272e:	d001      	beq.n	8002734 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e035      	b.n	80027a0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68da      	ldr	r2, [r3, #12]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f042 0201 	orr.w	r2, r2, #1
 800274a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a16      	ldr	r2, [pc, #88]	; (80027ac <HAL_TIM_Base_Start_IT+0x90>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d009      	beq.n	800276a <HAL_TIM_Base_Start_IT+0x4e>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275e:	d004      	beq.n	800276a <HAL_TIM_Base_Start_IT+0x4e>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a12      	ldr	r2, [pc, #72]	; (80027b0 <HAL_TIM_Base_Start_IT+0x94>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d111      	bne.n	800278e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2b06      	cmp	r3, #6
 800277a:	d010      	beq.n	800279e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0201 	orr.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278c:	e007      	b.n	800279e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f042 0201 	orr.w	r2, r2, #1
 800279c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	40012c00 	.word	0x40012c00
 80027b0:	40000400 	.word	0x40000400

080027b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d020      	beq.n	8002818 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d01b      	beq.n	8002818 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f06f 0202 	mvn.w	r2, #2
 80027e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2201      	movs	r2, #1
 80027ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 f998 	bl	8002b34 <HAL_TIM_IC_CaptureCallback>
 8002804:	e005      	b.n	8002812 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f98b 	bl	8002b22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 f99a 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	2b00      	cmp	r3, #0
 8002820:	d020      	beq.n	8002864 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f003 0304 	and.w	r3, r3, #4
 8002828:	2b00      	cmp	r3, #0
 800282a:	d01b      	beq.n	8002864 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f06f 0204 	mvn.w	r2, #4
 8002834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2202      	movs	r2, #2
 800283a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f972 	bl	8002b34 <HAL_TIM_IC_CaptureCallback>
 8002850:	e005      	b.n	800285e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f000 f965 	bl	8002b22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f000 f974 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d020      	beq.n	80028b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f003 0308 	and.w	r3, r3, #8
 8002874:	2b00      	cmp	r3, #0
 8002876:	d01b      	beq.n	80028b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f06f 0208 	mvn.w	r2, #8
 8002880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2204      	movs	r2, #4
 8002886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	f003 0303 	and.w	r3, r3, #3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 f94c 	bl	8002b34 <HAL_TIM_IC_CaptureCallback>
 800289c:	e005      	b.n	80028aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f000 f93f 	bl	8002b22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f000 f94e 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	f003 0310 	and.w	r3, r3, #16
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d020      	beq.n	80028fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f003 0310 	and.w	r3, r3, #16
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d01b      	beq.n	80028fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f06f 0210 	mvn.w	r2, #16
 80028cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2208      	movs	r2, #8
 80028d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f926 	bl	8002b34 <HAL_TIM_IC_CaptureCallback>
 80028e8:	e005      	b.n	80028f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f919 	bl	8002b22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 f928 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00c      	beq.n	8002920 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f06f 0201 	mvn.w	r2, #1
 8002918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7fd ff5a 	bl	80007d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00c      	beq.n	8002944 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002930:	2b00      	cmp	r3, #0
 8002932:	d007      	beq.n	8002944 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800293c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 fa6f 	bl	8002e22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00c      	beq.n	8002968 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002954:	2b00      	cmp	r3, #0
 8002956:	d007      	beq.n	8002968 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 f8f8 	bl	8002b58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00c      	beq.n	800298c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	2b00      	cmp	r3, #0
 800297a:	d007      	beq.n	800298c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0220 	mvn.w	r2, #32
 8002984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 fa42 	bl	8002e10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800298c:	bf00      	nop
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800299e:	2300      	movs	r3, #0
 80029a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_TIM_ConfigClockSource+0x1c>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e0b4      	b.n	8002b1a <HAL_TIM_ConfigClockSource+0x186>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2202      	movs	r2, #2
 80029bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68ba      	ldr	r2, [r7, #8]
 80029de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029e8:	d03e      	beq.n	8002a68 <HAL_TIM_ConfigClockSource+0xd4>
 80029ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029ee:	f200 8087 	bhi.w	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 80029f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029f6:	f000 8086 	beq.w	8002b06 <HAL_TIM_ConfigClockSource+0x172>
 80029fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029fe:	d87f      	bhi.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 8002a00:	2b70      	cmp	r3, #112	; 0x70
 8002a02:	d01a      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0xa6>
 8002a04:	2b70      	cmp	r3, #112	; 0x70
 8002a06:	d87b      	bhi.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 8002a08:	2b60      	cmp	r3, #96	; 0x60
 8002a0a:	d050      	beq.n	8002aae <HAL_TIM_ConfigClockSource+0x11a>
 8002a0c:	2b60      	cmp	r3, #96	; 0x60
 8002a0e:	d877      	bhi.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 8002a10:	2b50      	cmp	r3, #80	; 0x50
 8002a12:	d03c      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0xfa>
 8002a14:	2b50      	cmp	r3, #80	; 0x50
 8002a16:	d873      	bhi.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 8002a18:	2b40      	cmp	r3, #64	; 0x40
 8002a1a:	d058      	beq.n	8002ace <HAL_TIM_ConfigClockSource+0x13a>
 8002a1c:	2b40      	cmp	r3, #64	; 0x40
 8002a1e:	d86f      	bhi.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 8002a20:	2b30      	cmp	r3, #48	; 0x30
 8002a22:	d064      	beq.n	8002aee <HAL_TIM_ConfigClockSource+0x15a>
 8002a24:	2b30      	cmp	r3, #48	; 0x30
 8002a26:	d86b      	bhi.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 8002a28:	2b20      	cmp	r3, #32
 8002a2a:	d060      	beq.n	8002aee <HAL_TIM_ConfigClockSource+0x15a>
 8002a2c:	2b20      	cmp	r3, #32
 8002a2e:	d867      	bhi.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d05c      	beq.n	8002aee <HAL_TIM_ConfigClockSource+0x15a>
 8002a34:	2b10      	cmp	r3, #16
 8002a36:	d05a      	beq.n	8002aee <HAL_TIM_ConfigClockSource+0x15a>
 8002a38:	e062      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6818      	ldr	r0, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	6899      	ldr	r1, [r3, #8]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	f000 f96a 	bl	8002d22 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	609a      	str	r2, [r3, #8]
      break;
 8002a66:	e04f      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6818      	ldr	r0, [r3, #0]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	6899      	ldr	r1, [r3, #8]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f000 f953 	bl	8002d22 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a8a:	609a      	str	r2, [r3, #8]
      break;
 8002a8c:	e03c      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6818      	ldr	r0, [r3, #0]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	6859      	ldr	r1, [r3, #4]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	f000 f8ca 	bl	8002c34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2150      	movs	r1, #80	; 0x50
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 f921 	bl	8002cee <TIM_ITRx_SetConfig>
      break;
 8002aac:	e02c      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6818      	ldr	r0, [r3, #0]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	6859      	ldr	r1, [r3, #4]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	461a      	mov	r2, r3
 8002abc:	f000 f8e8 	bl	8002c90 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2160      	movs	r1, #96	; 0x60
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 f911 	bl	8002cee <TIM_ITRx_SetConfig>
      break;
 8002acc:	e01c      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6818      	ldr	r0, [r3, #0]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	6859      	ldr	r1, [r3, #4]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	461a      	mov	r2, r3
 8002adc:	f000 f8aa 	bl	8002c34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2140      	movs	r1, #64	; 0x40
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 f901 	bl	8002cee <TIM_ITRx_SetConfig>
      break;
 8002aec:	e00c      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4619      	mov	r1, r3
 8002af8:	4610      	mov	r0, r2
 8002afa:	f000 f8f8 	bl	8002cee <TIM_ITRx_SetConfig>
      break;
 8002afe:	e003      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	73fb      	strb	r3, [r7, #15]
      break;
 8002b04:	e000      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b083      	sub	sp, #12
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr

08002b34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr

08002b46 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr
	...

08002b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a2b      	ldr	r2, [pc, #172]	; (8002c2c <TIM_Base_SetConfig+0xc0>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d007      	beq.n	8002b94 <TIM_Base_SetConfig+0x28>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b8a:	d003      	beq.n	8002b94 <TIM_Base_SetConfig+0x28>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a28      	ldr	r2, [pc, #160]	; (8002c30 <TIM_Base_SetConfig+0xc4>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d108      	bne.n	8002ba6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a20      	ldr	r2, [pc, #128]	; (8002c2c <TIM_Base_SetConfig+0xc0>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d007      	beq.n	8002bbe <TIM_Base_SetConfig+0x52>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb4:	d003      	beq.n	8002bbe <TIM_Base_SetConfig+0x52>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a1d      	ldr	r2, [pc, #116]	; (8002c30 <TIM_Base_SetConfig+0xc4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d108      	bne.n	8002bd0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a0d      	ldr	r2, [pc, #52]	; (8002c2c <TIM_Base_SetConfig+0xc0>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d103      	bne.n	8002c04 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	f023 0201 	bic.w	r2, r3, #1
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	611a      	str	r2, [r3, #16]
  }
}
 8002c22:	bf00      	nop
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr
 8002c2c:	40012c00 	.word	0x40012c00
 8002c30:	40000400 	.word	0x40000400

08002c34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b087      	sub	sp, #28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	f023 0201 	bic.w	r2, r3, #1
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f023 030a 	bic.w	r3, r3, #10
 8002c70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	621a      	str	r2, [r3, #32]
}
 8002c86:	bf00      	nop
 8002c88:	371c      	adds	r7, #28
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b087      	sub	sp, #28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	f023 0210 	bic.w	r2, r3, #16
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	031b      	lsls	r3, r3, #12
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ccc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	697a      	ldr	r2, [r7, #20]
 8002ce2:	621a      	str	r2, [r3, #32]
}
 8002ce4:	bf00      	nop
 8002ce6:	371c      	adds	r7, #28
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr

08002cee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b085      	sub	sp, #20
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
 8002cf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	f043 0307 	orr.w	r3, r3, #7
 8002d10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	609a      	str	r2, [r3, #8]
}
 8002d18:	bf00      	nop
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b087      	sub	sp, #28
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
 8002d2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d3c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	021a      	lsls	r2, r3, #8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	431a      	orrs	r2, r3
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	609a      	str	r2, [r3, #8]
}
 8002d56:	bf00      	nop
 8002d58:	371c      	adds	r7, #28
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr

08002d60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e041      	b.n	8002dfc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a14      	ldr	r2, [pc, #80]	; (8002e08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d009      	beq.n	8002dd0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc4:	d004      	beq.n	8002dd0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a10      	ldr	r2, [pc, #64]	; (8002e0c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d10c      	bne.n	8002dea <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40012c00 	.word	0x40012c00
 8002e0c:	40000400 	.word	0x40000400

08002e10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bc80      	pop	{r7}
 8002e20:	4770      	bx	lr

08002e22 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e22:	b480      	push	{r7}
 8002e24:	b083      	sub	sp, #12
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <__errno>:
 8002e34:	4b01      	ldr	r3, [pc, #4]	; (8002e3c <__errno+0x8>)
 8002e36:	6818      	ldr	r0, [r3, #0]
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	20000020 	.word	0x20000020

08002e40 <__libc_init_array>:
 8002e40:	b570      	push	{r4, r5, r6, lr}
 8002e42:	2600      	movs	r6, #0
 8002e44:	4d0c      	ldr	r5, [pc, #48]	; (8002e78 <__libc_init_array+0x38>)
 8002e46:	4c0d      	ldr	r4, [pc, #52]	; (8002e7c <__libc_init_array+0x3c>)
 8002e48:	1b64      	subs	r4, r4, r5
 8002e4a:	10a4      	asrs	r4, r4, #2
 8002e4c:	42a6      	cmp	r6, r4
 8002e4e:	d109      	bne.n	8002e64 <__libc_init_array+0x24>
 8002e50:	f000 f8f6 	bl	8003040 <_init>
 8002e54:	2600      	movs	r6, #0
 8002e56:	4d0a      	ldr	r5, [pc, #40]	; (8002e80 <__libc_init_array+0x40>)
 8002e58:	4c0a      	ldr	r4, [pc, #40]	; (8002e84 <__libc_init_array+0x44>)
 8002e5a:	1b64      	subs	r4, r4, r5
 8002e5c:	10a4      	asrs	r4, r4, #2
 8002e5e:	42a6      	cmp	r6, r4
 8002e60:	d105      	bne.n	8002e6e <__libc_init_array+0x2e>
 8002e62:	bd70      	pop	{r4, r5, r6, pc}
 8002e64:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e68:	4798      	blx	r3
 8002e6a:	3601      	adds	r6, #1
 8002e6c:	e7ee      	b.n	8002e4c <__libc_init_array+0xc>
 8002e6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e72:	4798      	blx	r3
 8002e74:	3601      	adds	r6, #1
 8002e76:	e7f2      	b.n	8002e5e <__libc_init_array+0x1e>
 8002e78:	0800307c 	.word	0x0800307c
 8002e7c:	0800307c 	.word	0x0800307c
 8002e80:	0800307c 	.word	0x0800307c
 8002e84:	08003080 	.word	0x08003080

08002e88 <malloc>:
 8002e88:	4b02      	ldr	r3, [pc, #8]	; (8002e94 <malloc+0xc>)
 8002e8a:	4601      	mov	r1, r0
 8002e8c:	6818      	ldr	r0, [r3, #0]
 8002e8e:	f000 b85f 	b.w	8002f50 <_malloc_r>
 8002e92:	bf00      	nop
 8002e94:	20000020 	.word	0x20000020

08002e98 <free>:
 8002e98:	4b02      	ldr	r3, [pc, #8]	; (8002ea4 <free+0xc>)
 8002e9a:	4601      	mov	r1, r0
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	f000 b80b 	b.w	8002eb8 <_free_r>
 8002ea2:	bf00      	nop
 8002ea4:	20000020 	.word	0x20000020

08002ea8 <memset>:
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	4402      	add	r2, r0
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d100      	bne.n	8002eb2 <memset+0xa>
 8002eb0:	4770      	bx	lr
 8002eb2:	f803 1b01 	strb.w	r1, [r3], #1
 8002eb6:	e7f9      	b.n	8002eac <memset+0x4>

08002eb8 <_free_r>:
 8002eb8:	b538      	push	{r3, r4, r5, lr}
 8002eba:	4605      	mov	r5, r0
 8002ebc:	2900      	cmp	r1, #0
 8002ebe:	d043      	beq.n	8002f48 <_free_r+0x90>
 8002ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ec4:	1f0c      	subs	r4, r1, #4
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	bfb8      	it	lt
 8002eca:	18e4      	addlt	r4, r4, r3
 8002ecc:	f000 f8aa 	bl	8003024 <__malloc_lock>
 8002ed0:	4a1e      	ldr	r2, [pc, #120]	; (8002f4c <_free_r+0x94>)
 8002ed2:	6813      	ldr	r3, [r2, #0]
 8002ed4:	4610      	mov	r0, r2
 8002ed6:	b933      	cbnz	r3, 8002ee6 <_free_r+0x2e>
 8002ed8:	6063      	str	r3, [r4, #4]
 8002eda:	6014      	str	r4, [r2, #0]
 8002edc:	4628      	mov	r0, r5
 8002ede:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ee2:	f000 b8a5 	b.w	8003030 <__malloc_unlock>
 8002ee6:	42a3      	cmp	r3, r4
 8002ee8:	d90a      	bls.n	8002f00 <_free_r+0x48>
 8002eea:	6821      	ldr	r1, [r4, #0]
 8002eec:	1862      	adds	r2, r4, r1
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	bf01      	itttt	eq
 8002ef2:	681a      	ldreq	r2, [r3, #0]
 8002ef4:	685b      	ldreq	r3, [r3, #4]
 8002ef6:	1852      	addeq	r2, r2, r1
 8002ef8:	6022      	streq	r2, [r4, #0]
 8002efa:	6063      	str	r3, [r4, #4]
 8002efc:	6004      	str	r4, [r0, #0]
 8002efe:	e7ed      	b.n	8002edc <_free_r+0x24>
 8002f00:	461a      	mov	r2, r3
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	b10b      	cbz	r3, 8002f0a <_free_r+0x52>
 8002f06:	42a3      	cmp	r3, r4
 8002f08:	d9fa      	bls.n	8002f00 <_free_r+0x48>
 8002f0a:	6811      	ldr	r1, [r2, #0]
 8002f0c:	1850      	adds	r0, r2, r1
 8002f0e:	42a0      	cmp	r0, r4
 8002f10:	d10b      	bne.n	8002f2a <_free_r+0x72>
 8002f12:	6820      	ldr	r0, [r4, #0]
 8002f14:	4401      	add	r1, r0
 8002f16:	1850      	adds	r0, r2, r1
 8002f18:	4283      	cmp	r3, r0
 8002f1a:	6011      	str	r1, [r2, #0]
 8002f1c:	d1de      	bne.n	8002edc <_free_r+0x24>
 8002f1e:	6818      	ldr	r0, [r3, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	4401      	add	r1, r0
 8002f24:	6011      	str	r1, [r2, #0]
 8002f26:	6053      	str	r3, [r2, #4]
 8002f28:	e7d8      	b.n	8002edc <_free_r+0x24>
 8002f2a:	d902      	bls.n	8002f32 <_free_r+0x7a>
 8002f2c:	230c      	movs	r3, #12
 8002f2e:	602b      	str	r3, [r5, #0]
 8002f30:	e7d4      	b.n	8002edc <_free_r+0x24>
 8002f32:	6820      	ldr	r0, [r4, #0]
 8002f34:	1821      	adds	r1, r4, r0
 8002f36:	428b      	cmp	r3, r1
 8002f38:	bf01      	itttt	eq
 8002f3a:	6819      	ldreq	r1, [r3, #0]
 8002f3c:	685b      	ldreq	r3, [r3, #4]
 8002f3e:	1809      	addeq	r1, r1, r0
 8002f40:	6021      	streq	r1, [r4, #0]
 8002f42:	6063      	str	r3, [r4, #4]
 8002f44:	6054      	str	r4, [r2, #4]
 8002f46:	e7c9      	b.n	8002edc <_free_r+0x24>
 8002f48:	bd38      	pop	{r3, r4, r5, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200000e0 	.word	0x200000e0

08002f50 <_malloc_r>:
 8002f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f52:	1ccd      	adds	r5, r1, #3
 8002f54:	f025 0503 	bic.w	r5, r5, #3
 8002f58:	3508      	adds	r5, #8
 8002f5a:	2d0c      	cmp	r5, #12
 8002f5c:	bf38      	it	cc
 8002f5e:	250c      	movcc	r5, #12
 8002f60:	2d00      	cmp	r5, #0
 8002f62:	4606      	mov	r6, r0
 8002f64:	db01      	blt.n	8002f6a <_malloc_r+0x1a>
 8002f66:	42a9      	cmp	r1, r5
 8002f68:	d903      	bls.n	8002f72 <_malloc_r+0x22>
 8002f6a:	230c      	movs	r3, #12
 8002f6c:	6033      	str	r3, [r6, #0]
 8002f6e:	2000      	movs	r0, #0
 8002f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f72:	f000 f857 	bl	8003024 <__malloc_lock>
 8002f76:	4921      	ldr	r1, [pc, #132]	; (8002ffc <_malloc_r+0xac>)
 8002f78:	680a      	ldr	r2, [r1, #0]
 8002f7a:	4614      	mov	r4, r2
 8002f7c:	b99c      	cbnz	r4, 8002fa6 <_malloc_r+0x56>
 8002f7e:	4f20      	ldr	r7, [pc, #128]	; (8003000 <_malloc_r+0xb0>)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	b923      	cbnz	r3, 8002f8e <_malloc_r+0x3e>
 8002f84:	4621      	mov	r1, r4
 8002f86:	4630      	mov	r0, r6
 8002f88:	f000 f83c 	bl	8003004 <_sbrk_r>
 8002f8c:	6038      	str	r0, [r7, #0]
 8002f8e:	4629      	mov	r1, r5
 8002f90:	4630      	mov	r0, r6
 8002f92:	f000 f837 	bl	8003004 <_sbrk_r>
 8002f96:	1c43      	adds	r3, r0, #1
 8002f98:	d123      	bne.n	8002fe2 <_malloc_r+0x92>
 8002f9a:	230c      	movs	r3, #12
 8002f9c:	4630      	mov	r0, r6
 8002f9e:	6033      	str	r3, [r6, #0]
 8002fa0:	f000 f846 	bl	8003030 <__malloc_unlock>
 8002fa4:	e7e3      	b.n	8002f6e <_malloc_r+0x1e>
 8002fa6:	6823      	ldr	r3, [r4, #0]
 8002fa8:	1b5b      	subs	r3, r3, r5
 8002faa:	d417      	bmi.n	8002fdc <_malloc_r+0x8c>
 8002fac:	2b0b      	cmp	r3, #11
 8002fae:	d903      	bls.n	8002fb8 <_malloc_r+0x68>
 8002fb0:	6023      	str	r3, [r4, #0]
 8002fb2:	441c      	add	r4, r3
 8002fb4:	6025      	str	r5, [r4, #0]
 8002fb6:	e004      	b.n	8002fc2 <_malloc_r+0x72>
 8002fb8:	6863      	ldr	r3, [r4, #4]
 8002fba:	42a2      	cmp	r2, r4
 8002fbc:	bf0c      	ite	eq
 8002fbe:	600b      	streq	r3, [r1, #0]
 8002fc0:	6053      	strne	r3, [r2, #4]
 8002fc2:	4630      	mov	r0, r6
 8002fc4:	f000 f834 	bl	8003030 <__malloc_unlock>
 8002fc8:	f104 000b 	add.w	r0, r4, #11
 8002fcc:	1d23      	adds	r3, r4, #4
 8002fce:	f020 0007 	bic.w	r0, r0, #7
 8002fd2:	1ac2      	subs	r2, r0, r3
 8002fd4:	d0cc      	beq.n	8002f70 <_malloc_r+0x20>
 8002fd6:	1a1b      	subs	r3, r3, r0
 8002fd8:	50a3      	str	r3, [r4, r2]
 8002fda:	e7c9      	b.n	8002f70 <_malloc_r+0x20>
 8002fdc:	4622      	mov	r2, r4
 8002fde:	6864      	ldr	r4, [r4, #4]
 8002fe0:	e7cc      	b.n	8002f7c <_malloc_r+0x2c>
 8002fe2:	1cc4      	adds	r4, r0, #3
 8002fe4:	f024 0403 	bic.w	r4, r4, #3
 8002fe8:	42a0      	cmp	r0, r4
 8002fea:	d0e3      	beq.n	8002fb4 <_malloc_r+0x64>
 8002fec:	1a21      	subs	r1, r4, r0
 8002fee:	4630      	mov	r0, r6
 8002ff0:	f000 f808 	bl	8003004 <_sbrk_r>
 8002ff4:	3001      	adds	r0, #1
 8002ff6:	d1dd      	bne.n	8002fb4 <_malloc_r+0x64>
 8002ff8:	e7cf      	b.n	8002f9a <_malloc_r+0x4a>
 8002ffa:	bf00      	nop
 8002ffc:	200000e0 	.word	0x200000e0
 8003000:	200000e4 	.word	0x200000e4

08003004 <_sbrk_r>:
 8003004:	b538      	push	{r3, r4, r5, lr}
 8003006:	2300      	movs	r3, #0
 8003008:	4d05      	ldr	r5, [pc, #20]	; (8003020 <_sbrk_r+0x1c>)
 800300a:	4604      	mov	r4, r0
 800300c:	4608      	mov	r0, r1
 800300e:	602b      	str	r3, [r5, #0]
 8003010:	f7fe fb3a 	bl	8001688 <_sbrk>
 8003014:	1c43      	adds	r3, r0, #1
 8003016:	d102      	bne.n	800301e <_sbrk_r+0x1a>
 8003018:	682b      	ldr	r3, [r5, #0]
 800301a:	b103      	cbz	r3, 800301e <_sbrk_r+0x1a>
 800301c:	6023      	str	r3, [r4, #0]
 800301e:	bd38      	pop	{r3, r4, r5, pc}
 8003020:	2000018c 	.word	0x2000018c

08003024 <__malloc_lock>:
 8003024:	4801      	ldr	r0, [pc, #4]	; (800302c <__malloc_lock+0x8>)
 8003026:	f000 b809 	b.w	800303c <__retarget_lock_acquire_recursive>
 800302a:	bf00      	nop
 800302c:	20000194 	.word	0x20000194

08003030 <__malloc_unlock>:
 8003030:	4801      	ldr	r0, [pc, #4]	; (8003038 <__malloc_unlock+0x8>)
 8003032:	f000 b804 	b.w	800303e <__retarget_lock_release_recursive>
 8003036:	bf00      	nop
 8003038:	20000194 	.word	0x20000194

0800303c <__retarget_lock_acquire_recursive>:
 800303c:	4770      	bx	lr

0800303e <__retarget_lock_release_recursive>:
 800303e:	4770      	bx	lr

08003040 <_init>:
 8003040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003042:	bf00      	nop
 8003044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003046:	bc08      	pop	{r3}
 8003048:	469e      	mov	lr, r3
 800304a:	4770      	bx	lr

0800304c <_fini>:
 800304c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800304e:	bf00      	nop
 8003050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003052:	bc08      	pop	{r3}
 8003054:	469e      	mov	lr, r3
 8003056:	4770      	bx	lr
