/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_17z;
  reg [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ! celloutsig_0_6z[13:7];
  assign celloutsig_0_10z = ! { in_data[73:31], celloutsig_0_0z };
  assign celloutsig_0_12z = ! { celloutsig_0_6z[7:6], celloutsig_0_11z };
  assign celloutsig_0_1z = ! in_data[62:34];
  assign celloutsig_0_17z = ! { in_data[13:0], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_1z = ! in_data[172:155];
  assign celloutsig_0_2z = ! in_data[89:77];
  assign celloutsig_1_4z = ! { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = ! { in_data[168:159], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_8z = ! { in_data[173:166], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_9z = ! { in_data[121:120], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_12z = ! { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_3z = ! in_data[63:55];
  assign celloutsig_1_14z = ! { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_16z = ! { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_18z = ! { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_1_19z = ! { celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_0z = ^ in_data[52:39];
  assign celloutsig_0_5z = ^ { in_data[53:51], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = ^ { in_data[75:54], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_11z = ^ { celloutsig_0_6z[15:10], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_0z = ^ in_data[154:142];
  assign celloutsig_1_2z = ^ { in_data[139:135], celloutsig_1_0z };
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = ^ in_data[102:100];
  assign celloutsig_1_7z = ^ { in_data[153:139], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = ^ { in_data[185:159], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = ^ { in_data[186:184], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_13z = ^ { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_6z = { in_data[53:44], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_18z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_6z[6:1], celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
