/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-13.10" *)
module bug3670(we, o1, o2, o3);
  (* src = "dut.sv:1.40-1.42" *)
  output [31:0] o1;
  wire [31:0] o1;
  (* src = "dut.sv:1.44-1.46" *)
  output [31:0] o2;
  wire [31:0] o2;
  (* src = "dut.sv:1.55-1.57" *)
  output o3;
  wire o3;
  (* src = "dut.sv:1.22-1.24" *)
  input we;
  wire we;
  assign o1 = 32'hxxxxxxxx;
  assign o2 = 32'hxxxxxxxx;
  assign o3 = 1'hx;
endmodule
