

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config14_s'
================================================================
* Date:           Sat Sep 27 22:09:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.554 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 3 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 4 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 5 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i8 %p_read_11"   --->   Operation 6 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_11, i3 0"   --->   Operation 7 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.63ns)   --->   "%sub_ln1270 = sub i11 %sext_ln1270, i11 %p_shl"   --->   Operation 8 'sub' 'sub_ln1270' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1270, i32 3, i32 10"   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i8 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read14, i3 0"   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%r_V = add i11 %shl_ln, i11 %sext_ln70"   --->   Operation 12 'add' 'r_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V, i32 3, i32 10"   --->   Operation 13 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%add_ln813 = add i8 %trunc_ln, i8 2"   --->   Operation 14 'add' 'add_ln813' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln813_16 = add i8 %trunc_ln818_s, i8 %p_read25"   --->   Operation 15 'add' 'add_ln813_16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 16 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 6, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 17 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read25, i3 0"   --->   Operation 18 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read25, i1 0"   --->   Operation 19 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %shl_ln1273_4"   --->   Operation 20 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.63ns)   --->   "%r_V_11 = add i11 %shl_ln1273_s, i11 %sext_ln1273"   --->   Operation 21 'add' 'r_V_11' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_11, i32 3, i32 10"   --->   Operation 22 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln813_17 = add i8 %add_ln813_16, i8 %add_ln813"   --->   Operation 23 'add' 'add_ln813_17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %trunc_ln818_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 24 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %add_ln813_17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 25 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %add_ln813" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 26 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i24 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 27 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25               (read             ) [ 011]
p_read14               (read             ) [ 000]
p_read_11              (read             ) [ 000]
sext_ln1270            (sext             ) [ 000]
p_shl                  (bitconcatenate   ) [ 000]
sub_ln1270             (sub              ) [ 000]
trunc_ln               (partselect       ) [ 000]
sext_ln70              (sext             ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
r_V                    (add              ) [ 000]
trunc_ln818_s          (partselect       ) [ 000]
add_ln813              (add              ) [ 011]
add_ln813_16           (add              ) [ 011]
specpipeline_ln33      (specpipeline     ) [ 000]
specresourcelimit_ln33 (specresourcelimit) [ 000]
shl_ln1273_s           (bitconcatenate   ) [ 000]
shl_ln1273_4           (bitconcatenate   ) [ 000]
sext_ln1273            (sext             ) [ 000]
r_V_11                 (add              ) [ 000]
trunc_ln818_5          (partselect       ) [ 000]
add_ln813_17           (add              ) [ 000]
mrv                    (insertvalue      ) [ 000]
mrv_1                  (insertvalue      ) [ 000]
mrv_2                  (insertvalue      ) [ 000]
ret_ln68               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_read25_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_read14_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_11_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln1270_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_shl_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln1270_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1270/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="11" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="0" index="3" bw="5" slack="0"/>
<pin id="81" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln70_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shl_ln_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="r_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln818_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="0" index="3" bw="5" slack="0"/>
<pin id="109" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln813_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln813_16_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_16/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln1273_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="1"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_s/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shl_ln1273_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="1"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_4/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln1273_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="r_V_11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln818_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="0" index="3" bw="5" slack="0"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_5/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln813_17_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="0" index="1" bw="8" slack="1"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_17/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mrv_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mrv_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mrv_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_read25_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read25 "/>
</bind>
</comp>

<comp id="187" class="1005" name="add_ln813_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813 "/>
</bind>
</comp>

<comp id="193" class="1005" name="add_ln813_16_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="52" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="58" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="46" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="46" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="86" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="98" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="76" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="104" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="40" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="126" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="150" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="160" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="40" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="190"><net_src comp="114" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="196"><net_src comp="120" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config14> : p_read | {1 }
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config14> : p_read1 | {1 }
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config14> : p_read2 | {1 }
  - Chain level:
	State 1
		sub_ln1270 : 1
		trunc_ln : 2
		r_V : 1
		trunc_ln818_s : 2
		add_ln813 : 3
		add_ln813_16 : 3
	State 2
		sext_ln1273 : 1
		r_V_11 : 2
		trunc_ln818_5 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		ret_ln68 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       r_V_fu_98      |    0    |    12   |
|          |   add_ln813_fu_114   |    0    |    15   |
|    add   |  add_ln813_16_fu_120 |    0    |    15   |
|          |     r_V_11_fu_144    |    0    |    12   |
|          |  add_ln813_17_fu_160 |    0    |    15   |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln1270_fu_70   |    0    |    12   |
|----------|----------------------|---------|---------|
|          |  p_read25_read_fu_40 |    0    |    0    |
|   read   |  p_read14_read_fu_46 |    0    |    0    |
|          | p_read_11_read_fu_52 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln1270_fu_58  |    0    |    0    |
|   sext   |    sext_ln70_fu_86   |    0    |    0    |
|          |  sext_ln1273_fu_140  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      p_shl_fu_62     |    0    |    0    |
|bitconcatenate|     shl_ln_fu_90     |    0    |    0    |
|          |  shl_ln1273_s_fu_126 |    0    |    0    |
|          |  shl_ln1273_4_fu_133 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    trunc_ln_fu_76    |    0    |    0    |
|partselect| trunc_ln818_s_fu_104 |    0    |    0    |
|          | trunc_ln818_5_fu_150 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      mrv_fu_164      |    0    |    0    |
|insertvalue|     mrv_1_fu_170     |    0    |    0    |
|          |     mrv_2_fu_176     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    81   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln813_16_reg_193|    8   |
|  add_ln813_reg_187 |    8   |
|  p_read25_reg_181  |    8   |
+--------------------+--------+
|        Total       |   24   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   81   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   81   |
+-----------+--------+--------+
