<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>wishbone_classic_block_ram</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic9"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">wishbone_classic_block_ram</div>
 <div id="NDPrototype9" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/6/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/6/2"><span class="SHKeyword">module</span> wishbone_classic_block_ram #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">DEPTH</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">512</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">RAM_TYPE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHString">&quot;block&quot;</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">HEX_FILE</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHString">&quot;&quot;</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="5/6/6/7" data-NarrowGridArea="7/1/8/6" style="grid-area:5/6/6/7">) ( <span class="SHKeyword">input</span> clk, <span class="SHKeyword">input</span> rst, <span class="SHKeyword">input</span> s_wb_cyc, <span class="SHKeyword">input</span> s_wb_stb, <span class="SHKeyword">input</span> s_wb_we, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_addr, <span class="SHKeyword">input</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_data_i, <span class="SHKeyword">input</span> [BUS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_sel, <span class="SHKeyword">input</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_bte, <span class="SHKeyword">input</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_wb_cti, <span class="SHKeyword">output</span> s_wb_ack, <span class="SHKeyword">output</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_data_o, <span class="SHKeyword">output</span> s_wb_err )</div></div></div></div>
 <div class="CBody"><p>Wishbone classic block RAM core.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the axi address bus in bits.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Bus width for data paths in bytes.</p></td></tr><tr><td class="CDLEntry">DEPTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Depth of the RAM in terms of data width words.</p></td></tr><tr><td class="CDLEntry">RAM_TYPE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Used to set the ram_style atribute.</p></td></tr><tr><td class="CDLEntry">HEX_FILE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Hex file to write to RAM.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rst</td><td class="CDLDefinition"><p>Positive reset</p></td></tr><tr><td class="CDLEntry">s_wb_cyc</td><td class="CDLDefinition"><p>Bus Cycle in process</p></td></tr><tr><td class="CDLEntry">s_wb_stb</td><td class="CDLDefinition"><p>Valid data transfer cycle</p></td></tr><tr><td class="CDLEntry">s_wb_we</td><td class="CDLDefinition"><p>Active High write, low read</p></td></tr><tr><td class="CDLEntry">s_wb_addr</td><td class="CDLDefinition"><p>Bus address</p></td></tr><tr><td class="CDLEntry">s_wb_data_i</td><td class="CDLDefinition"><p>Input data</p></td></tr><tr><td class="CDLEntry">s_wb_sel</td><td class="CDLDefinition"><p>Device Select</p></td></tr><tr><td class="CDLEntry">s_wb_bte</td><td class="CDLDefinition"><p>Burst Type Extension</p></td></tr><tr><td class="CDLEntry">s_wb_cti</td><td class="CDLDefinition"><p>Cycle Type</p></td></tr><tr><td class="CDLEntry">s_wb_ack</td><td class="CDLDefinition"><p>Bus transaction terminated</p></td></tr><tr><td class="CDLEntry">s_wb_data_o</td><td class="CDLDefinition"><p>Output data</p></td></tr><tr><td class="CDLEntry">s_wb_err</td><td class="CDLDefinition"><p>Active high when a bus error is present</p></td></tr></table></div>
</div>

<a name="c_PWR_RAM"></a><a name="Topic21"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">c_PWR_RAM</div>
 <div id="NDPrototype21" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2"><span class="SHKeyword">localparam</span> c_PWR_RAM = clogb2(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">DEPTH</div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">)</div></div></div></div>
 <div class="CBody"><p>power of 2 conversion of DEPTH</p></div>
</div>

<a name="c_RAM_DEPTH"></a><a name="Topic22"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">c_RAM_DEPTH</div>
 <div id="NDPrototype22" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> c_RAM_DEPTH = <span class="SHNumber">2</span> ** c_PWR_RAM</div></div>
 <div class="CBody"><p>create RAM depth based on power of two depth size.</p></div>
</div>

<a name="up_rreq"></a><a name="Topic12"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rreq</div>
 <div id="NDPrototype12" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_rreq</div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="up_rack"></a><a name="Topic13"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rack</div>
 <div id="NDPrototype13" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> up_rack</div></div>
 <div class="CBody"><p>uP read bus acknowledge</p></div>
</div>

<a name="up_raddr"></a><a name="Topic14"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_raddr</div>
 <div id="NDPrototype14" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-<span class="SHNumber">3</span>:<span class="SHNumber">0</span>] up_raddr</div></div>
 <div class="CBody"><p>uP read bus address</p></div>
</div>

<a name="up_rdata"></a><a name="Topic15"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rdata</div>
 <div id="NDPrototype15" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH*<span class="SHNumber">4</span></div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_rdata</div></div></div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="up_wreq"></a><a name="Topic16"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wreq</div>
 <div id="NDPrototype16" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_wreq</div></div>
 <div class="CBody"><p>uP write bus request</p></div>
</div>

<a name="up_wack"></a><a name="Topic17"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wack</div>
 <div id="NDPrototype17" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> up_wack</div></div>
 <div class="CBody"><p>uP write bus acknowledge</p></div>
</div>

<a name="up_waddr"></a><a name="Topic18"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_waddr</div>
 <div id="NDPrototype18" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-<span class="SHNumber">3</span>:<span class="SHNumber">0</span>] up_waddr</div></div>
 <div class="CBody"><p>uP write bus address</p></div>
</div>

<a name="up_wdata"></a><a name="Topic19"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">up_wdata</div>
 <div id="NDPrototype19" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH*<span class="SHNumber">4</span></div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_wdata</div></div></div></div>
 <div class="CBody"><p>uP write bus data</p></div>
</div>

</body></html>