<stg><name>linear_forward_no_mu</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="8" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="21" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="33" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="51" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:0  %v80_read = call float @_ssdm_op_Read.ap_auto.float(float %v80)

]]></Node>
<StgValue><ssdm name="v80_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:1  %p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:3  %v = fmul float %p_read_1, %v80_read

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:3  %v = fmul float %p_read_1, %v80_read

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:3  %v = fmul float %p_read_1, %v80_read

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_i_0_i3_begin:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_i_0_i3_begin:3  %v = fmul float %p_read_1, %v80_read

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_0_i3_begin:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %j2_0_0 = phi i11 [ 0, %l_S_i_0_i3_begin ], [ %add_ln132, %l_S_j_0_j2_end ]

]]></Node>
<StgValue><ssdm name="j2_0_0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln132 = icmp eq i11 %j2_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln132 = add i11 %j2_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln132, label %l_S_i_0_i3_end, label %l_S_j_0_j2_begin

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j2_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="11">
<![CDATA[
l_S_j_0_j2_begin:2  %zext_ln134 = zext i11 %j2_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="21" op_0_bw="11">
<![CDATA[
l_S_j_0_j2_begin:3  %zext_ln192 = zext i11 %j2_0_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_0_j2_begin:4  %v81_addr = getelementptr [1536 x float]* %v81, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="v81_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j2_begin:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_i_0_i3_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
l_S_i_0_i3_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln220"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_0 = phi i9 [ 0, %l_S_j_0_j2_begin ], [ %add_ln133, %l_S_k_0_k_end ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln133 = icmp eq i9 %k_0_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln133 = add i9 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln133, label %l_S_j_0_j2_end, label %l_S_k_0_k_begin

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="20" op_1_bw="9" op_2_bw="11">
<![CDATA[
l_S_k_0_k_begin:2  %tmp_15 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %k_0_0, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="21" op_0_bw="20">
<![CDATA[
l_S_k_0_k_begin:3  %zext_ln134_1 = zext i20 %tmp_15 to i21

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
l_S_k_0_k_begin:4  %tmp_16 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %k_0_0, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="21" op_0_bw="18">
<![CDATA[
l_S_k_0_k_begin:5  %zext_ln134_2 = zext i18 %tmp_16 to i21

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_S_k_0_k_begin:6  %sub_ln134 = sub i21 %zext_ln134_1, %zext_ln134_2

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_S_k_0_k_begin:7  %add_ln134 = add i21 %sub_ln134, %zext_ln192

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="21">
<![CDATA[
l_S_k_0_k_begin:8  %sext_ln134 = sext i21 %add_ln134 to i64

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_k_0_k_begin:9  %v79_addr = getelementptr [589824 x i8]* %v79, i64 0, i64 %sext_ln134

]]></Node>
<StgValue><ssdm name="v79_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="20">
<![CDATA[
l_S_k_0_k_begin:10  %v79_load = load i8* %v79_addr, align 1

]]></Node>
<StgValue><ssdm name="v79_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="11">
<![CDATA[
l_S_j_0_j2_end:0  %v81_load = load float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="v81_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_k_0_k_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_k_0_k_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="20">
<![CDATA[
l_S_k_0_k_begin:10  %v79_load = load i8* %v79_addr, align 1

]]></Node>
<StgValue><ssdm name="v79_load"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
l_S_k_0_k_begin:11  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %k_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
l_S_k_0_k_begin:12  br label %2

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %val_assign_0 = phi i3 [ 0, %l_S_k_0_k_begin ], [ %add_ln137, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="val_assign_0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="3">
<![CDATA[
:1  %zext_ln137 = zext i3 %val_assign_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln137 = icmp eq i3 %val_assign_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln137 = add i3 %val_assign_0, 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln137, label %l_S_k_0_k_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:1  %add_ln143 = add i11 %shl_ln, %zext_ln137

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:2  %shl_ln155 = shl i3 %val_assign_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln155"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:3  %zext_ln155 = zext i3 %shl_ln155 to i8

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %ashr_ln157 = ashr i8 %v79_load, %zext_ln155

]]></Node>
<StgValue><ssdm name="ashr_ln157"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:5  %trunc_ln160 = trunc i8 %ashr_ln157 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:6  %icmp_ln173 = icmp eq i2 %trunc_ln160, 1

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7  %icmp_ln179 = icmp eq i2 %trunc_ln160, -2

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:8  br i1 %icmp_ln173, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln179, label %switch.early.test, label %._crit_edge62.0

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="11">
<![CDATA[
switch.early.test:0  %zext_ln203 = zext i11 %add_ln143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
switch.early.test:1  %v77_0_addr_1 = getelementptr [1536 x i8]* %v77_0, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="v77_0_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="11">
<![CDATA[
switch.early.test:2  %v77_0_load_1 = load i8* %v77_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="v77_0_load_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln191 = zext i11 %add_ln143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v77_0_addr = getelementptr [1536 x i8]* %v77_0, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="v77_0_addr"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="11">
<![CDATA[
:2  %v77_0_load = load i8* %v77_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_0_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_k_0_k_end:0  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
l_S_k_0_k_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="11">
<![CDATA[
switch.early.test:2  %v77_0_load_1 = load i8* %v77_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="v77_0_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
switch.early.test:4  %sext_ln205 = sext i8 %v77_0_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln205"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
switch.early.test:5  %v5 = sitofp i32 %sext_ln205 to float

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="120" st_id="11" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
switch.early.test:5  %v5 = sitofp i32 %sext_ln205 to float

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="121" st_id="12" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
switch.early.test:5  %v5 = sitofp i32 %sext_ln205 to float

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
switch.early.test:5  %v5 = sitofp i32 %sext_ln205 to float

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="11">
<![CDATA[
switch.early.test:3  %v81_load_2 = load float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="v81_load_2"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
switch.early.test:5  %v5 = sitofp i32 %sext_ln205 to float

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="11">
<![CDATA[
switch.early.test:3  %v81_load_2 = load float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="v81_load_2"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
switch.early.test:5  %v5 = sitofp i32 %sext_ln205 to float

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
switch.early.test:6  %v6 = fsub float %v81_load_2, %v5

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
switch.early.test:6  %v6 = fsub float %v81_load_2, %v5

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="129" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
switch.early.test:6  %v6 = fsub float %v81_load_2, %v5

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
switch.early.test:6  %v6 = fsub float %v81_load_2, %v5

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
switch.early.test:6  %v6 = fsub float %v81_load_2, %v5

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="32">
<![CDATA[
switch.early.test:7  store float %v6, float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
switch.early.test:8  br label %._crit_edge62.0

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge62.0:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="32">
<![CDATA[
:7  store float %v4, float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="138" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="11">
<![CDATA[
:2  %v77_0_load = load i8* %v77_0_addr, align 1

]]></Node>
<StgValue><ssdm name="v77_0_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="139" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
:4  %sext_ln193 = sext i8 %v77_0_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln193"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:5  %v3 = sitofp i32 %sext_ln193 to float

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="141" st_id="24" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:5  %v3 = sitofp i32 %sext_ln193 to float

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="142" st_id="25" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:5  %v3 = sitofp i32 %sext_ln193 to float

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:5  %v3 = sitofp i32 %sext_ln193 to float

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="144" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="11">
<![CDATA[
:3  %v81_load_1 = load float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="v81_load_1"/></StgValue>
</operation>

<operation id="145" st_id="27" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:5  %v3 = sitofp i32 %sext_ln193 to float

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="146" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="11">
<![CDATA[
:3  %v81_load_1 = load float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="v81_load_1"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:5  %v3 = sitofp i32 %sext_ln193 to float

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="148" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v4 = fadd float %v81_load_1, %v3

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="149" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v4 = fadd float %v81_load_1, %v3

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="150" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v4 = fadd float %v81_load_1, %v3

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="151" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v4 = fadd float %v81_load_1, %v3

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="152" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v4 = fadd float %v81_load_1, %v3

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="153" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="11">
<![CDATA[
l_S_j_0_j2_end:0  %v81_load = load float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="v81_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="154" st_id="35" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="155" st_id="36" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="156" st_id="37" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="157" st_id="38" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="158" st_id="39" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="159" st_id="40" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="160" st_id="41" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="161" st_id="42" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="162" st_id="43" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="163" st_id="44" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="164" st_id="45" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="165" st_id="46" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="166" st_id="47" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="167" st_id="48" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="168" st_id="49" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="169" st_id="50" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_S_j_0_j2_end:1  %v2 = fdiv float %v81_load, %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="170" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="32">
<![CDATA[
l_S_j_0_j2_end:2  store float %v2, float* %v81_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="171" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j2_end:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="172" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j2_end:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
