INFO-FLOW: Workspace /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1 opened at Fri Jan 17 13:00:25 EET 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.24 sec.
Execute   set_part xczu9eg-ffvb1156-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_schedule -effort medium -enable_dsp_full_reg=0 -relax_ii_for_timing=0 -verbose=0 
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_bind -effort medium 
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Ultrascale_integrate_HLS/integrateKernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Ultrascale_integrate_HLS/integrateKernel.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Ultrascale_integrate_HLS/integrateKernel.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "Ultrascale_integrate_HLS/integrateKernel.cpp"   -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/include -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty -I/home/pastoikos/Documents/Ultrascale_integrate_HLS  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E Ultrascale_integrate_HLS/integrateKernel.cpp -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/include -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty -I/home/pastoikos/Documents/Ultrascale_integrate_HLS -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp
Command       clang done; 1.37 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.58 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/include -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty -I/home/pastoikos/Documents/Ultrascale_integrate_HLS  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp"  -o "/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/include -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty -I/home/pastoikos/Documents/Ultrascale_integrate_HLS -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.58 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp std=gnu++98 -directive=/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.49 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp std=gnu++98 -directive=/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.5 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.integrateKernel.pp.0.cpp.diag.yml /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.integrateKernel.pp.0.cpp.out.log 2> /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.integrateKernel.pp.0.cpp.err.log 
Command       ap_eval done; 0.47 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/tidy-3.1.integrateKernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/tidy-3.1.integrateKernel.pp.0.cpp.out.log 2> /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/tidy-3.1.integrateKernel.pp.0.cpp.err.log 
Command         ap_eval done; 1.06 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.integrateKernel.pp.0.cpp.out.log 2> /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.integrateKernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.64 sec.
Command       tidy_31 done; 1.73 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.18 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pragma.2.cpp"  -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/include -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty -I/home/pastoikos/Documents/Ultrascale_integrate_HLS  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.pragma.2.cpp -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/include -I/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty -I/home/pastoikos/Documents/Ultrascale_integrate_HLS -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.bc
Command       clang done; 1.64 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.g.bc -hls-opt -except-internalize integrateKernel -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.65 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5107 ; free virtual = 13326
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 435.133 ; gain = 0.164 ; free physical = 5107 ; free virtual = 13326
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.pp.bc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.27 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top integrateKernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.72 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 566.266 ; gain = 131.297 ; free physical = 5056 ; free virtual = 13280
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'make_float3' into 'make_float3.1' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float3.1' into 'operator*' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'operator*' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float3' into 'operator*' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fminf' into 'clamp' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973) automatically.
INFO: [XFORM 203-602] Inlining function 'fmaxf' into 'clamp' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float3' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float2' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fminf' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'make_short2' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:109) automatically.
Command         transform done; 0.36 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 626.969 ; gain = 192.000 ; free physical = 5021 ; free virtual = 13251
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.g.1.bc to /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:10) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'size' (Ultrascale_integrate_HLS/integrateKernel.cpp:10) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'dim' (Ultrascale_integrate_HLS/integrateKernel.cpp:10) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'invTrack.data' (Ultrascale_integrate_HLS/integrateKernel.cpp:12) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'K.data' (Ultrascale_integrate_HLS/integrateKernel.cpp:12) into a 512-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (Ultrascale_integrate_HLS/integrateKernel.cpp:61) in function 'integrateKernel' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'input_data.x' (Ultrascale_integrate_HLS/integrateKernel.cpp:42) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'input_data.y' (Ultrascale_integrate_HLS/integrateKernel.cpp:42) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'make_float3' into 'make_float3.1' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:114) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float3.1' into 'operator*' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333) automatically.
INFO: [XFORM 203-602] Inlining function 'dot' into 'operator*' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float3' into 'operator*' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fminf' into 'clamp' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973) automatically.
INFO: [XFORM 203-602] Inlining function 'fmaxf' into 'clamp' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:973) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float3' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'make_float2' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'make_uint2' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'sq' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fminf' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'clamp' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'make_short2' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:109) automatically.
Command         transform done; 0.78 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ultrascale_integrate_HLS/integrateKernel.cpp:116:4) to (Ultrascale_integrate_HLS/integrateKernel.cpp:116:4) in function 'integrateKernel'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:81) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'operator*' (/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:331)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'integrateKernel' (Ultrascale_integrate_HLS/integrateKernel.cpp:10)...6 expression(s) balanced.
Command         transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 630.836 ; gain = 195.867 ; free physical = 4950 ; free virtual = 13186
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (Ultrascale_integrate_HLS/integrateKernel.cpp:56:8) in function 'integrateKernel' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (Ultrascale_integrate_HLS/integrateKernel.cpp:54:7) in function 'integrateKernel'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:59:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 76800 on port 'depth' (Ultrascale_integrate_HLS/integrateKernel.cpp:51:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 256 on port 'vol_data' (Ultrascale_integrate_HLS/integrateKernel.cpp:116:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 0.66 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 694.832 ; gain = 259.863 ; free physical = 4924 ; free virtual = 13162
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.49 sec.
Command     elaborate done; 15.17 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'integrateKernel' ...
Execute       ap_set_top_model integrateKernel 
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
Execute       get_model_list integrateKernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model integrateKernel 
Execute       preproc_iomode -model operator* 
Execute       get_model_list integrateKernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: operator* integrateKernel
INFO-FLOW: Configuring Module : operator* ...
Execute       set_default_model operator* 
Execute       apply_spec_resource_limit operator* 
INFO-FLOW: Configuring Module : integrateKernel ...
Execute       set_default_model integrateKernel 
Execute       apply_spec_resource_limit integrateKernel 
INFO-FLOW: Model list for preprocess: operator* integrateKernel
INFO-FLOW: Preprocessing Module: operator* ...
Execute       set_default_model operator* 
Execute       cdfg_preprocess -model operator* 
Execute       rtl_gen_preprocess operator* 
INFO-FLOW: Preprocessing Module: integrateKernel ...
Execute       set_default_model integrateKernel 
Execute       cdfg_preprocess -model integrateKernel 
Execute       rtl_gen_preprocess integrateKernel 
WARNING: [SYN 201-107] Renaming port name 'integrateKernel/end' to 'integrateKernel/end_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: operator* integrateKernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator* 
Execute       schedule -model operator* 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 16.05 seconds; current allocated memory: 208.767 MB.
Execute       report -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.sched.adb -f 
INFO-FLOW: Finish scheduling operator*.
Execute       set_default_model operator* 
Execute       bind -model operator* 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator*
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.119 MB.
Execute       report -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.verbose.bind.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.bind.adb -f 
INFO-FLOW: Finish binding operator*.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integrateKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model integrateKernel 
Execute       schedule -model integrateKernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.depth_hls.depth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.input_data.x.addr.vol_data.y'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 104.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.vol_data.y.input_data.x.addr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.77 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 211.510 MB.
Execute       report -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
Command       report done; 0.52 sec.
Execute       db_write -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.sched.adb -f 
INFO-FLOW: Finish scheduling integrateKernel.
Execute       set_default_model integrateKernel 
Execute       bind -model integrateKernel 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=integrateKernel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 214.747 MB.
Execute       report -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.verbose.bind.rpt -verbose -f 
Command       report done; 1.16 sec.
Execute       db_write -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.bind.adb -f 
INFO-FLOW: Finish binding integrateKernel.
Execute       get_model_list integrateKernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess operator* 
Execute       rtl_gen_preprocess integrateKernel 
INFO-FLOW: Model list for RTL generation: operator* integrateKernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator* -vendor xilinx -mg_file /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 215.804 MB.
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator* -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/systemc/operator_mul -synmodules operator* integrateKernel 
Execute       gen_rtl operator* -style xilinx -f -lang vhdl -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/vhdl/operator_mul 
Execute       gen_rtl operator* -style xilinx -f -lang vlog -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/verilog/operator_mul 
Execute       gen_tb_info operator* -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul -p /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db 
Execute       report -model operator* -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/report/operator_mul_csynth.rpt -f 
Execute       report -model operator* -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/report/operator_mul_csynth.xml -f -x 
Execute       report -model operator* -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model operator* -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integrateKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model integrateKernel -vendor xilinx -mg_file /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/vol_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/depth' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/vol_data_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/dim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/depth_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/depthSize_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/depthSize_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/invTrack_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/K_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/mu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/maxweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/start' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'integrateKernel/end_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'integrateKernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'vol_data_offset', 'dim', 'depth_offset', 'depthSize_x', 'depthSize_y', 'invTrack_data', 'K_data', 'mu', 'maxweight', 'start' and 'end_r' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'integrateKernel' is 9523 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fcmp_32ns_32ns_1_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fdiv_32ns_32ns_32_8_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fsqrt_32ns_32ns_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_sitofp_32ns_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_sitofp_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_uitofp_32ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'integrateKernel_uitofp_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'integrateKernel'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 224.494 MB.
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl integrateKernel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/systemc/integrateKernel -synmodules operator* integrateKernel 
Execute       gen_rtl integrateKernel -istop -style xilinx -f -lang vhdl -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/vhdl/integrateKernel 
Command       gen_rtl done; 0.43 sec.
Execute       gen_rtl integrateKernel -istop -style xilinx -f -lang vlog -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/verilog/integrateKernel 
Command       gen_rtl done; 0.23 sec.
Execute       export_constraint_db -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.constraint.tcl -f -tool general 
Execute       report -model integrateKernel -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.design.xml -verbose -f -dv 
Command       report done; 0.51 sec.
Execute       report -model integrateKernel -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.73 sec.
Execute       gen_tb_info integrateKernel -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel -p /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db 
Execute       report -model integrateKernel -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/report/integrateKernel_csynth.rpt -f 
Command       report done; 0.22 sec.
Execute       report -model integrateKernel -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/syn/report/integrateKernel_csynth.xml -f -x 
Command       report done; 0.21 sec.
Execute       report -model integrateKernel -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.verbose.rpt -verbose -f 
Command       report done; 1.33 sec.
Execute       db_write -model integrateKernel -o /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.adb -f 
Command       db_write done; 0.37 sec.
Execute       sc_get_clocks integrateKernel 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain integrateKernel 
INFO-FLOW: Model list for RTL component generation: operator* integrateKernel
INFO-FLOW: Handling components in module [operator_mul] ... 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
INFO-FLOW: Found component integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Handling components in module [integrateKernel] ... 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
INFO-FLOW: Found component integrateKernel_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model integrateKernel_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component integrateKernel_fdiv_32ns_32ns_32_8_1.
INFO-FLOW: Append model integrateKernel_fdiv_32ns_32ns_32_8_1
INFO-FLOW: Found component integrateKernel_uitofp_32s_32_3_1.
INFO-FLOW: Append model integrateKernel_uitofp_32s_32_3_1
INFO-FLOW: Found component integrateKernel_uitofp_32ns_32_3_1.
INFO-FLOW: Append model integrateKernel_uitofp_32ns_32_3_1
INFO-FLOW: Found component integrateKernel_sitofp_32ns_32_3_1.
INFO-FLOW: Append model integrateKernel_sitofp_32ns_32_3_1
INFO-FLOW: Found component integrateKernel_sitofp_32s_32_3_1.
INFO-FLOW: Append model integrateKernel_sitofp_32s_32_3_1
INFO-FLOW: Found component integrateKernel_fcmp_32ns_32ns_1_1_1.
INFO-FLOW: Append model integrateKernel_fcmp_32ns_32ns_1_1_1
INFO-FLOW: Found component integrateKernel_fsqrt_32ns_32ns_32_7_1.
INFO-FLOW: Append model integrateKernel_fsqrt_32ns_32ns_32_7_1
INFO-FLOW: Found component integrateKernel_depth_hls.
INFO-FLOW: Append model integrateKernel_depth_hls
INFO-FLOW: Found component integrateKernel_input_data_0_x.
INFO-FLOW: Append model integrateKernel_input_data_0_x
INFO-FLOW: Found component integrateKernel_control_s_axi.
INFO-FLOW: Append model integrateKernel_control_s_axi
INFO-FLOW: Found component integrateKernel_vol_data_m_axi.
INFO-FLOW: Append model integrateKernel_vol_data_m_axi
INFO-FLOW: Found component integrateKernel_depth_m_axi.
INFO-FLOW: Append model integrateKernel_depth_m_axi
INFO-FLOW: Append model operator_mul
INFO-FLOW: Append model integrateKernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1 integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1 integrateKernel_fsub_32ns_32ns_32_4_full_dsp_1 integrateKernel_fdiv_32ns_32ns_32_8_1 integrateKernel_uitofp_32s_32_3_1 integrateKernel_uitofp_32ns_32_3_1 integrateKernel_sitofp_32ns_32_3_1 integrateKernel_sitofp_32s_32_3_1 integrateKernel_fcmp_32ns_32ns_1_1_1 integrateKernel_fsqrt_32ns_32ns_32_7_1 integrateKernel_depth_hls integrateKernel_input_data_0_x integrateKernel_control_s_axi integrateKernel_vol_data_m_axi integrateKernel_depth_m_axi operator_mul integrateKernel
INFO-FLOW: To file: write model integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model integrateKernel_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model integrateKernel_fdiv_32ns_32ns_32_8_1
INFO-FLOW: To file: write model integrateKernel_uitofp_32s_32_3_1
INFO-FLOW: To file: write model integrateKernel_uitofp_32ns_32_3_1
INFO-FLOW: To file: write model integrateKernel_sitofp_32ns_32_3_1
INFO-FLOW: To file: write model integrateKernel_sitofp_32s_32_3_1
INFO-FLOW: To file: write model integrateKernel_fcmp_32ns_32ns_1_1_1
INFO-FLOW: To file: write model integrateKernel_fsqrt_32ns_32ns_32_7_1
INFO-FLOW: To file: write model integrateKernel_depth_hls
INFO-FLOW: To file: write model integrateKernel_input_data_0_x
INFO-FLOW: To file: write model integrateKernel_control_s_axi
INFO-FLOW: To file: write model integrateKernel_vol_data_m_axi
INFO-FLOW: To file: write model integrateKernel_depth_m_axi
INFO-FLOW: To file: write model operator_mul
INFO-FLOW: To file: write model integrateKernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'integrateKernel_depth_hls_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'integrateKernel_input_data_0_x_ram (RAM)' using block RAMs.
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.27 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=integrateKernel xml_exists=0
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.constraint.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=17 #gSsdmPorts=0
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.constraint.tcl 
Execute       sc_get_clocks integrateKernel 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_fdiv_6_no_dsp_32_ip.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_fsqrt_5_no_dsp_32_ip.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_sitofp_1_no_dsp_32_ip.tcl 
Execute       source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/misc/integrateKernel_ap_uitofp_1_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 694.832 ; gain = 259.863 ; free physical = 4880 ; free virtual = 13131
INFO: [SYSC 207-301] Generating SystemC RTL for integrateKernel.
INFO: [VHDL 208-304] Generating VHDL RTL for integrateKernel.
INFO: [VLOG 209-307] Generating Verilog RTL for integrateKernel.
Command     autosyn done; 10.08 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 25.25 sec.
Command ap_source done; 25.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1 opened at Fri Jan 17 13:25:41 EET 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.32 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=integrateKernel xml_exists=1
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.compgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.constraint.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=integrateKernel
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=integrateKernel
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.rtl_wrap.cfg.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.constraint.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.constraint.tcl 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/integrateKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/pastoikos/Documents/Ultrascale_integrate_HLS/solution1/impl/ip/pack.sh
Command   export_design done; 22.31 sec.
Command ap_source done; 22.63 sec.
Execute cleanup_all 
