<profile>

<section name = "Vivado HLS Report for 'softmax_divide_preci'" level="0">
<item name = "Date">Tue Feb  7 00:12:51 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">kern_4</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.676, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 33, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 4, 0, 273, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 2283, 1738, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">0, -, 368, 32, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="kernel_4_sdiv_26ns_32ns_32_30_1_U1926">kernel_4_sdiv_26ns_32ns_32_30_1, 0, 0, 2283, 1738</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_203_p2">*, 4, 0, 20, 32, 32</column>
<column name="indvar_flatten_next_fu_214_p2">+, 0, 0, 71, 64, 1</column>
<column name="iter_fu_239_p2">+, 0, 0, 39, 1, 32</column>
<column name="ap_block_state35_pp0_stage0_iter32">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_209_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond_i2_fu_220_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_41_i_fu_281_p2">icmp, 0, 0, 20, 24, 1</column>
<column name="tmp_i_fu_233_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="iter_i_mid2_fu_225_p3">select, 0, 0, 32, 1, 1</column>
<column name="tmp_V_104_fu_291_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter32">9, 2, 1, 2</column>
<column name="in_proc_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_proc_2_iter_c_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_proc_2_iter_r_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_write_2_iter_c_V_s_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_175">9, 2, 64, 128</column>
<column name="iter_i_reg_186">9, 2, 32, 64</column>
<column name="sum_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="bound_reg_316">64, 0, 64, 0</column>
<column name="exitcond_flatten_reg_321">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_175">64, 0, 64, 0</column>
<column name="iter_i_reg_186">32, 0, 32, 0</column>
<column name="tmp_V_101_reg_305">32, 0, 32, 0</column>
<column name="tmp_V_104_reg_349">8, 0, 8, 0</column>
<column name="tmp_V_105_reg_311">32, 0, 32, 0</column>
<column name="tmp_V_fu_132">32, 0, 32, 0</column>
<column name="tmp_i_reg_330">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_321">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, softmax_divide_preci, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, softmax_divide_preci, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, softmax_divide_preci, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, softmax_divide_preci, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, softmax_divide_preci, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, softmax_divide_preci, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, softmax_divide_preci, return value</column>
<column name="in_proc_2_iter_c_V_V_dout">in, 32, ap_fifo, in_proc_2_iter_c_V_V, pointer</column>
<column name="in_proc_2_iter_c_V_V_empty_n">in, 1, ap_fifo, in_proc_2_iter_c_V_V, pointer</column>
<column name="in_proc_2_iter_c_V_V_read">out, 1, ap_fifo, in_proc_2_iter_c_V_V, pointer</column>
<column name="in_proc_2_iter_r_V_V_dout">in, 32, ap_fifo, in_proc_2_iter_r_V_V, pointer</column>
<column name="in_proc_2_iter_r_V_V_empty_n">in, 1, ap_fifo, in_proc_2_iter_r_V_V, pointer</column>
<column name="in_proc_2_iter_r_V_V_read">out, 1, ap_fifo, in_proc_2_iter_r_V_V, pointer</column>
<column name="in_write_2_iter_c_V_s_din">out, 32, ap_fifo, in_write_2_iter_c_V_s, pointer</column>
<column name="in_write_2_iter_c_V_s_full_n">in, 1, ap_fifo, in_write_2_iter_c_V_s, pointer</column>
<column name="in_write_2_iter_c_V_s_write">out, 1, ap_fifo, in_write_2_iter_c_V_s, pointer</column>
<column name="sum_V_V_dout">in, 32, ap_fifo, sum_V_V, pointer</column>
<column name="sum_V_V_empty_n">in, 1, ap_fifo, sum_V_V, pointer</column>
<column name="sum_V_V_read">out, 1, ap_fifo, sum_V_V, pointer</column>
<column name="in_proc_2_V_V_dout">in, 16, ap_fifo, in_proc_2_V_V, pointer</column>
<column name="in_proc_2_V_V_empty_n">in, 1, ap_fifo, in_proc_2_V_V, pointer</column>
<column name="in_proc_2_V_V_read">out, 1, ap_fifo, in_proc_2_V_V, pointer</column>
<column name="in_write_V_V_din">out, 8, ap_fifo, in_write_V_V, pointer</column>
<column name="in_write_V_V_full_n">in, 1, ap_fifo, in_write_V_V, pointer</column>
<column name="in_write_V_V_write">out, 1, ap_fifo, in_write_V_V, pointer</column>
</table>
</item>
</section>
</profile>
