-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 27 16:03:56 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v6
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                     228  290447     290452            0  0        ? 
    Design Total:                            228  290447     290452            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1)             0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1)             0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(10,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(11,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,8,64,256,256,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(9,8,64,256,256,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035          6           5 
    mgc_add(10,0,10,0,11)                                 10.000     0.000     10.000            9.000   1.035          0           1 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000   1.215          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(4,0,1,1,5)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(62,0,7,0,62)                                  62.000     0.000     62.000           61.000   1.815          1           0 
    mgc_add(64,0,1,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,2,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           1 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845         11           0 
    mgc_add(64,0,64,1,64)                                 64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(65,0,64,1,65)                                 65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(7,0,2,1,8)                                     7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(8,0,2,1,8)                                     8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(8,0,7,0,8)                                     8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(9,0,9,0,10)                                    9.000     0.000      9.000            8.000   1.020          5           5 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          88 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          32 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          19 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.550          0          11 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_and(2,2)                                           2.000     0.000      2.000            0.000   0.550          0           1 
    mgc_and(3,2)                                           3.000     0.000      3.000            0.000   0.550          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000   0.550          0           1 
    mgc_and(7,2)                                           7.000     0.000      7.000            0.000   0.550          0           2 
    mgc_div(64,10,0)                                    1210.396     0.000   1210.396            0.000  70.400          1           1 
    mgc_mul(64,0,64,0,64)                               6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.080          0         204 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.080          0           3 
    mgc_mux(3,1,2)                                         3.000     0.000      3.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          0           5 
    mgc_mux(7,1,2)                                         7.000     0.000      7.000            0.000   0.080          0           1 
    mgc_mux(8,1,2)                                         8.000     0.000      8.000            0.000   0.080          0           1 
    mgc_mux1hot(1,3)                                       1.446     0.000      1.446            0.000   0.550          0           1 
    mgc_mux1hot(2,4)                                       3.661     0.000      3.661            0.000   1.500          0           1 
    mgc_mux1hot(4,3)                                       5.785     0.000      5.785            0.000   0.550          0           1 
    mgc_mux1hot(55,4)                                    100.669     0.000    100.669            0.000   1.500          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          0           1 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   1.500          8           2 
    mgc_mux1hot(64,6)                                    166.297     0.000    166.297            0.000   1.500          0           2 
    mgc_mux1hot(64,7)                                    190.875     0.000    190.875            0.000   1.500          0           1 
    mgc_mux1hot(7,3)                                      10.124     0.000     10.124            0.000   0.550          0           1 
    mgc_mux1hot(8,8)                                      26.932     0.000     26.932            0.000   1.500          0           2 
    mgc_mux1hot(9,5)                                      19.929     0.000     19.929            0.000   1.500          0           1 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nand(1,6)                                          1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nand(55,2)                                        55.000     0.000     55.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          29 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          29 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          10 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.550          0          25 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   1.500          0          11 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0         264 
    mgc_not(3)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(4)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(7)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           4 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          43 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          20 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           8 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.550          0          12 
    mgc_or(2,2)                                            2.000     0.000      2.000            0.000   0.550          0           1 
    mgc_or(64,2)                                          64.000     0.000     64.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           7 
    mgc_reg_pos(2,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(7,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(9,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(64,64,0)                                    7499.810     0.000   7499.810            0.000 196.677          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           4 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          6           6 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    126712.494    10.000  11249.000          291.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   126268.8          133276.4          126723.5        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           126268.8 (100%)   133265.4 (100%)   126712.5 (100%) 
      MUX:                 937.1   (1%)     1815.7   (1%)     1621.8   (1%) 
      FUNC:             125331.7  (99%)   131135.7  (98%)   124488.7  (98%) 
      LOGIC:                 0.0             314.0   (0%)      602.0   (0%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0              11.0   (0%)       11.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0              11.0 (100%)       11.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                                             Size(bits) Gated Register CG Opt Done Variables                                                            
    -------------------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    COMP_LOOP-1:modExp_dev#1:while:mul.mut                                       64         Y           Y      COMP_LOOP-1:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-2:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-3:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-4:modExp_dev#1:while:mul.mut                               
                                                                                                               modExp_dev:while:mul.mut                                             
                                                                                                               modExp_dev#1:result#1.sva                                            
                                                                                                               modExp_dev#1:result#2.sva                                            
                                                                                                               modExp_dev#1:result#3.sva                                            
                                                                                                               modExp_dev#1:result.sva                                              
                                                                                                               operator-<64,false>:acc.mut                                          
    STAGE_MAIN_LOOP:div:cmp.a                                                    64                            STAGE_MAIN_LOOP:div:cmp.a                                            
    modExp_dev:result.sva                                                        64         Y           Y      modExp_dev:result.sva                                                
    modExp_dev:while:rem:cmp.a                                                   64                            modExp_dev:while:rem:cmp.a                                           
    modExp_dev:while:rem:cmp.z.oreg                                              64                            modExp_dev:while:rem:cmp.z.oreg                                      
    p.sva                                                                        64         Y           Y      p.sva                                                                
    r.sva                                                                        64         Y           Y      r.sva                                                                
    reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                              64                            reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                      
    tmp#1.lpi#4.dfm                                                              64         Y           Y      tmp#1.lpi#4.dfm                                                      
                                                                                                               tmp#3.lpi#4.dfm                                                      
                                                                                                               tmp#5.lpi#4.dfm                                                      
                                                                                                               tmp#7.lpi#4.dfm                                                      
    tmp#2.lpi#4.dfm                                                              64         Y           Y      tmp#2.lpi#4.dfm                                                      
                                                                                                               tmp#4.lpi#4.dfm                                                      
                                                                                                               tmp#6.lpi#4.dfm                                                      
                                                                                                               tmp.lpi#4.dfm                                                        
                                                                                                               modExp_dev:exp.sva                                                   
    modExp_dev:exp#1.sva(63:9)                                                   55         Y           Y      modExp_dev:exp#1.sva(63:9)                                           
                                                                                                               modExp_dev:exp#2.sva(63:9)                                           
                                                                                                               modExp_dev:exp#3.sva(63:9)                                           
                                                                                                               modExp_dev:exp#4.sva(63:9)                                           
    COMP_LOOP:acc.cse#2.sva                                                      10         Y           Y      COMP_LOOP:acc.cse#2.sva                                              
    COMP_LOOP:acc.cse.sva                                                        10         Y           Y      COMP_LOOP:acc.cse.sva                                                
    STAGE_MAIN_LOOP:div:cmp.b                                                    10                            STAGE_MAIN_LOOP:div:cmp.b                                            
    STAGE_MAIN_LOOP:lshift.psp#1.sva                                             10         Y           Y      STAGE_MAIN_LOOP:lshift.psp#1.sva                                     
    STAGE_VEC_LOOP:j.sva(9:0)                                                    10         Y           Y      STAGE_VEC_LOOP:j.sva(9:0)                                            
    operator+<64,false>:acc.cse#1.sva                                            10         Y           Y      operator+<64,false>:acc.cse#1.sva                                    
    operator+<64,false>:acc.cse#2.sva                                            10         Y           Y      operator+<64,false>:acc.cse#2.sva                                    
    operator+<64,false>:acc.cse#3.sva                                            10         Y           Y      operator+<64,false>:acc.cse#3.sva                                    
    operator+<64,false>:acc.cse.sva                                              10         Y           Y      operator+<64,false>:acc.cse.sva                                      
    COMP_LOOP:acc#7.psp.sva                                                       9         Y           Y      COMP_LOOP:acc#7.psp.sva                                              
    COMP_LOOP:acc.psp.sva(6:0)                                                    7         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                               modExp_dev:exp#1.sva(8:2)                                            
                                                                                                               modExp_dev:exp#2.sva(8:2)                                            
                                                                                                               modExp_dev:exp#3.sva(8:2)                                            
                                                                                                               modExp_dev:exp#4.sva(8:2)                                            
    COMP_LOOP:k(9:2).sva(6:0)                                                     7         Y           Y      COMP_LOOP:k(9:2).sva(6:0)                                            
    STAGE_MAIN_LOOP:acc#1.psp.sva                                                 4         Y           Y      STAGE_MAIN_LOOP:acc#1.psp.sva                                        
                                                                                                               STAGE_MAIN_LOOP:i(3:0).sva                                           
    modExp_dev:exp#1.sva(1:0)                                                     2                            modExp_dev:exp#1.sva(1:0)                                            
                                                                                                               modExp_dev:exp#2.sva(1:0)                                            
                                                                                                               modExp_dev:exp#3.sva(1:0)                                            
                                                                                                               modExp_dev:exp#4.sva(1:0)                                            
    COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm          1         Y           Y      COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-3:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               exit:COMP_LOOP-1:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-2:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-3:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-4:modExp_dev#1:while.sva                              
                                                                                                               exit:modExp_dev:while.sva                                            
                                                                                                               exit:COMP_LOOP.sva                                                   
    COMP_LOOP:acc.psp.sva(7)                                                      1         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                               modExp_dev:exp#1.sva(8:2)                                            
                                                                                                               modExp_dev:exp#2.sva(8:2)                                            
                                                                                                               modExp_dev:exp#3.sva(8:2)                                            
                                                                                                               modExp_dev:exp#4.sva(8:2)                                            
    operator<<64,false>:slc(operator<<64,false>:acc)(61).itm                      1         Y           Y      operator<<64,false>:slc(operator<<64,false>:acc)(61).itm             
                                                                                                               operator><64,false>#1:slc(operator><64,false>#1:acc)(7).itm          
    reg(ensig.cgo).cse                                                            1                            reg(ensig.cgo).cse                                                   
    reg(vec:rsc.triosy(0)(3):obj.ld).cse                                          1                            reg(vec:rsc.triosy(0)(3):obj.ld).cse                                 
                                                                                                                                                                                    
    Total:                                                                      819            549         549 (Total Gating Ratio: 0.67, CG Opt Gating Ratio: 0.67)                
    
  Timing Report
    Critical Path
      Max Delay:  17.150206
      Slack:      2.8497939999999993
      
      Path                                                        Startpoint                                            Endpoint                                         Delay   Slack   
      ----------------------------------------------------------- ----------------------------------------------------- ------------------------------------------------ ------- -------
      1                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#156                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#156.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/not#572                               mgc_not_1                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#572.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIF:core/or#257                                mgc_or_1_3                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or#257.cse                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#324                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#324.cse                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      2                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#159                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#159.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/nand#34                               mgc_nand_1_2                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/nand#34.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIF:core/or#256                                mgc_or_1_2                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or.tmp#224                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                   mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                      0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      3                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#159                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#159.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/nand#34                               mgc_nand_1_2                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/nand#34.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIF:core/or#256                                mgc_or_1_2                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or.tmp#224                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#324                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#324.cse                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      4                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#175                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#175.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/nand#34                               mgc_nand_1_2                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/nand#34.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIF:core/or#256                                mgc_or_1_2                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or.tmp#224                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#324                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#324.cse                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      5                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#160                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#160.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/or#257                                mgc_or_1_3                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or#257.cse                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#324                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#324.cse                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      6                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#176                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#176.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/or#257                                mgc_or_1_3                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or#257.cse                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#324                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#324.cse                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      7                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#154                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#154.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/or#264                                mgc_or_1_3                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or#264.itm                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                   mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                      0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      8                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#155                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#155.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/or#256                                mgc_or_1_2                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or.tmp#224                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux#324                               mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux#324.cse                                                                                                                                  0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      9                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#158                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#158.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/or#264                                mgc_or_1_3                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or#264.itm                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                   mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                      0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      10                                                          inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp 17.1502 2.8498  
                                                                                                                                                                                         
        Instance                                                  Component                                                                                              Delta   Delay   
        --------                                                  ---------                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst     inPlaceNTT_DIF:core_core:fsm                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#174                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#174.itm                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/or#264                                mgc_or_1_3                                                                                             0.5500  0.5500  
        inPlaceNTT_DIF:core/or#264.itm                                                                                                                                   0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                   mgc_mux_1_1_2                                                                                          0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                      0.0000  0.6300  
        inPlaceNTT_DIF:core/mux#325                               mgc_mux_1_1_2                                                                                          0.0800  0.7100  
        inPlaceNTT_DIF:core/mux#325.cse                                                                                                                                  0.0000  0.7100  
        inPlaceNTT_DIF:core/nor#181                               mgc_nor_1_4                                                                                            0.5500  1.2600  
        inPlaceNTT_DIF:core/nor#181.cse                                                                                                                                  0.0000  1.2600  
        inPlaceNTT_DIF:core/modExp_dev:while:or                   mgc_or_1_2                                                                                             0.5500  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                      0.0000  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                  mgc_mux_64_1_2                                                                                         0.0800  1.8900  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                     0.0000  1.8900  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg mgc_mul_64_0_64_0_64                                                                                   6.6802  8.5702  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                      0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1             mgc_mux_64_1_2                                                                                         0.0800  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                0.0000  8.6502  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp          modulo_dev                                                                                             0.0000  17.1502 
                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                  Port                                                         Slack (Delay) Messages 
      ----------------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                                p:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(r)                                                                r:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy(0)(3):obj.ld)                                      and#63.itm                                                 15.6950  4.3050          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                                        not#614.itm                                                18.5000  1.5000          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat)                           p.sva                                                       7.7550 12.2450          
      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                                       modExp_dev:while:modExp_dev:while:mux.itm                  11.3498  8.6502          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.a)                                        operator-<64,false>:mux.itm                                13.2750  6.7250          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.b)                                        STAGE_MAIN_LOOP:mux.itm                                    15.6150  4.3850          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:acc#1.psp)                                        STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                16.1650  3.8350          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:lshift.psp#1)                                     STAGE_MAIN_LOOP:lshift.psp#1.sva:mx0w0                     15.6150  4.3850          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut)                           operator-<64,false>:mux1h.itm                               9.9298 10.0702          
      inPlaceNTT_DIF:core/reg(STAGE_VEC_LOOP:j.sva(9:0))                                        STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:and.itm 16.6850  3.3150          
      inPlaceNTT_DIF:core/reg(modExp_dev:result)                                                modExp_dev:result:modExp_dev:result:mux.itm                18.2700  1.7300          
      inPlaceNTT_DIF:core/reg(tmp#2.lpi#4.dfm)                                                  COMP_LOOP:mux1h#9.itm                                       7.7805 12.2195          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63)) modExp_dev:while:mux1h#1.itm                                4.8205 15.1795          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(9:2).sva(6:0))                                        COMP_LOOP:k:COMP_LOOP:k:and.itm                            15.6950  4.3050          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)                                          COMP_LOOP-1:operator+<64,false>:acc.tmp                    16.1250  3.8750          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)                                                slc(COMP_LOOP:COMP_LOOP:mux.rgt)(7).itm                    13.1950  6.8050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)#1                                              slc(COMP_LOOP:COMP_LOOP:mux.rgt)(6-0).itm                  13.1950  6.8050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)                                                    operator<<64,false>:slc(z.out#1)(9-0).itm                   5.3705 14.6295          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#1                                        COMP_LOOP-2:operator+<64,false>:acc.itm                    17.6250  2.3750          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#7.psp)                                              COMP_LOOP:acc#7.itm                                        18.6600  1.3400          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#2                                        COMP_LOOP-3:operator+<64,false>:acc.itm                    17.6250  2.3750          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#1                                                  COMP_LOOP-4:acc.itm                                        18.6450  1.3550          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#3                                        COMP_LOOP-4:operator+<64,false>:acc.itm                    17.6250  2.3750          
      inPlaceNTT_DIF:core/reg(operator<<64,false>:slc(operator<<64,false>:acc)(61))             operator><64,false>#1:operator><64,false>#1:mux.itm         5.2905 14.7095          
      inPlaceNTT_DIF:core/reg(tmp#1.lpi#4.dfm)                                                  COMP_LOOP:mux1h#18.itm                                     16.0600  3.9400          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(1:0))                                        COMP_LOOP:or#2.itm                                         12.2550  7.7450          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(63:9))                                       COMP_LOOP:COMP_LOOP:and.itm                                12.8050  7.1950          
      inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)                          modExp_dev:while:rem:cmp.z                                  3.0035 16.9965          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).we                                           17.2900  2.7100          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).radr                                         15.6250  4.3750          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(0).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).we                                           17.2900  2.7100          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).radr                                         15.6250  4.3750          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(1).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).we                                           17.2900  2.7100          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).radr                                         15.6250  4.3750          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(2).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).we                                           17.2900  2.7100          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).radr                                         15.6250  4.3750          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(3).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                            p:rsc.triosy.lz                                            19.6800  0.3200          
      inPlaceNTT_DIF                                                                            r:rsc.triosy.lz                                            19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         8     1 
    -                                                        65     1 
    -                                                        64     2 
    -                                                        11     1 
    -                                                        10    10 
    and                                                               
    -                                                         7     2 
    -                                                        55     1 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        10     1 
    -                                                         1   158 
    div                                                               
    -                                                        64     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_107f1ede69116d06f358330a1eb5366d61ff                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         8     1 
    -                                                         7     1 
    -                                                        64     5 
    -                                                         4     1 
    -                                                         3     1 
    -                                                        10     3 
    -                                                         1   204 
    mux1h                                                             
    -                                                         9     1 
    -                                                         8     2 
    -                                                         7     1 
    -                                                        64     6 
    -                                                        55     1 
    -                                                         4     1 
    -                                                         2     1 
    -                                                         1     1 
    nand                                                              
    -                                                        55     1 
    -                                                         1    23 
    nor                                                               
    -                                                         1   113 
    not                                                               
    -                                                         9     4 
    -                                                         7     1 
    -                                                        64     1 
    -                                                         4     1 
    -                                                         3     1 
    -                                                         1   264 
    or                                                                
    -                                                        64     1 
    -                                                         2     1 
    -                                                         1    86 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0     6 
    reg                                                               
    -                                                         9     1 
    -                                                         7     2 
    -                                                        64    10 
    -                                                        55     1 
    -                                                         4     1 
    -                                                         2     1 
    -                                                        10     9 
    -                                                         1     5 
    rem                                                               
    -                                                        64     1 
    xor                                                               
    -                                                         1     4 
    
  End of Report
