"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[8901],{2073(e,n,t){t.d(n,{A:()=>a});var i=t(6540);const a=function({pdfLink:e,pdfSize:n,title:t,description:a}){if(!e)return null;const r=e.startsWith("http"),s=(e=>{if(!e)return null;try{const n=new URL(e,r?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return i.createElement("div",{className:"pdf-download-card"},i.createElement("div",{className:"pdf-download-card__header"},i.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),i.createElement("div",{className:"pdf-download-card__title"},i.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&i.createElement("p",{className:"pdf-download-card__doc-title"},t))),i.createElement("div",{className:"pdf-download-card__info"},i.createElement("div",{className:"pdf-download-card__meta"},i.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),i.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(o=n)?o:o<1048576?`${(o/1024).toFixed(1)}KB`:`${(o/1024/1024).toFixed(1)}MB`)),a&&i.createElement("div",{className:"pdf-download-card__description"},a),r&&i.createElement("div",{className:"pdf-download-card__notice"},i.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),i.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),i.createElement("div",{className:"pdf-download-card__actions"},i.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:r?void 0:s,target:r?"_blank":void 0,rel:r?"noopener noreferrer":void 0},i.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),r&&i.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},i.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var o}},5680(e,n,t){t.d(n,{xA:()=>c,yg:()=>u});var i=t(6540);function a(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function r(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);n&&(i=i.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,i)}return t}function s(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?r(Object(t),!0).forEach(function(n){a(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):r(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function o(e,n){if(null==e)return{};var t,i,a=function(e,n){if(null==e)return{};var t,i,a={},r=Object.keys(e);for(i=0;i<r.length;i++)t=r[i],n.indexOf(t)>=0||(a[t]=e[t]);return a}(e,n);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(i=0;i<r.length;i++)t=r[i],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(a[t]=e[t])}return a}var l=i.createContext({}),d=function(e){var n=i.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):s(s({},n),e)),t},c=function(e){var n=d(e.components);return i.createElement(l.Provider,{value:n},e.children)},p={inlineCode:"code",wrapper:function(e){var n=e.children;return i.createElement(i.Fragment,{},n)}},h=i.forwardRef(function(e,n){var t=e.components,a=e.mdxType,r=e.originalType,l=e.parentName,c=o(e,["components","mdxType","originalType","parentName"]),h=d(t),u=a,m=h["".concat(l,".").concat(u)]||h[u]||p[u]||r;return t?i.createElement(m,s(s({ref:n},c),{},{components:t})):i.createElement(m,s({ref:n},c))});function u(e,n){var t=arguments,a=n&&n.mdxType;if("string"==typeof e||a){var r=t.length,s=new Array(r);s[0]=h;var o={};for(var l in n)hasOwnProperty.call(n,l)&&(o[l]=n[l]);o.originalType=e,o.mdxType="string"==typeof e?e:a,s[1]=o;for(var d=2;d<r;d++)s[d]=t[d];return i.createElement.apply(null,s)}return i.createElement.apply(null,t)}h.displayName="MDXCreateElement"},8715(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>s,default:()=>p,frontMatter:()=>r,metadata:()=>o,toc:()=>d});var i=t(8168),a=(t(6540),t(5680));t(2073);const r={title:"P19-92 - \xa9 SEMI 1992, 19962...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"P19-92 - \xa9 SEMI 1992, 19962...",sidebar_position:1160,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-116.pdf",chapter:116,page_count:50}},s=void 0,o={unversionedId:"standards/semi/semi-chapter-116",id:"standards/semi/semi-chapter-116",title:"P19-92 - \xa9 SEMI 1992, 19962...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-116.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-116",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-116",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-116.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:1160,frontMatter:{title:"P19-92 - \xa9 SEMI 1992, 19962...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"P19-92 - \xa9 SEMI 1992, 19962...",sidebar_position:1160,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-116.pdf",chapter:116,page_count:50}},sidebar:"standardsSidebar",previous:{title:"P10-0705 - \xa9 SEMI 1990, 2005...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-115"},next:{title:"P23-0200 - \xa9 SEMI 1993, 200024...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-117"}},l={},d=[],c={toc:d};function p({components:e,...n}){return(0,a.yg)("wrapper",(0,i.A)({},c,n,{components:e,mdxType:"MDXLayout"}),(0,a.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/116.pdf"\npdfSize="2.47MB"\ntitle="P19-92 - \xa9 SEMI 1992, 19962..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,a.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19962\nisolated  line  \u2014  a  clearfield,  dark  line  as  shown  in\nFigure 2 (SYN: island).\nFigure 2\nIsolated Line\nisolated  space  \u2014  A  darkfield,  clear  line  as  shown  in\nFigure 3 (SYN: window, trench, contact, opening).\nFigure 3\nIsolated Space\n2  Detail Specification\n2. 1  Introduction\n2. 1.1   This  specification  describes  th e  pattern  cells,\nwhich  are  illustrated  in  the  figures  at  the  end  of  this\ndocument.      These      cells      are      to      be      placed\nphotolithographically   or   by   other   direct   patterning\nmethods  onto  wafer  substrates  at  different  masking\nlevels during the IC manufacturing process.\n2. 1.2   Many  details  of  the  pattern  cel ls,  such  as  the\norientation,  magnitude,  range  of  the  linewidths,  and\npolarity of tone (clearfield vs. darkfield) will be defined\nby  the  user,  unless  otherwise  noted.  When  reporting\nresults  based  on  tests  using  these  cells,  details  such  as\nfield       polarity,       orientation,       and       topographic\nconsiderations must be indicated.\n2. 1.3   All  critical  dimensions  given  i n  this  document\nare   the   actual   CAD   values   at   1X.   For   a   given\nmagnification,  M,  the  target  dimensions  on  the  reticle\nshould  be  exactly  M  times  the  dimension  given  in  this\nspecification.  The reticle dimensions must not be sized\nto compensate for any wafer process-induced bias.\n2. 2  Applications\n2. 2.1   These  cells  are  intended  to  be   used  in  several\napplications. The following applications list some of the\nintended uses for the pattern cells.\n2. 2.1.1   in-line  process  monitoring  \u2014   To  establish\npatterns to determine if the layer has been processed to\ndesign specifications.\n2. 2.1.2  process transfer \u2014 To standar dize the patterns\nfor      process      monitoring      within      manufacturing\nfabrication sites and to facilitate process and technology\ntransfers between sites.\n2. 2.1.3   equipment  evaluation  \u2014  To  st andardize  the\npatterns used to evaluate semiconductor equipment.\n2. 2.1.4   equipment  characterization  \u2014   To  standardize\nthe patterns for the characterization process of different\nmetrology equipment.\n3  Guidelines for Application s\n3. 1  General\n3. 1.1   The  cells  described  here  repres ent  a  primary\nmetrology  set  from  which  composite  patterns  may  be\nconstructed.\n3. 1.2   A  composite  pattern  set  meets   this  standard  if  it\nconsists  of  any  number  of  the  basic  cells  described\nherein,  provided  all  design  rules  for  each  cell  are\nobeyed.\n3. 1.3   Each  basic  cell  contains  a  fund amental  design\nfeature. This feature may be repeated at different (user-\ndefined)  dimensions  within  a  modified  metrology  cell.\nThe  user  will  determine  all  appropriate  dimensions  for\nthe       feature       as       they       apply       to       specific\nprocessing/equipment situations.\n3. 1.4   The  figures  provided  within  th is  document  are\nintended  to  illustrate  the  proper  layout  of  each  pattern\ncell and to define the appropriate design elements used\nwithin  each  basic  cell.  The  pattern  cell  dimensions  are\nprovided when appropriate.\n3. 1.5   All  feature  groups  must  be  sep arated  by  at  least\nfive times the largest feature width. This proximity rule\nis defined in order to ensure that patterns intended to be\nindependent are indeed non-coupled."),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19963\n3. 1.6   Labels,  border  lines,  indicator   marks,  or  any\nother  adjacent  feature  will  be  separated  by  a  minimum\nof 5 \u03bcm.\n3. 1.7   A  label  to  indicate  the  nomina l  feature  width\nmust be placed near each basic cell, except the linearity\ncell,  which  has  no  user-defined  features.  The  units  of\nthe  CD  labels  must  be  micrometers  and  at  least  two\nsignificant figures must be used. The labels must be of\na  clearly  printable  size.  Decimal  points  are  optional.  If\ndecimal  points  are  eliminated,  digits  to  the  left  of  the\nimaginary  decimal  point  must  be  slightly  larger  than\nthose  digits  to  the  right.  Characters  to  the  left  of  the\ndecimal are optional. All CD labels that are printed with\none  size  only  will  correspond  to  numbers  less  than  1.0\n\u03bcm,  and  any  number  greater  than  1.0  \u03bcm  must  contain\nat  least  one  character  to  the  right  of  the  decimal  place.\nIf  the  cell  includes  a  bias,  a  label  to  indicate  this  bias,\nincluding a \u201c+\u201d sign, must be placed near the basic cell.\nOne significant figure may be used for bias labels if the\nbias is less than 1.0 \u03bcm and a multiple of 0.1 \u03bcm. (e.g.,"),(0,a.yg)("ul",null,(0,a.yg)("li",{parentName:"ul"},"4 = + 0.4 \u03bcm).")),(0,a.yg)("ol",{start:3},(0,a.yg)("li",{parentName:"ol"},"1.8   It  is  recognized  that  there  are  d esign  limitations\ndictated  by  the  equipment  used  to  generate  the  pattern\n(e.g., CAD grids, PG rectangles, E-beam spot sizes). It\nis permitted within this standard to modify these cells in\norder to meet these equipment limitations (e.g., stay on\ngrid)."),(0,a.yg)("li",{parentName:"ol"},"2  Specific"),(0,a.yg)("li",{parentName:"ol"},"2.1  L-Bar Cell \u2014 (See Figure 4.)"),(0,a.yg)("li",{parentName:"ol"},"2.1.1  The L-bar cell is designed to b e a measurement\nsite  for  isolated  features  as  well  as  line  and  space\ngroups  in  orthogonal  axes.  The  cell  can  be  used  to\nmeasure the quality of pattern transfer and metrology of\nimaged features. The cell is also a qualitative visual test\nsite for resolution of straight lines and lines bent at right\nangles."),(0,a.yg)("li",{parentName:"ol"},"2.1.2   The  design  elements  are  the  no minal  feature\nwidth,  the  inter-feature  spacing,  the  minimum  feature\nlength,   and   the   intergrouping   linewidth   difference\n(bias)."),(0,a.yg)("li",{parentName:"ol"},"2.1.3   The  basic  cell  consists  of  one  o r  more  groups\nof nested L-shaped lines at a specific pitch. The pitch is\ndefined at twice the nominal feature width. (See Figure"),(0,a.yg)("li",{parentName:"ol"},")\nW\n0\n= Nominal feature width\nS = Interfeature spacing\nL = Nominal feature length\nW\n0\n-W\n1\n= Intergrouping linewidth difference (bias)\nFigure 5\nTable 1\nNominal Feature\nWidth\nNumber of Nested\nL-barsMinimum Length",(0,a.yg)("blockquote",{parentName:"li"},(0,a.yg)("p",{parentName:"blockquote"},"1 \u03bcm310 W\n0\n\u22641 \u03bcm510 \u03bcm\nThe center L-bar of each group shall extend beyond the\nends  of  the  other  L-bars  by  at  least  10  \u03bcm.    If  these\ncells are to be used for cross-section analysis, the length\nof the L-bars may be designed considerably longer than\nthe minimum length."))),(0,a.yg)("li",{parentName:"ol"},"2.1.4   The  L-bar  basic  cell  consists  o f  one,  three,\nfive,  or  seven  feature  groups.  If  the  basic  cell  only\nconsists  of  a  single  feature  group,  then  the  lines  and\nspaces must both be equal to the nominal feature width.\nIf the basic cell consists of three, five, or seven groups,\nthen  the  groups  are  nested.  For  the  middle  group,  the\nlines  and  spaces  must  both  be  equal  to  the  nominal\nfeature  width.  The  feature  widths  in  each  successive\nfeature  group  nested  outside  the  middle  group  are\nincrementally increased by the bias. The feature widths\nin  each  successive  feature  group  inside  the  middle\ngroup  are  incrementally  decreased  by  the  bias.  The\npitch  for  all  L-bar  groups  within  a  basic  cell  must  be\nheld  constant  and  equal  to  twice  the  nominal  feature\nwidth."),(0,a.yg)("li",{parentName:"ol"},"2.2  Straight-Line Cell \u2014 (See Fig ure 6.)"),(0,a.yg)("li",{parentName:"ol"},"2.2.1   The  straight-line  cell  is  a  versi on  of  the  L-bar\ncell,  modified  for  tilted  SEM  inspection  by  removing\nthe elbows.")),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19964\nFigure 7\nThe square area, shown above, is removed to create\nstraight-line cell.\n3. 2.2.2   To  create  the  straight-line  cell   from  the  L-bar\ncell,  the  area  removed  will  be  a  square  defined  by  two\ndiagonal corners referred to as \u201cA\u201d and \u201cB\u201d in Figure 7.\nCorner  \u201cA\u201d  is  the  outer  edge  of  the  outermost  elbow.\nCorner \u201cB\u201d is a point inside the innermost elbow whose\ndistance  to  the  nearest  edge  is  five  times  that  of  the\nsmallest CD \u2014 or 5.0 \u03bcm if the smallest CD is less than"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"0 \u03bcm. This square area must remain unpatterned."),(0,a.yg)("li",{parentName:"ol"},"2.3  Proximity Dagger Cell \u2014 (See  Figure 8.)"),(0,a.yg)("li",{parentName:"ol"},"2.3.1    The   proximity   dagger   cell   is   d esigned   to\nprovide information on the proximity effects of isolated\nlines/spaces  in  relation  to  large  area  blocks.  This  cell\ndesign  allows  clear  and  dark  features  to  be  measured\nsimultaneously in one layout."),(0,a.yg)("li",{parentName:"ol"},"2.3.2   The  design  elements  within  th e  cell  are  the\nnominal    feature    linewidth,    the    nominal    feature\nspacewidth,  and  the  staircase  stepwidth.  The  stepwidth\nis  user-selected,  but  it  is  recommended  to  be  at  least\n25%  of  the  nominal  feature  pitch  (i.e.,  pitch  equals\nnominal linewidth plus nominal spacewidth)."),(0,a.yg)("li",{parentName:"ol"},"2.3.3    The   cell   consists   of   a   nine-tier    staircase\nreproduced  symmetrically  in  both  clear  and  darkfields.\nA  full  description  of  the  clearfield  staircase  (i.e.,  large\nchrome  islands)  is  given.  The  same  descriptions  apply\nfor  the  darkfield  staircase  except  the  polarities  are\nreversed. Each tier is 10 microns tall. The full width of\nthe cell is 40 microns and the full height is 180 microns.\nThe   first   tier   separates   the   nominal   feature   width\nsymmetrically  from  the  large  chrome  islands  by  an\namount  equal  to  the  nominal  width.  Tiers  2\u20137  are\nsuccessively  wider  by  the  indicated  bias.  The  8th  and\n9th  tiers  will  be  5  and  10  times  the  nominal  feature\nwidth respectively."),(0,a.yg)("li",{parentName:"ol"},"2.4  Contact Array Cell \u2014 (See Fig ure 9.)"),(0,a.yg)("li",{parentName:"ol"},"2.4.1     The  contact  array  cell  is  desig ned  to  provide\nresolution and proximity-effect information over a wide\nrange of contact sizes."),(0,a.yg)("li",{parentName:"ol"},"2.4.2   The  design  elements  are  the  no minal  square\ncontact  dimension,  the  inter-contact  dimension  within\nthe  5  \xd7  5  and  the  3  \xd7  3  arrays.    The  latter  dimension\nwill be equal to the contact dimension."),(0,a.yg)("li",{parentName:"ol"},"2.4.3   The  contact  array  cell  will  con sist  of  three\nsubgroups: a 5 \xd7 5 contact array, a 3 \xd7 3 contact array,\nand  an  isolated  contact.    The  5  \xd7  5  array  will  produce\nthe  maximal  proximity  (i.e.,  dense  printing)  for  the\ncenter  contact.    The  center  contact  in  the  3  \xd7  3  array\nwill  exhibit  proximal  printing  effects  different  from\nboth the isolated contact and the dense contact."),(0,a.yg)("li",{parentName:"ol"},"2.5  Staggered Contact Array \u2014 (S ee Figure 10.)"),(0,a.yg)("li",{parentName:"ol"},"2.5.1  The staggered contact array ce ll is designed to\nimprove   the   probability   of   cross-sectioning   small\ncontacts for SEM metrology analysis."),(0,a.yg)("li",{parentName:"ol"},"2.5.2   The  design  elements  are  the  sq uare  contact\ndimension,  the  column-to-column  vertical  offset  \u2014  or\nstaggering  \u2014  and  the  contact-to-contact  spacing.  The\ncontact-to-contact  spacing  will  be  equal  to  the  square\ncontact dimension."),(0,a.yg)("li",{parentName:"ol"},"2.5.3   The  contacts  are  laid  out  using   a  minimum  of\nthree  columns  of  contacts.  The  user-selected  offset\nbetween  columns  should  allow  the  contacts  to  remain\non grid."),(0,a.yg)("li",{parentName:"ol"},"2.5.4  The lines (or spaces) shown on  the left side of\nFigure  10  are  optional.  They  have  been  placed  to\nprovide feature identification of pitch calibration. If the\nwidths  are  to  be  submicron,  5  lines  (or  spaces)  instead\nof 3 will be required."),(0,a.yg)("li",{parentName:"ol"},"2.6  Linearity Cell \u2014 (See Figure 1 1.)"),(0,a.yg)("li",{parentName:"ol"},"2.6.1   The  linearity  cell  is  designed  t o  test  (1)  the\nlinearity  of  the  measurement  method,  assuming  the\nlithographical  process  is  linear  over  all  line  sizes  used,\nor  (2)  the  linearity  of  the  process,  assuming  that  the\nmetrological method is linear over all line sizes used."),(0,a.yg)("li",{parentName:"ol"},"2.6.2    The   design   elements   of   this   ce ll   are   the\nlinewidths,  the  interfeature  spacing,  and  the  minimum\nline lengths. Unlike the other cells, its elements are not\nadjusted  to  a  nominal  critical  dimension,  but  rather  are\nnumerically specified as constants for all applications."),(0,a.yg)("li",{parentName:"ol"},"2.6.3   The  cell  consists  of  nine  parall el  lines,  placed\non a five-micron pitch. The linewidths are 1.2, 1.1, 1.0,"),(0,a.yg)("li",{parentName:"ol"},"9, 0.8, 0.7, 0.6, 0.5, and 0.4 microns. The line lengths\nare  a  minimum  of  ten  microns.  A  two-micron  top  and\nbottom border (running orthogonal to the parallel lines,")),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19965\nacross  the  ends)  is  provided  on  the  array  to  allow\nrecognition of the cell as a unit.\n3. 2.7  Electrical Cell \u2014 (See Figure  12.)\n3. 2.7.1   The  electrical  cell  is  designed   to  provide  very\nprecise and relatively fast determinations of the average\nlinewidth  of  a  conductive  film  using  an  automated  test\nsystem, but can also be used with a manual prober.\n3. 2.7.2  The design elements of this ce ll are the bridge\nresistor linewidth, W\nb\n, the center-of-tap to center-of-tap\nbridge  length,  L\nb\n,  the  sheet  and  bridge  tap  widths,  W\nc\nand W\nt\n, the sheet and bridge tap lengths, L\nc\nand L\nt\n, the\nextension  of  the  bridge  resistor  line  to  the  nearest\ndiscontinuity in that line, L\ne\n, and the size of the square\nsheet  will  be  35  \u2013  100  \u03bcm.    See  Figure  13  for  the\nlabeling of these elements.  The rules for these elements\nare as follows:\nW\nt\n\u2264 W\nb\n(for L\nb\n< 100 W\nb\n)(1)\nW\nt\n\u2264 1.2*W\nb\n(for L\nb\n\u2265 100 W\nb\nand W(2)\nL\nb\n\u2265 15W\nb\nfor 80 \u03bcm, whichever is larger)(3)\nL\nt"),(0,a.yg)("blockquote",null,(0,a.yg)("p",{parentName:"blockquote"},"2W\nt\n(4)\nL\ne\n2W\nb\n(5)\nL\nc\n2W\nc\n(6)\n3. 2.7.3 The  cell  consists  of  two  types  o f  four-point\nKelvin structures: a van der Pauw sheet resistor and one\nor   more   bridge   resisitors.   The   orientation   of   the\nindividual  bridge  resistors  is  user-defined.  The  bridge\nresisitors  also  can  be  surrounded  by  dummy  lines  to\nmeasure  the  process  bias  due  to  proximity  effect.  On\nstructures     containing     the     dummy     lines,     the\ninterconnects  will  hook  up  to  the  bridge  resistor  in  a\nperpendicular fashion, as shown in Figure 14.\n3. 2.7.4  The pad labeled with a V in Fi gures 13 and 15\nwill be used for voltage measurement only, and will be\nused   as   the   fourth   point   in   the   sheet   resistivity\nmeasurements  that  will  be  used  to  make  the  linewidth\ndetermination.")),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19966\nFigure 13\nElectrical Cell, 2 \xd7 n Configuration with Labeling\nFigure 14\nBlow-Up of Bridge Resistor with Proximity Lines"),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19967\n3. 2.7.5  The pads can be arranged in a  1 \xd7 n layout for\nscribeline    placement    (see    Figure    15),    or    the\nconventional  2  \xd7  n  layout  can  be  used  if  the  spatial\nconstraints  are  minimal.    Pad  size  and  pitch  are  user-\ndefined.    For    automatic    testing    in    a    production\nenvironment,  it  is  recommended  that  the  pads  be  80  \u2013\n100 mm per side.\n3. 3  User Considerations\n3. 3.1  Target CD versus Resolved CD\n3. 3.1.1   The  desired  size  of  a  critical  d imension  (CD)\non  an  integrated  circuit  can  be  considered  its  nominal\nvalue and is herein designated the \u201ctarget CD.\u201d The size\nactually  achieved  (resolved  CD)  on  the  circuit  may  be\ndifferent from this nominal value.\n3. 3.1.2   Measurements  of  the  resolved   CD  may  not  be\naccurate  because  of  the  difficulty  in  determining  the\nactual location of the edge in the optical or SEM image\nprofile.\n3. 3.1.3    Even   if   inaccurate,   measureme nt   of   the\nresolved CD can be valuable for comparison purposes if\nthe  measurement  method  has  adequate  precision  and\nsensitivity to detect the dimensional changes of interest.\n3. 3.1.4  The traditional definition of re solution may not\nbe  adequate  (e.g.,  ability  to  distinguish  closely  spaced\npoints)    for    specifying    the    sensitivity    to    small\ndimensional changes.\n4  References\n4. 1   Yen,  D.,  Linholm,  L.W.,  and  B uehler,  M.G.,  \u201cA\nCross-Bridge    Test    Structure    for    Evaluating    the\nLinewidth    Uniformity    of    an    Integrated    Circuit\nLithography    System,\u201d    J.    Electrochemical    Society\n1",(0,a.yg)("em",{parentName:"p"},"2_9")," (1982), 2313.\n4. 2   Hasan,  T.F.,  Perloff,  D.S.,  and   Mallory,  C.L.,\n\u201cTest  Structures  for  the  Measurement  and  Analysis  of\nVLSI     Lithographic     and     Etching     Parameters\u201d,\nSemiconductor  Silicon/1981,  H.R.  Huff,  R.J.  Kriegler\nand    Y.    Takeishi    Eds.,    (Electrochemical    Society,\nPennington, NJ) 1981, 866.\n4. 3   Carver,  G.P.,  Mattis,  R.L.,  and   Buehler,  M.G.,\n\u201cDesign   Considerations   for   the   Cross-Bridge   Sheet\nResistor,\u201d    NBSIR    82-2548,    National    Bureau    of\nStandards, Washington, DC, (1982).\n4. 4   Buehler,  M.G.,  Hershey,  C.W. ,  \u201cThe  Split-Cross-\nBridge  Resistor  for  Measuring  the  Sheet  Resistance,\nLinewidth,  and  Line  Spacing  of  Conducting  Layers,\u201d\nIEEE Transactions on Electron Devices, (1986), 1572.\n4. 5  Lin, Burn J., \u201cProximity and A stigmatism Tolerant\nTestsites  for  Electrical  Linewidth  Measurement,\u201d  SPIE\nProc., Vol. \u2013 (1989).\nFigure 15\nElectrical Cell, 1 \xd7 n Configuration"),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19968\nFigure 4\nL-Bar Cell\nFigure 6\nStraight Line Cell"),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 19969\nFigure 8\nProximity Dagger Cell"),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 199610\nFigure 9\nContact Array Cell"),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 199611\nFigure 10\nStaggered Contact Array"),(0,a.yg)("p",null,"SEMI P19-92 \xa9 SEMI 1992, 199612\nFigure 11\nLinearity Cell\nFigure 12\nElectrical Cell, 2 \xd7 n Configuration\nNOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),  3081  Zanker  Road,  San  Jose,  CA    95134.  Reproduction\nof  the  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI P20-0703 \xa9 SEMI 1992, 2003 1\nSEMI P20-0703\nGUIDELINE FOR CATALOG PUBLICATION OF EB RESIST\nPARAMETERS (PROPOSAL)\nThis  guideline  was  technically  approved  by  the  Global  Micropatterning  Committee  and  is  the  direct\nresponsibility  of  the  Japanese  Micropatterning  Committee.  Current  edition  approved  by  the  Japanese\nRegional  Standards  Committee  on  April  28,  2003.    Initially  available  at  ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  June  2003;  to  be\npublished July 2003. Originally published in 1992.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1      The   purpose   of   this   guideline   is   to   provide   a\nbaseline for publications of EB resist parameters. It can\nalso  be  used  as  a  guide  to  evaluate  resist  process\nparameters.  This  guideline  is  intended  to  be  applicable\nfor electron beam processes."),(0,a.yg)("li",{parentName:"ol"},"2      The   parameters   for   EB   Resist   publication   are\ndiscussed below.\n2  Scope\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Resist Commercial Name"),(0,a.yg)("li",{parentName:"ol"},"1  Describe resist commercial name.\n4  Resist Properties"),(0,a.yg)("li",{parentName:"ol"},"1  Polymer Properties"),(0,a.yg)("li",{parentName:"ol"},"1.1  Components   \xf3   Describe   resist   components.\nChemical structure is not necessarily required."),(0,a.yg)("li",{parentName:"ol"},"1.2  Molecular   Weight   \xf3   Describe   M\nw\n,   Mn   and\nM\nw\n/Mn if known."),(0,a.yg)("li",{parentName:"ol"},"1.3  Thermal Characteristics \xf3 Describe Tg and Tm."),(0,a.yg)("li",{parentName:"ol"},"2  Resist Solution Properties"),(0,a.yg)("li",{parentName:"ol"},"2.1  Solvent \xf3 Specify chemical names."),(0,a.yg)("li",{parentName:"ol"},"2.2  Viscosity \xf3 Solution viscosity, mPa\u2211s, 25\u221eC."),(0,a.yg)("li",{parentName:"ol"},"2.3  Solid Content \xf3 Weight %.\n5  Film Forming Properties"),(0,a.yg)("li",{parentName:"ol"},"1  Thickness  Curves  \xf3  Plot  film  thickness  T  (\u03bcm  or\nnm) after prebake versus spinning speed R (rpm). Here,\nx axis is log (R) and y axis is log (T)."),(0,a.yg)("li",{parentName:"ol"},"2  Conditions \xf3 Specify following conditions."),(0,a.yg)("li",{parentName:"ol"},"2.1  Substrate   \xf3   Silicon   wafer   or   chrome   mask\nblank. Specify its structure."),(0,a.yg)("li",{parentName:"ol"},"2.2  Spinning     Conditions     \xf3     Specify     spinning\nconditions including coating sequence."),(0,a.yg)("li",{parentName:"ol"},"2.3  Environmental  Conditions  \xf3  Temperature  (\u221eC),\nrelative humidity (%)."),(0,a.yg)("li",{parentName:"ol"},"2.4  Prebake  Conditions  \xf3  Prebaking  temperature\n(\u221eC),   time   (sec),   heating   and   cooling   method   and\napparatus.  Specify  heating  rate  and  cooling  rate  if\nmonitored."),(0,a.yg)("li",{parentName:"ol"},"2.5  Thickness  Measurement  Methods  \xf3  Thickness\nmeasurement  instruments  and  measurement  method.  In\ncase   of   a   light   interferance   thickness   measurement\napparatus,  specify  the  refractive  index  as  a  parameter\nused in the measurement.\n6  Film Thicknesses"),(0,a.yg)("li",{parentName:"ol"},"1        Defines    resist    thicknesses    and    measurement\nconditions for resist parameter descriptions in and after\nSection 10. Unit is \u03bcm or nm."),(0,a.yg)("li",{parentName:"ol"},"1.1  Film Thickness Definitions"),(0,a.yg)("li",{parentName:"ol"},"1.1.1  Ti  \xf3  Initial  thickness  after  prebake  prior  to\nexposure."),(0,a.yg)("li",{parentName:"ol"},"1.1.2  Te     \xf3     Exposed     region     thickness     after\ndevelopment."),(0,a.yg)("li",{parentName:"ol"},"1.1.3  Tu    \xf3    Unexposed    region    thickness    after\ndevelopment, and after postbake if required."),(0,a.yg)("li",{parentName:"ol"},"1.1.4  NTe   \xf3   Te/Ti.   Normalized   exposed   region\nthickness."),(0,a.yg)("li",{parentName:"ol"},"1.1.5  NTu  \xf3  Tu/Ti.  Normalized  unexposed  region\nthickness."),(0,a.yg)("li",{parentName:"ol"},"1.2  Thickness Measurement Conditions \xf3 Thickness\nmeasurement    conditions    should    be    the    same    as\ndescribed  in  Section  5.2.5.  In  case  of  measurements  of\nexposed  region  thickness,  exposed  region  area  should\nbe larger than 20 \u03bcm on all sides.\n7  Sample Preparation"),(0,a.yg)("li",{parentName:"ol"},"1      Defines   sample   preparation   methods   for   resist\nparameter descriptions in and after Section 10."),(0,a.yg)("li",{parentName:"ol"},"1.1  Film  Thickness  \xf3  Ti.  0.50  \xb1  0.02  \u03bcm  (500  \xb1  20\nnm) is recommended for a standard thickness.")),(0,a.yg)("p",null,"SEMI P20-0703 \xa9 SEMI 1992, 2003 2\n7. 1.2  Conditions  \xf3  Specify  conditions  described  in\nSections 5.2.1 to 5.2.4.\n8  Exposure\n8. 1  Defines exposure condition description methods for\nresist parameter descriptions in and after Section 10.\n8. 1.1  Exposure   Dosage   Definition   \xf3   Quantity   of\nelectrical charge per unit area, \u03bcC/cm\n2\n. Describe as D.\n8. 1.2  Exposure  Dosage  Calculation  \xf3  Calculate  as\nfollows.\nD = I \u25ca t/S \u25ca 10\n6"),(0,a.yg)("p",null,"Here,  I  is  current  (A),  t  is  exposure  time  (s),  S  is\nexposure area (cm\n2\n)."),(0,a.yg)("p",null,"Specify these parameters.\n8. 1.3  Acceleration Voltage \xf3 In a range from 10 to 50\nkV.\n8. 1.4  Exposure System \xf3 Specify exposure methods.\n8. 1.4.1  Beam Scanning Methods \xf3 For example, raster\nscanning  or  vector  scanning.  Specify  beam  scanning\npitch if defined.\n8. 1.4.2   Beam Shape \xf3 Describe beam shape.\n8. 1.4.3  Beam  Conditions  \xf3  Specify  beam  size  (\u03bcm  or\nnm) and current density (A/cm\n2\n), if possible.\n8. 1.4.4  Exposure Tool Manufacturer and System Name\n\xf3  Specify  exposure  tool  manufacturer  and  system\nname, if possible.\n9  Processing and Developing Parameters\n9. 1    This  section  defines  process  condition  descriptions\nin and after Section 10.\n9. 1.1  Post  Exposure  Treatments  \xf3  Describe  if  any\ntreatment     is     processed     after     exposure     before\ndevelopment.\n9. 1.1.1  Methods \xf3 For example, post exposure bake.\n9. 1.1.2  Conditions     \xf3     For     example,     treatment\nconditions    such    as    temperature    (\u221eC),    time    (s),\natmosphere,   heating   method,   cooling   method   and\napparatus.  Specify  heating  rate  and  cooling  rate  if\nmonitored.\n9. 1.2  Developing Parameters\n9. 1.2.1  Methods \xf3 Specify spray, dip, or puddle.\n9. 1.2.2  Solution   Components   \xf3   Specify   name   of\ndeveloper   and   rinse.   (Chemical   names   and   weight\npercent if possible.)\n9. 1.2.3  Temperature \xf3 \u221eC\n\u2022 For  spray,  bulk  temperature.  Processing  chamber\natmospheric temperature if monitored.\n\u2022 For dip, solution temperature.\n\u2022 For  puddle,  bulk  temperature.  Processing  chamber\natmospheric temperature and substrate temperature\nif monitored.\n9. 1.2.4  Time \xf3 sec.\n9. 1.2.5  Relative Humidity \xf3 %.\n9. 1.2.6  Additional Processes \xf3 Specify if applied.\n9. 1.3  Post bake\n9. 1.3.1  Conditions   \xf3   Temperature   (\u221eC),   time   (s),\nheating    method,    cooling    method,    and    apparatus.\nSpecify heating rate and cooling rate if monitored.\n9. 1.3.2    Describe  treatment  conditions  before  or  after\npost baking, if applied.\n10  Sensitivity Curves\n10. 1  Curve  Plotting  \xf3  Plot  NTe  as  a  function  of  D.\nHere, x axis is log (D), y axis is NTe.\n10. 2  Exposure Dosage Range\n10. 2.1  Positive Resist \xf3 Include dosages larger than a\ndose gives NTe of 0.\n10. 2.2  Negative Resist \xf3 Include dosages larger than a\ndose gives NTe of 0.7.\n11  Sensitivity\n11. 1  A  dose  required  to  form  a  pattern  larger  than  20\n\u03bcm on all sides.\n11. 1.1  Positive Resist \xf3 Describe as Dp\n0\n. It gives NTe\nof 0.\n11. 1.2  Negative  Resist  \xf3  Describe  as  Dn\n0. 5\n.  It  gives\nNTe of 0.5.\n12  Contrast\n12. 1  Contrast  Definition  \xf3  Describe  as  \u03b3.  Calculate\nfrom a slope of resist sensitivity curve.\n12. 2  Positive  Resist  (Figure  1)  \xf3  Calculate  using  an\nangle  given  from  a  solid  line  between  NTe  of  0  and\nNTe of 0.8 and a solid line parallel to x axis. Here, NTu\nshould be larger than 0.9."),(0,a.yg)("p",null,"\u03b3\np\n0\n\u2212\n0. 8"),(0,a.yg)("p",null,"=\ntan\n\u03b8 ="),(0,a.yg)("h1",{id:"yx"},"y/x"),(0,a.yg)("ol",{start:0},(0,a.yg)("li",{parentName:"ol"},"8/log (Dp\n0\n/Dp"),(0,a.yg)("li",{parentName:"ol"},"8\n)")),(0,a.yg)("p",null,"SEMI P20-0703 \xa9 SEMI 1992, 2003 3\n12. 3  Negative  Resist  (Figure  2)  \xf3  Calculate  using  an\nangle  given  from  a  solid  line  between  NTe  of  0.5  and\nNTe of 0.7 and a solid line parallel to x axis."),(0,a.yg)("p",null,"\u03b3\np\n0. 5\n\u2212\n0. 7\n= tan\u03b8 = y/x = 0.2/log (Dn\n0. 7\n/Dn\n0. 5\n)"),(0,a.yg)("p",null,"13  Resolution\n13. 1  Pattern  Type  and  Feature  Size  \xf3  Lines  and\nspaces.  Ratio  of  lines  and  spaces  should  be  1:1.  Add\nhole pattern and isolated pattern if possible.\n13. 2  Conditions \xf3 Specify conditions in Sections 7, 8,\nand 9.\n13. 3  Measurement   Method   \xf3   Measure   resolutions\nusing a scanning electron microscope.\n14  Nominal Exposure Dosage\n14. 1  Nominal  Exposure  Dosage  Definition  \xf3  A  dose\nwhich  gives  lines  and  spaces  of  3  \u03bcm  at  a  ratio  of  1:1\nunder conditions described in Sections 7, 8, and 9.\n15  Others\n15. 1  Describe following items if known.\n15. 1.1  Durability \xf3 Wet etching, dry etching.\n15. 1.2  Stability  \xf3  Shelf  stability,  spun  film  stability,\npost exposure stability, and post processing stability.\n15. 1.3  Removability    \xf3    Describe    resist    removing\nmethod after processing.\n15. 1.4  Remarks  \xf3  Describe  special  characteristics  of\nthe EB resist.\n15. 1.5  Cautions \xf3 Describe cautions for safety.\n(Reference) G.N. Taylor, Solid State Technology, June\n(1984) 105."),(0,a.yg)("p",null,"Figure 1\nPositive Sensitivity Curve"),(0,a.yg)("p",null,"Figure 2\nNegative Sensitivity Curve"),(0,a.yg)("p",null,"SEMI P20-0703 \xa9 SEMI 1992, 2003 4\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer\xeds   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.   These\nstandards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility."),(0,a.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI P21-92 \xa9 SEMI 1992, 2003 1\nSEMI P21-92 (Reapproved 0703)\nGUIDELINES FOR PRECISION AND ACCURACY EXPRESSION FOR\nMASK WRITING EQUIPMENT\nThis  guideline  was  technically  approved  by  the  Global  Micropatterning  Committee  and  is  the  direct\nresponsibility  of  the  Japanese  Micropatterning  Committee.  Current  edition  approved  by  the  Japanese\nRegional  Standards  Committee  on  April  28,  2003.    Initially  available  at  ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  June  2003;  to  be\npublished July 2003. Originally published in 1992.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1      This   guideline   describes   general   requirements\nconcerning  precision  and  accuracy  expression  of  mask\nwriting   equipment.   Writing   accuracy   of   the   mask\nwriting  equipment  is  evaluated  by  measuring  a  written\nmask and is affected greatly by process conditions to be\ncarried  out.  Therefore,  the  writing  conditions  are  to  be\nagreed upon by the user and supplier.\n2  Scope\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Precision and Accuracy Expression Items,\nDefinitions, Measurement, and Requirements"),(0,a.yg)("li",{parentName:"ol"},"1  Minimum Pattern"),(0,a.yg)("li",{parentName:"ol"},"1.1  Definition\n\u2022 The minimum line and space pattern and minimum\npattern which is possible to be separated."),(0,a.yg)("li",{parentName:"ol"},"1.2  Expression\n\u2022 SEM photograph"),(0,a.yg)("li",{parentName:"ol"},"1.3  Measurement\n\u2022 SEM photograph of the resist pattern or the chrome\npattern."),(0,a.yg)("li",{parentName:"ol"},"2  Pattern Dimension Precision and Accuracy"),(0,a.yg)("li",{parentName:"ol"},"2.1  Definition\n\u2022 Critical Dimension (CD) variation and deviation of\nwritten pattern from designed value."),(0,a.yg)("li",{parentName:"ol"},"2.2  Expression\n\u2022 Deviation of measured mean value to design value\n(\u2206l:\u03bcm) and variations (3 \u03c3:\u03bcm).\n\u2022 Measured   area   and   number   of   sampling   point\nshould be clearly described."),(0,a.yg)("li",{parentName:"ol"},"2.3  Measurement\n\u2022 Optical CD measurement\n\u2022 Electron beam CD measurement\n\u2022 CD measurement done by self-diagnostic feature of\nwriting equipment."),(0,a.yg)("li",{parentName:"ol"},"2.4  Requirement\n\u2022 Width  of  a  long  line  pattern  in  X  and  Y  direction\nshould be measured.\n\u2022 Pattern  types  are  isolated  pattern;  1:1  line  and\nspace pattern or 1:2 line and space pattern.\n\u2022 The line width to be measured is not specified, but\nat   least   three   different   line   widths   should   be\nmeasured.\n\u2022 Examples of patterns are shown in Figures 1 and 2."),(0,a.yg)("li",{parentName:"ol"},"3  Overlay Accuracy"),(0,a.yg)("li",{parentName:"ol"},"3.1  Definition\n\u2022 Relative  deviation  of  pattern  position  between  two\nmasks."),(0,a.yg)("li",{parentName:"ol"},"3.2  Expression\n\u2022 3\u03c3:\u03bcm (X and Y direction separately)\n\u2022 Measured  area  and  number  of  sampling  points\nshould be clearly described."),(0,a.yg)("li",{parentName:"ol"},"3.3  Measurement\n\u2022 Optical coordinates measurement\n\u2022 Electron beam coordinates measurement\n\u2022 Coordinates  measurement  done  by  self-diagnostic\nfeature of writing equipment."),(0,a.yg)("li",{parentName:"ol"},"3.4  Requirement\n\u2022 The  pattern  should  be  cross  or  L  mark.  Uniform\nrotation error in measurement should be subtracted\nfrom the measurement result.\n\u2022 Overlay accuracy between different cassette should\nbe  clearly  described.  An  example  of  a  pattern  is\nshown in Figure 3.")),(0,a.yg)("p",null,"SEMI P21-92 \xa9 SEMI 1992, 2003 2\n3. 4  Pattern Stitching Accuracy\n3. 4.1  Definition\n\u2022 Position errors at the stitching boundary of writing\nfields, stripes, and shots.\n3. 4.2  Expression\n\u2022 |average  value|  1  +  3  \u03c3\u03bcm  (X  and  Y  direction\nseparately) measured area and number of sampling\npoints should be clearly described.\n3. 4.3  Measurement\n\u2022 Optical coordinates measurement\n\u2022 Electron beam coordinate measurement\n\u2022 Coordinates  measurement  done  by  self-diagnostic\nfeature of writing equipment.\n\u2022 Vernier measurement\n\u2022 Boundary measurement by SEM image\n3. 4.4  Requirement\n\u2022 The  pattern  should  be  cross  or  L  marks  in  both\nsides   adjacent   to   the   stitching   boundary   for\ncoordinate measurement.\n\u2022 When    the    optical    microscope    is    used    for\nmeasurement, the vernier pattern should be used.\n4  Notice\n4. 1      The   following   subjects   should   be   agreed   upon\nbeforehand   between   users   and   makers   in   order   to\nevaluate  the  above-mentioned  writing  precision  and\naccuracy item.\n4. 1.1  Process Requirements\n\u2022 Resist Materials\n\u2022 Coating Condition\n\u2022 Development Condition\n\u2022 Process Sequence\n\u2022 Mask Substrate and Chrome Thin Film Materials\n4. 1.2  Test Pattern\n4. 1.3  Measurement Procedure\n5  Others\n5. 1    The  following  items  are  not  specified  in  these\nguidelines,  still  it  is  preferable  that  these  items  are\nagreed upon beforehand between user and supplier.\n5. 1.1  Pattern coordinates\n5. 1.2  Pattern position accuracy\n5. 1.3  Long-term stability of accuracy\n5. 1.4  Particles"),(0,a.yg)("p",null,"SEMI P21-92 \xa9 SEMI 1992, 2003 3"),(0,a.yg)("p",null,"Figure 1"),(0,a.yg)("p",null,"SEMI P21-92 \xa9 SEMI 1992, 2003 4"),(0,a.yg)("p",null,"Figure 2"),(0,a.yg)("p",null,"SEMI P21-92 \xa9 SEMI 1992, 2003 5"),(0,a.yg)("p",null,"Figure 3"),(0,a.yg)("p",null,"NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\xeds  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,a.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI P22-0699 \xa9 SEMI 1993, 19991\nSEMI P22-0699\nGUIDELINE FOR PHOTOMASK DEFECT CLASSIFICATION AND SIZE\nDEFINITION\nThis guideline was technically approved by the Global Mask & Mask Equipment Committee and is the direct\nresponsibility  of  the  Japanese  Mask  &  Mask  Equipment  Committee.  Current  edition  approved  by  the\nJapanese Regional Standards Committee on March 17, 1999.  Initially available at ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," April 1999;\nto be published June 1999. Originally published in 1993.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1   The  purpose  of  this  guideline  i s  to  establish  stan-\ndard nomenclature for photomask defect classifications,\nand to define defect sizing methods.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1    It   is   desirable   to   follow   this   gu ideline   when\ndiscussing  classification,  nomenclature,  and  size  of  the\nphotomask defects.\n3  References"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standard\nSEMI     P33     \u2014     Provisional     Specification     For\nDevelopmental    230    mm    Square    Hard    Surface\nPhotomask Substrates.\n4  Terminology"),(0,a.yg)("li",{parentName:"ol"},"1  design pattern \u2014 pattern of int ended design data."),(0,a.yg)("li",{parentName:"ol"},"2    photomask   pattern   \u2014   pattern   o n   photomask\nsurface."),(0,a.yg)("li",{parentName:"ol"},"3  Many terms relating to photom ask technology can\nbe found in SEMI P33.\n5  Classification of the Mask  Defect"),(0,a.yg)("li",{parentName:"ol"},"1  Mask Pattern Defects"),(0,a.yg)("li",{parentName:"ol"},"1.1   Shape  Defect  \u2014  a  photomask  p attern  whose\nshape is different from its intended design pattern."),(0,a.yg)("li",{parentName:"ol"},"1.1.1  Isolated  Defect  \u2014  shape  defec ts  which  are\nisolated from pattern.\n1) Dot (See Figures 1, 23)\n2) Hole (See Figure 2)"),(0,a.yg)("li",{parentName:"ol"},"1.1.2  Edge   Defect   \u2014   shape   defects   w hich   are\nadjacent to straight pattern edge.\n1) Edge Extension (See Figures 3, 24)\n2) Edge Intrusion (See Figure 4)"),(0,a.yg)("li",{parentName:"ol"},"1.1.3  Corner  Defect  \u2014  shape  defect s  which  are\nadjacent to corners.\n1) Corner Extension (See Figures 5, 27, 29)\n2) Corner Intrusion (See Figures 6, 28, 30)"),(0,a.yg)("li",{parentName:"ol"},"1.1.4  Bridge  \u2014  shape  defects  which   are  adjacent  to\nmore than two edges.\n1) Opaque Bridge (See Figures 7, 26)\n2) Clear Bridge (See Figure 8)"),(0,a.yg)("li",{parentName:"ol"},"1.2  Size Defect \u2014 a photomask pa ttern whose size is\ndifferent from its intended design pattern.\n1) Oversize (on opaque pattern) (See Figure 9)\n2) Oversize (on clear pattern) (See Figure 10)\n3) Undersize (on opaque pattern) (See Figure 11)\n4) Undersize (on clear pattern) (See Figure 12)\n5) Elongation (on opaque pattern) (See Figure 13)\n6) Elongation (on clear pattern) (See Figure 14)\n7) Truncation (on opaque pattern) (See Figure 15)\n8) Truncation (on clear pattern) (See Figure 16)"),(0,a.yg)("li",{parentName:"ol"},"1.3   Misplacement  Defect \u2014  a  pho tomask  pattern\nwhose  placement  is  different  from  its  intended  design.\n(See Figures 17, 18, 25)"),(0,a.yg)("li",{parentName:"ol"},"1.4   Transmission  Defect  \u2014  a  phot omask  pattern\nwhose   transmission   is   different   from   its   intended\ndesign.\n1) Transmission Defect (on clear pattern) (See Figure\n19)\n2) Transmission   Defect   (on   opaque   pattern)   (See\nFigure 20)"),(0,a.yg)("li",{parentName:"ol"},"1.5   Missing  pattern  defect \u2014 a  pho tomask  pattern\nwhich is absent.\n1) Missing opaque pattern (See Figure 21)\n2) Missing clear pattern (See Figure 22)"),(0,a.yg)("li",{parentName:"ol"},"2  Glass Defect \u2014 unwanted defe ct in (or on) a glass\ncreated  by  various  undefined  causes  (e.g.  sleek,  pit,\nscratch,    chip,    striation,    polishing    mark,    discolor,\nbubbles, etc.)."),(0,a.yg)("li",{parentName:"ol"},"3  Miscellaneous Defect \u2014 unwa nted clear or opaque\nspot  created  by  various  undefined  causes  (e.g.,  crystal")),(0,a.yg)("p",null,"SEMI P22-0699 \xa9 SEMI 1993, 19992\ngrowth,  electrostatic  damage,  organic  material  deposit,\nPhase shift defect).\n6  Definition of Size for Phot omask Defects\n6. 1   The  tools  and  conditions  used   to  measure  defect\nsize should be clearly specified.\n6. 2  Pattern Defects\n6. 2.1  Shape Defects\n6. 2.1.1  Isolated  Defect  \u2014  defect  size   is  expressed  as\ntwo  dimensions  (S1  and  S2)  of  the  smallest  rectangle\nthat encloses the defect. (See Figures 1, 2, 23)\n6. 2.1.2  Edge Defect \u2014 defect size is e xpressed as two\ndimensions  (S1  and  S2)  of  the  smallest  rectangle  that\nencloses the defect. (See Figures 3, 4, 24)\n6. 2.1.3  Corner  Defect  \u2014  defect  size  is   expressed  as\nthe distance (S1) between the intersection point, formed\nby the bisection of the corner angle and the pattern, and\nthe point designed. (See Figures 5, 6)\n6. 2.1.4  Bridge  \u2014  defect  size  is  expres sed  as  two\ndimensions  (S1  and  S2)  of  the  smallest  rectangle  that\nencloses the defect. (See Figures 7, 8, 26)\n6. 2.2  Size Defects\n6. 2.2.1  Oversize   and   Undersize   \u2014   def ect   size   is\nexpressed  as  two  dimensions  (S1  and  S2)  representing\nthe  absolute  value  of  the  deviation  from  the  intended\ndesign pattern.\nS1 = | b - a |\nS2 = | d - c |\n\u201ca\u201d  and  \u201cc\u201d  are  intended  value;  \u201cb\u201d  and  \u201cd\u201d  are  actual\nmeasured value. (See Figures 9, 10, 11, 12)\n6. 2.2.2  Elongation  and  Truncation  \u2014   defect  size  is\nexpressed   as   two   dimensions   (S1   and   S2)   of   the\nsmallest  rectangle  that  encloses  the  deviation  from  the\nintended design pattern. (See Figures 13, 14, 15, 16)\n6. 2.3  Misplacement Defect \u2014 defec t size is expressed\nas the absolute value of X and Y displacement from its\nintended position. (See Figures 17, 18, 25)\n6. 2.4  Transmission Defect \u2014  transm ission defects are\nevaluated by their transmissivity in addition to the size.\nThe   wavelength   used   for   measurement   should   be\nclearly  specified,  as  well  as  the  transmissivity  error\n(Te).    Defect  dimensions  should  be  consistent  with\nother definitions. (See Figures 19, 20)\nTe = Td  - Ti\nwhere\nTd = transmissivity of defect\nTi = intended transmissivity of design\n6. 2.5    Missing   Pattern   Defect   \u2014   def ect   size   is\nexpressed   as   two   dimensions   (S1   and   S2)   of   the\nsmallest  rectangle  that  encloses  the  intended  design\npattern. (See Figures 21, 22)\n6. 3  Randomly Shaped Defects \u2014 f or the defects which\nall  of  above  sizing  method  cannot  be  applied,  defect\nsize is expressed as two dimensions (S1 and S2) of the\nsmallest rectangle that encloses the defect. (See Figures\n23, 24, 27, 28, 29, 30)\nFigure 1Figure 2\nDotHole"),(0,a.yg)("p",null,"SEMI P22-0699 \xa9 SEMI 1993, 19993\nFigure 3Figure 4\nEdge ExtensionEdge Intrusion\nS1\n1/2\n1/2\nS1\n1/2\n1/2\nFigure 5Figure 6\nCorner ExtensionCorner Intrusion\nFigure 7Figure 8\nOpaque BridgeClear Bridge"),(0,a.yg)("p",null,"SEMI P22-0699 \xa9 SEMI 1993, 19994\nFigure 9Figure 10\nOversize On Opaque PatternOversize On Clear Pattern\nFigure 11Figure 12\nUndersize On Opaque PatternUndersize On Clear Pattern\nFigure 13Figure 14\nElongation On Opaque PatternElongation On Clear Pattern"),(0,a.yg)("p",null,"SEMI P22-0699 \xa9 SEMI 1993, 19995\nFigure 15Figure 16\nTruncation On Opaque PatternTruncation On Clear Pattern\nFigure 17Figure 18\nMisplacement On Opaque PatternMisplacement On Clear Pattern\nFigure 19Figure 20\nTransmission Defect On Clear PatternTransmission Defect On Opaque Pattern"),(0,a.yg)("p",null,"SEMI P22-0699 \xa9 SEMI 1993, 19996\nFigure 21Figure 22\nMissing Opaque PatternMissing Clear Pattern\nS1\nS2\nFigure 23Figure 24\nDot Randomly ShapedEdge Extension Randomly Shaped\nFigure 25Figure 26\nMisplacement On Opaque PatternOpaque Bridge"),(0,a.yg)("p",null,"SEMI P22-0699 \xa9 SEMI 1993, 19997\nS2\nS1\nS2\nS1\nFigure 27Figure 28\nCorner Extension Randomly ShapedCorner Intrusion Randomly Shaped\nS1\nS2\nS2\nS1\nFigure 29Figure 30\nCorner Extension Randomly ShapedCorner Intrusion Randomly Shaped\nNOTICE:  These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user.  Users are cautioned to refer to manufacturer's\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user's  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20001\nSEMI P23-0200\nGUIDELINES FOR PROGRAMMED DEFECT MASKS AND\nBENCHMARK PROCEDURES FOR SENSITIVITY ANALYSIS OF MASK\nDEFECT INSPECTION SYSTEMS\nThese guidelines were technically approved by the Global Mask and Mask Equipment Committee and are the\ndirect responsibility of the Japanese Mask and Mask Equipment Committee. Current edition approved by the\nJapanese  Regional  Standards  Committee  on  September  10,  1999.    Initially  available  at  ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"\nFebruary 2000; to be published February 2000. Originally published in 1993; previously published in 1996.\nNOTE: These guidelines were rewritten in their entirety\nin February 2000.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1   The  purpose  of  this  guideline  i s  to  propose  a  test\nmask  to  be  used  for  evaluation  of  the  sensitivity  of\nMask   Defect   Inspection   Systems.   This   test   mask\nconsists  of  test  chips  including  programmed  pattern\ndefects  and  reference  test  chips  without  programmed\ndefects.  Since  the  test  chip  is  an  assembly  of  cells,  the\ntest  chips  are  defined  in  this  guideline  by  cell  patterns,\nprogrammed  defects  in  cell  patterns,  and  the  layout  of\nthe cells. Also, the test mask is defined by defining the\ntest  chips  arrangement.  Furthermore,  the  use  of  this\nmask  is  described.  It  is  desirable  that  these  test  masks\nand benchmark procedures be used when the sensitivity\nof a Mask Defect Inspection System is evaluated."),(0,a.yg)("li",{parentName:"ol"},"2  Background \u2014 Different mask s have been used by\nmany  equipment  manufacturers  and  users  in  the  past,\nand  sensitivity  has  been  tested  by  various  methods\ndecided  independently  by  each  manufacturer  and  user.\nIn  some  cases,  no  common  measurement  methods  or\nsensitivity  analysis  methods  have  been  agreed  upon.\nTherefore,  confusion  exists  concerning  the  sensitivity\ncomparison  of  equipment  between  manufacturers,  the\ndefinition    for    specifications    between    users    and\nsuppliers,  and  the  definition  for  specifications  between\nusers.  Also, due to the fact that several problems were\nfound  when  using  the  previous  guideline  in  actual\nmanufacturing,  the  document  has  been  reviewed  and\ncontent  has  been  changed  throughout.    It  was  also  the\ngoal   of   this   revision,   while   considering   ease   of\nmanufacturing  of  test  masks  first,  to  fully  cover  the\nevaluation of mask defect inspection systems.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1  This guideline defines the con tent and methods for\nuse of test masks used in the evaluation of mask defect\ninspection  systems.    Although  it  is  possible  to  use  this\ntest  mask  to  evaluate  transcription  of  defects  etc.,  this\nstandard does not attempt to define these processes."),(0,a.yg)("li",{parentName:"ol"},"2    This   guideline   shall   be   revised    when   a   new\neffective   measurement   technology   for   defect   sizing\nbecomes commonly available in the market."),(0,a.yg)("li",{parentName:"ol"},"3   This  guideline  does  not  purpor t  to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  guideline  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory limitations prior to use.\n3  Referenced Standards"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI P1 \uf8e7 Specification for Hard Surface Photomask\nSubstrates\nSEMI    P22    \uf8e7    Guideline    for    Photomask    Defect\nClassification and Size Definition.\nSEMI     P33     \uf8e7     Provisional     Specification     for\nDevelopmental    230    mm    Square    Hard    Surface\nPhotomask Substrates\nNOTE 1: As listed or revised, all documents cited shall be the\nlatest publications of adopted standards.\n4  Terminology"),(0,a.yg)("li",{parentName:"ol"},"1  Definitions"),(0,a.yg)("li",{parentName:"ol"},"1.1   Many  terms  relating  to  photom ask  technology\nare defined in SEMI P22 and SEMI P33."),(0,a.yg)("li",{parentName:"ol"},"1.2   design  pattern  \uf8e7  pattern  of  in tended  design\ndata."),(0,a.yg)("li",{parentName:"ol"},"1.3   photomask  pattern  \uf8e7  pattern  o n  photomask\nsurface.\n5  Mask (See Figure 1)"),(0,a.yg)("li",{parentName:"ol"},'1   Masks  will  be  either  5"  or  6"  w hich  meet  SEMI\nP1; both the 5" and 6" will be the same layout.'),(0,a.yg)("li",{parentName:"ol"},"2    Masks   will   be   limited   to   two   ty pes,   namely\nConventional  and  Attenuated  (Half  Tone).    Note  that\nLevenson   and   Optical   Proximity   Correction   (OPC)\ntypes will not be included.")),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20002\n5. 3    There   are   two   types   of   patterns :   Wiring   and\nContact Hole pattern.\n5. 4   In  one  mask,  there  will  be  one   type  of  pattern,\neither Wiring or Contact Hole.\n5. 5  One defect chip will be placed  in the center of the\nmask.\n5. 6    Eight   reference   chips   (non-def ective)   will   be\nplaced  at  25,000  micron  intervals  to  make  sure  that\ninspection  can  occur  even  if  the  mask  is  set  in  the\ninspection  equipment  in  different  directions  (e.g.,  0\xba,\n90\xba, 180\xba, 270\xba).\n5. 7  Mask Naming\n5. 7.1   Wiring  Pattern  Mask  is  \u201cSEM I  STANDARD\nP23-0200-1500W\u201d.\n5. 7.2     Contact    Hole    Pattern    Mask    is    \u201dS EMI\nSTANDARD P23-0200-1500C\u201d.\n5. 7.3   \u201cP23-0200\u201d  is  the  registered  n umber  of  this\nguideline.\n5. 7.4     \u201c1500\u201d    expressed    in    nanomete rs,    is    the\nphotomask    pattern    design    rule.        The    following\nexplanations  in  this  guideline  are  based  on  a  1,500  nm\n(1.50 micron) design rule.\n5. 7.5  The mask naming should be w ritten in characters\nwhich  can  be  confirmed  by  the  naked  eye,  and  should\nbe   displayed   in   a   place   recognized   by   either   the\nmanufacturer or user of the mask.\n5. 8   Four  light  intensity  adjustment   patterns  will  be\nplaced at 12,500 micron intervals from the center of the\nmask.\n5. 9  It is feasible to place stepper a lignment marks and\nother  patterns  in  such  a  way  as  not  to  effect  the  mask\npattern described above.\n6  Chip\nSee Figure 2 for illustration.\n6. 1  One chip of wiring patterns wi ll be made up of 17\ntypes  of  defects,  each  at  20  different  defect  sizes  for  a\ntotal of 340 cells.\n6. 2  One chip of contact hole patter ns will be made up\nof 14 types of defects, each at 20 different defect sizes\nfor a total of 280 cells.\n6. 3  Place defects changing types a long the X-axis.\n6. 3.1   Display  the  defect  type  from  th e  left  side  of  the\nchip, toward the right, in capital English letters.\n6. 3.1.1  Wiring patterns are listed from  A to Q.\n6. 3.1.2  Contact Hole patters are listed  from A to N.\n6. 4  Place defects changing size alo ng the Y-axis.\n6. 4.1  Place the defects, from top to b ottom, in range of\nsize  from  0.05  microns  to  1.00  microns  at  0.05  micron\nintervals.\nNOTE 2: Display all sizes as they pertain to the mask (on the\nmask).\n7  Cell\n7. 1   One  cell  will  be  250  microns  s q uare.  (See  Figure\n3. )\n7. 2  Sub-cells will be placed 5 by 5  (Total=25).\n7. 3   Defects  will  be  placed  in  the  c enter  of  the  cell  (\xb1\n5. 0 micron).\n7. 4  Cells will be broken up into 9  types, depending on\nthe content of the pattern and defect.\n7. 4.1   Seven  types  are  used  for  Wirin g  Patterns.  (See\nFigures 4, 15 to 21.)\n7. 4.2   Two  types  are  used  for  Contac t  Hole  Patterns.\n(See Figures 6 and 7.)\n8  Sub-cell\n8. 1  One sub-cell is 50 microns squ are.\n8. 2  Place a pattern which shows th e boundaries of the\ncell at the sub-cell coordinates (x1,y1), (x5,y1), (x1,y5)\nand (x5,y5). (See Figures 8 to 12.)\n8. 2.1   Figure  13  shows  an  example  o f  these  patterns\nplaced together.\n8. 2.2  The pattern placed at (x5,y1) s hould be a pattern\nfrom which coordinates can be measured.\n8. 3  Place the defect type ID (cell c oordinates) and the\nabbreviated   pattern   for   the   defect   type   in   sub-cell\ncoordinates (x1,y5).  (See Figures 8 and 12.)\n8. 3.1   Defect  type  ID  (cell  coordinate s)  are  written  as\none  capital  English  letter,  representing  the  defect  type\nand   a   two-digit   number   representing   defect   size.\n(Example: A01)\nCharacter  line  width  is  set  at  2.00  micron.  (See  Figure\n14. )\n8. 3.2  The abbreviated pattern which  denotes the defect\ncontent  should  keep  the  defect  shape  and  direction\nconsistent  with  the  shape  and  direction  of  the  program\ndefect in the design.\n8. 4   The  recommended  values  for  p attern  dimensions\nunder  the  design  rule  (dimensions  on  mask)  are  as\nfollows:"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20003\nDimension on MaskMask Name\n5. 00 micron5000\n3. 00 micron3000\n2. 50 micron2500\n2. 00 micron2000"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"50 micron1500"),(0,a.yg)("li",{parentName:"ol"},"00 micron1000"),(0,a.yg)("li",{parentName:"ol"},"80 micron800"),(0,a.yg)("li",{parentName:"ol"},"50 micron500"),(0,a.yg)("li",{parentName:"ol"},"4.1   The  above  list  of  design  rule  d imensions  are\nrecommended values, and it is feasible to use a different\nsize."),(0,a.yg)("li",{parentName:"ol"},"4.2   When  changing  the  design  rule ,  chip  spacing\n(25.0 mm) should not change."),(0,a.yg)("li",{parentName:"ol"},"5   For  the  Wiring  Pattern  Chip,  p lace  a  pattern  with\nuniform sub-cell coordinates: (x2,y1), (x4,y1),  (x1,y2),\n(x2,y2),  (x4,y2),  (x5,y2),  (x1,y4),  (x2,y4),    (x4,y4),\n(x5,y4), (x2,y5), (x4,y5). (See Figure 4.)"),(0,a.yg)("li",{parentName:"ol"},"5.1 Patterns  in  a  sub-cell  using  the   uniform  Wiring\nPattern should be as follows:\nSub-cell CoordinatesPattern to Be Used\n(x2,y1) & (x4,y5)Wiring Type A (Figure 15)\n(x4,y1) & (x2,y5)Wiring Type B (Figure 16)\n(x1,y4) & (x5,y2)Wiring Type A rotated 90\xba\n(x1,y2) & (x5,y4)Wiring Type B rotated 90\xba\n(x2,y2)Wiring Type C (Figure 17)\n(x4,y2)Wiring Type D (Figure 18)\n(x2,y4)Wiring Type E (Figure 19)\n(x4,y4)Wiring Type F (Figure 20)"),(0,a.yg)("li",{parentName:"ol"},"5.2  Uniform patterns are placed in side a 50 micron-\nsquare sub-cell."),(0,a.yg)("li",{parentName:"ol"},"5.3  For patterns in the Wiring Patt ern which change\ndepending  on  the  defect  type  ID,  the  same  patterns\nshould    be    placed,    without    borders,    in    sub-cell\ncoordinates  (x3,y1),  (x3,y2),  (x1,y3),  (x2,y3),  (x3,y3),\n(x4,y3), (x5,y3), (x3,y4) and (x3,y5)."),(0,a.yg)("li",{parentName:"ol"},"5.4     Pattern    content    will    change    as     follows,\ndepending on the defect type ID:\nDefect Type IDPattern to Be Used\nA, B, C, DWiring Type A (Figure 15)\nG, H, K, L, QWiring Type C (Figure 17)\nI, JWiring Type D (Figure 18)\nE, FWiring Type E (Figure 19)\nM, NWiring Type F (Figure 20)\nO, PWiring Type G (Figure 21)"),(0,a.yg)("li",{parentName:"ol"},"5.4.1  Adjust the pattern position so t hat the defect is\nplaced  in  the  center  of  sub-cell  coordinates  (x3,y3).\nThere  may  be  instances  where  the  placement  of  the\nuniform  patterns  and  the  defect-inserted  patterns  vary\nslightly."),(0,a.yg)("li",{parentName:"ol"},"5.4.2  Figure 5 is an example of plac ement of a Type\nA Wiring Pattern."),(0,a.yg)("li",{parentName:"ol"},"6   For  Contact  Hole  Pattern  Chip s,  contact  hole\npatterns   should   be   placed   at   all   sub-cells   except\ncoordinates  (x1,y1),  (x5,y1),  (x1,y5)  and  (x5,y5).  (See\nFigures 6 and 22.)"),(0,a.yg)("li",{parentName:"ol"},"6.1    For   misplacement   defects,   in   o rder   to   be\nevaluated  as  an  isolated  field,  place  just  one  contact\nhole  pattern  in  the  center  of  sub-cell  coordinates  (x3,\ny3)  and  only  in  cells  where  the  contact  hole  pattern\ndefect type ID is \u201cM\u201d. (See Figure 7.)"),(0,a.yg)("li",{parentName:"ol"},"6.2    Adjust   the   whole   pattern   for   co ntact   hole\npatterns so that the defect is placed in the center of sub-\ncell coordinates (x3,y3)."),(0,a.yg)("li",{parentName:"ol"},"7   Use  a  common  spacing  for  pla cement  of  wiring\npatterns and contact hole patterns."),(0,a.yg)("li",{parentName:"ol"},"7.1   For  placement  of  patterns  in  de sign  rule  1.50\nmicrons (on mask), use a spacing of 14.0 microns in the\nX-direction and 7.0 microns in the Y-direction."),(0,a.yg)("li",{parentName:"ol"},"7.2     The    values    for    spacing    should     change\naccordingly with a change in the design rule.\n9  Defect\nSee Figures 23 and 24 for illustration."),(0,a.yg)("li",{parentName:"ol"},"1  Defect Type"),(0,a.yg)("li",{parentName:"ol"},"1.1  Dot"),(0,a.yg)("li",{parentName:"ol"},"1.2  Hole"),(0,a.yg)("li",{parentName:"ol"},"1.3  Edge Extension\n0 degree\n45 degree\narctan (1/2) = 26.565 degree"),(0,a.yg)("li",{parentName:"ol"},"1.4  Edge Intrusion\n0 degree\n45 degree\narctan (1/2) = 26.565 degree"),(0,a.yg)("li",{parentName:"ol"},"1.5  Corner Extension"),(0,a.yg)("li",{parentName:"ol"},"1.6  Corner Intrusion"),(0,a.yg)("li",{parentName:"ol"},"1.7  Over size"),(0,a.yg)("li",{parentName:"ol"},"1.8  Under size"),(0,a.yg)("li",{parentName:"ol"},"1.9  Elongation"),(0,a.yg)("li",{parentName:"ol"},"1.10  Truncation"),(0,a.yg)("li",{parentName:"ol"},"1.11  Misplacement")),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20004\n9. 1.12  Missing Pattern\n9. 2  Defect Design Method\n9. 2.1   Design  the  following  defects,  i n  squares,  for\nwiring  patterns  and  contact  hole  patterns.    For  edge\ndefects  on  diagonal  lines,  use  a  pattern  designed  in  a\nsquare and rotated to the angle of the diagonal. (In this\ncase,  the  shape  of  the  defect  may  change  in  the  design\ndata.)  For  corner  defects,  design  using  the  edge  length\nas a design dimension and not the diagonal.\n9. 2.1.1  Dot\n9. 2.1.2  Hole\n9. 2.1.3  Edge Extension\n0 degree\n45 degree\narctan (1/2) = 26.565 degree\n9. 2.1.4  Edge Intrusion\n0 degree\n45 degree\narctan (1/2) = 26.565 degree\n9. 2.1.5  Corner Extension\n9. 2.1.6  Corner Intrusion\n9. 2.2  The following defects change  only in the pattern\nsize along the Y-direction.\n9. 2.2.1  Wiring Pattern Over Size\n9. 2.2.2  Wiring Pattern Under Size\n9. 2.3   The  following  defects  change   in  pattern  size\nalong both X and Y.\n9. 2.3.1  Contact Hole Pattern Over Siz e\n9. 2.3.2  Contact Hole Pattern Under si ze\n9. 2.4   The  following  defects  change   only  in  pattern\nlength along the Y-direction in both wiring and contact\nhole patterns.\n9. 2.4.1  Elongation\n9. 2.4.2  Truncation\n9. 2.5   For  the  following  defects,  in  b oth  wiring  and\ncontact hole patterns, move the right half of the pattern\nin the Y-direction only to form a step.\n9. 2.5.1  Misplacement Defect with ID  \u201dK\u201d\n9. 2.6   In  the  following  defects,  the  pa ttern  shape  and\nsize  are  the  same,  with  one  whole  isolated  pattern\nmoving only in the Y-direction.\n9. 2.6.1    Misplacement   defects,   in   both     wiring   and\ncontact hole patterns, which have the defect ID \u201cL\u201d.\n9. 2.6.2  Misplacement defects, in conta ct hole patterns,\nwith the defect ID \u201dM\u201d.\n9. 2.7     The    following    single    isolated    p attern    is\ncompletely  destroyed  in  both  wiring  and  contact  hole\npatterns.\n9. 2.7.1  Missing Pattern\n9. 3  Fabricating Position for Progr am Defect\n9. 3.1  Fabricate according to Figure  detailed drawing.\n10  Program Defect Size\n10. 1   According  to  SEMI  P22,  main ly,  two  values  are\nto be used in defining size of defects.  However, for the\nfollowing  reason,  one  value  will  be  used  to  describe\nprogram defect size on this SEMI Standard P23 mask.\n10. 1.1   Defects  used  in  evaluation  are   all  program\ndefects and mainly designed in square shape.\n10. 1.2  When describing the capabiliti es of mask defect\ninspection  systems,  it  has  become  typical  to  describe\ndefect size which one value.\n10. 2   Due  to  various  reasons  (influe nces)  in  mask\nmanufacturing,  it  is  not  always  possible  to  form  all\nprogram  defects  with  the  shape  and  size  described  in\nthe design.\n10. 3   SEMI  Standard  mask  defect  si ze  is  defined  as\nfollows.  (See Figures 23 and 24.)\nFollow SEMI P22 for the values used below (S1, S2, X,\nY, a, b, c, d).\n10. 3.1  Dot & Hole\n10. 3.1.1  Defect Size is S1 or S2, which ever is larger.\n10. 3.2  Edge Extension & Intrusion\n10. 3.2.1  Defect Size is S2.\n10. 3.3  Corner Extension\n10. 3.3.1   Defect  Size  is  the  difference  b etween  the\nreference  pattern  S1","[Reference]","  and  the  defect  pattern\nS1","[Defect]","\n( | S1","[Reference]"," - S1","[Defect]"," | ).\n10. 3.4  Corner Intrusion\n10. 3.4.1  Wiring Pattern\n10. 3.4.1.1   Defect  Size  is  the  difference  b etween  the\nreference  pattern  S1","[Reference]","  and  the  defect  pattern\nS1","[Defect]","\n( | S1","[Reference]"," - S1","[Defect]"," | )."),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20005\n10. 3.4.2  Contact Hole Pattern\n10. 3.4.2.1   As  with  Edge  Intrusion  in  10.3 .2,  Defect\nSize is S2.\n10. 3.5  Over Size\n10. 3.5.1  Wiring Pattern\n10. 3.5.1.1   Since  size  only  changes  in  the   Y-direction,\nDefect Size is (d-c).\n10. 3.5.2  Contact Hole Pattern\n10. 3.5.2.1   With  \u201ca\u201d  and  \u201cc\u201d  as  the  referen ce  pattern\nsize, Defect Size is (b-a) or (d-c), whichever is larger.\n10. 3.6  Under Size\n10. 3.6.1  Wiring Pattern\n10. 3.6.1.1   Since  size  only  changes  in  the   Y-direction,\nDefect Size is (d-c).\n10. 3.6.2  Contact Hole Pattern\n10. 3.6.2.1   With  \u201ca\u201d  and  \u201cc\u201d  as  the  referen ce  pattern\nsize, Defect Size is (b-a) or (d-c), whichever is larger.\n10. 3.7  Elongation & Truncation\n10. 3.7.1   Since,  in  a  program  defect,  the   size  only\nchanges in the Y-direction (S1), Defect Size is S1.\n10. 3.8  Misplacement\n10. 3.8.1   Since  the  program  defect  is  on ly  moving\nalong the Y-axis, Defect Size is Y.\n10. 3.9  Missing Pattern\n10. 3.9.1  With S1 and S2 as the referenc e pattern size,\nDefect Size is S1 or S2, whichever is larger.\n11  Light Intensity Adjustmen t Pattern\n11. 1  Light intensity adjustment patt erns will be placed\nin  four  areas  in  mask  defect  inspection  systems.    (See\nFigure 1.)\n11. 2  A glass pattern will be placed  in the center.\n11. 3   Around  the  circumference  of  t he  glass  pattern,  a\nline  and  space  pattern  will  be  placed,  1  for  1,  with  the\nsame  line  width  as  the  design  rule  (dimensions  on\nmask).\n11. 3.1  With 500 by 1,250 microns as  one block, place\nhorizontal    patterns    on    the    left    and    right    sides,\nperpendicular  patterns  on  the  top  and  bottom.    Also,\nplace  a  horizontal  pattern  on  the  lower  left  corner.\n(See Figure 25.)\n11. 4  The circumference of the glass  pattern and line &\nspace  pattern  should  have  at  least  6,000  microns  of\nshade film.\n12  Method for Use of Test Ma sks in\nEvaluating Mask Defect Inspection System\n12. 1   Inspect  all  defect  cells,  or  a  po rtion  of  them\naccording  to  the  inspection  conditions  of  the  mask\ndefect inspection system to be evaluated.\n12. 2  Perform at least 20 inspections .\n12. 3    Perform   the   inspection   at   least    with   a   set\ndirection  of  0\xba.  It  is  also  preferable  that  the  inspection\nbe  performed  after  rotating  the  set  at  90\xba,  180\xba,  and\n270\xba.\n12. 4  When displaying the defect ins pection sensitivity\nfor  mask  defect  inspection  system,  display  the  defect\nsize  of  the  smallest  defect  of  each  type  which  was\ndetected 100%. (See Figures 26 and 27.)"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20006\n25,000 um25,000 um\n25, 000 um\n25, 000 um\nDefect Chip\nReference Chip\n12,500 um\nLight Adjustment Pattern\n12, 500 um\nSEMI  ST ANDARD\nP23- 0200- 15 00C\nor\n(P23- 0200- 150 0W)\n5inch Mask\n6inch Mask\nFigure 1\nMask"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20007\nCel l\nQPONMLKJIHGFEDCBA\nD ef ect  T ype\n01\n02\n03\n04\n05\n06\n07\n08\n09\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\nDefect Number\n0. 75\n0. 70\n0. 65\n0. 60\n0. 55\n0. 50\n0. 45\n0. 40\n0. 30\n0. 35\n0. 20\n0. 25\n0. 15\n0. 10\n0. 05\n0. 80\n0. 90"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"00"),(0,a.yg)("li",{parentName:"ol"},"85"),(0,a.yg)("li",{parentName:"ol"},"95\nDefect Design Size (um)\n250 um\n4,250 um  (Wiring)\n250 um\n5,000 u m\n3,500 um  (Contact Hole)\nFigure 2\nChip\nWiring Chip; A to Q (#340 cell)\nContact Hole Chip; A to N (#280 cell)")),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20008\nSub Cell\nDefect Posit ion\ny1\nx5x4x3x2x1\ny3\ny4\ny2\n50 u m\n50 u m\n250 um\n250 um\ny5\nFigure 3\nCell"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 20009\ny1\nx5x4x3x2x1\ny3\ny4\ny2\n50 um\n50 u m\n250 um\n250 um\ny5\nFigure 4\nCell\nWiring Standard Pattern"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200010\ny1\nx5x4x3x2x1\ny3\ny4\ny2\n50 um\n50 u m\n250 um\n250 um\ny5\nFigure 5\nCell\nSample; Wiring (Type A)\nDefect ID; A, B, C, D"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200011\ny1\nx5x4x3x2x1\ny3\ny4\ny2\n50 um\n50 u m\n250 um\n250 um\ny5\nFigure 6\nCell\nContact Hole Pattern (Type A)\nDefect ID; A to L, and N"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200012\ny1\nx5x4x3x2x1\ny3\ny4\ny2\n50 um\n50 u m\n250 um\n250 um\ny5\nFigure 7\nCell\nContact Hole Pattern (Type B)\nDefect ID; M"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200013\ny1\nx5x4x3x2x1\ny3\ny4\ny2\n50 um\n50 u m\n250 um\n250 um\ny5\nFigure 8\nCell"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200014\n50 um\n50 um\n2 um\n2 um\n5. 0\n5. 0\n25. 0\n25. 0\nFigure 9\nSub Cell\nRight Upper (x5, y1)\n(Metrology Measurement Pattern)\n; Film Pattern"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200015\n50 um\n50 um\n2 um\n2 um\n6. 0\n3. 0\n25. 0\n25. 0\nFigure 10\nSub Cell\nLeft Upper (x1, y1)\n; Film Pattern"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200016\n50 um\n50 um\n2 um\n2 um\n6. 0\n3. 0\n25. 0\n25. 0\nFigure 11\nSub Cell\nRight Lower (x5, y5)\n; Film Pattern"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200017\n50 um\n50 um\n2 um\n2 um"),(0,a.yg)("h1",{id:"3"},"3"),(0,a.yg)("ol",{start:3},(0,a.yg)("li",{parentName:"ol"},"0")),(0,a.yg)("h1",{id:"6"},"6"),(0,a.yg)("ol",{start:6},(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("ol",{parentName:"li",start:6},(0,a.yg)("li",{parentName:"ol"},"0"))),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"0")),(0,a.yg)("h1",{id:"4"},"4"),(0,a.yg)("ol",{start:4},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("ol",{parentName:"li",start:4},(0,a.yg)("li",{parentName:"ol"},"0"))),(0,a.yg)("li",{parentName:"ol"},"0")),(0,a.yg)("h1",{id:"10"},"10"),(0,a.yg)("ol",{start:10},(0,a.yg)("li",{parentName:"ol"},"0")),(0,a.yg)("h1",{id:"14"},"14"),(0,a.yg)("ol",{start:14},(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"0\nFigure 12\nSub Cell\nLeft Lower (X1, y5)\nDefect ID & Defect Type\n; Film Pattern")),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200018\n50 um\n50 um\n2 um\n2 um\nFigure 13\nSub Cell\nCell Corner Sample\n; Film Pattern"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200019\n2 um  Square\n10 um\n14 um\nFigure 14\nLetter\n(Non False Defects Pattern)"),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200020\n50 um\n50 um\nDe tai l\n1 u m\n1 u m"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"5\nC\nD\nA\nB\n; Film Pattern\n; Defect Position\nFigure 15\nSub Cell\nWiring  (Type A)")),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200021\n50 um\n50 um\nDetail\n1 um\n1 um\n14. 0\n2. 5\n11. 5\n7. 0\n0. 5\n2. 0"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"0 deg."),(0,a.yg)("li",{parentName:"ol"},"5\n; Film Pattern\nFigure 16\nSub Cell\nWiring (Type B)")),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200022\n50 um\n50 um\nDe ta i l\n1 u m\n1 u m\n7. 0\n14. 0\n3. 011.0\n7. 0\n2. 0"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"0\nG/ H/ K/ L/ Q\n; Film Pattern\n; Defect Position\nFigure 17\nSub Cell\nWiring (Type C)")),(0,a.yg)("p",null,"SEMI P23-0200 \xa9 SEMI 1993, 200023\n50 um\n50 um\nDe t a il\n1 u m\n1 u m\n2. 0\n14. 0\n8. 55.5\n7. 0\n3. 5\n2. 0\n3. 5\n3. 5\n2. 0\n2. 0"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"5"),(0,a.yg)("li",{parentName:"ol"},"0\nI/  J\n; Film Pattern\n; Defect Position\nFigure 18\nSub Cell\nWiring (Type D)")))}p.isMDXComponent=!0}}]);